Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 21 20:26:43 2024
| Host         : DESKTOP-181Q9KE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 897 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.688    -3691.701                    248                 1992        0.065        0.000                      0                 1992        3.000        0.000                       0                   899  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk        -38.688    -3691.701                    248                 1992        0.139        0.000                      0                 1992        4.500        0.000                       0                   895  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1      -38.687    -3691.490                    248                 1992        0.139        0.000                      0                 1992        4.500        0.000                       0                   895  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk        -38.688    -3691.701                    248                 1992        0.065        0.000                      0                 1992  
clk_out1_sys_clk    clk_out1_sys_clk_1      -38.688    -3691.701                    248                 1992        0.065        0.000                      0                 1992  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          248  Failing Endpoints,  Worst Slack      -38.688ns,  Total Violation    -3691.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.688ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.531ns  (logic 36.983ns (76.205%)  route 11.548ns (23.795%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.660ns = ( 9.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.694    48.188    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.097    48.285 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[5]_i_1/O
                         net (fo=1, routed)           0.000    48.285    teylor_arcsin/term_5_result[5]
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.245     9.340    teylor_arcsin/clk_out1
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/C
                         clock pessimism              0.299     9.639    
                         clock uncertainty           -0.074     9.565    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.032     9.597    teylor_arcsin/stage_5_input_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                         -48.285    
  -------------------------------------------------------------------
                         slack                                -38.688    

Slack (VIOLATED) :        -38.627ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[13]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[13]
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.560    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.033     9.593    teylor_arcsin/stage_5_input_1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.627    

Slack (VIOLATED) :        -38.626ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[15]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[15]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.032     9.594    teylor_arcsin/stage_5_input_1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.626    

Slack (VIOLATED) :        -38.624ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.465ns  (logic 36.983ns (76.309%)  route 11.482ns (23.691%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.628    48.122    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.219 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[3]_i_1/O
                         net (fo=1, routed)           0.000    48.219    teylor_arcsin/term_5_result[3]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.033     9.595    teylor_arcsin/stage_5_input_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.219    
  -------------------------------------------------------------------
                         slack                                -38.624    

Slack (VIOLATED) :        -38.622ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.498ns  (logic 36.983ns (76.256%)  route 11.515ns (23.744%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.662    48.155    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.252 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[14]_i_1/O
                         net (fo=1, routed)           0.000    48.252    teylor_arcsin/term_5_result[14]
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.560    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.070     9.630    teylor_arcsin/stage_5_input_1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -48.252    
  -------------------------------------------------------------------
                         slack                                -38.622    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.457ns  (logic 36.983ns (76.321%)  route 11.474ns (23.679%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.621    48.114    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.211 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[6]_i_1/O
                         net (fo=1, routed)           0.000    48.211    teylor_arcsin/term_5_result[6]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.030     9.593    teylor_arcsin/stage_5_input_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.211    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.459ns  (logic 36.983ns (76.317%)  route 11.476ns (23.683%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.623    48.116    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.213 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[7]_i_1/O
                         net (fo=1, routed)           0.000    48.213    teylor_arcsin/term_5_result[7]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.213    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.614ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.455ns  (logic 36.983ns (76.324%)  route 11.472ns (23.676%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[7]
                         net (fo=2, routed)           0.618    48.112    teylor_arcsin/term5/F_MultWithCoeff/result2__0_n_98
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.097    48.209 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[1]_i_1/O
                         net (fo=1, routed)           0.000    48.209    teylor_arcsin/term_5_result[1]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.209    
  -------------------------------------------------------------------
                         slack                                -38.614    

Slack (VIOLATED) :        -38.611ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[22]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[22]
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.030     9.593    teylor_arcsin/stage_5_input_1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.611    

Slack (VIOLATED) :        -38.611ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.664ns = ( 9.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[17]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[17]
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.241     9.336    teylor_arcsin/clk_out1
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/C
                         clock pessimism              0.299     9.635    
                         clock uncertainty           -0.074     9.561    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.032     9.593    teylor_arcsin/stage_5_input_1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y7          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.297    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.120    -0.391    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    udm/udm_controller/clk_out1
    SLICE_X11Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.088    -0.298    udm/udm_controller/in45[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.911    -0.762    udm/udm_controller/clk_out1
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121    -0.393    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.380%)  route 0.098ns (34.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y7          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=24, routed)          0.098    -0.284    udm/udm_controller/tx_rdy
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.120    -0.391    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 teylor_arcsin/result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.981%)  route 0.120ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.634    -0.530    teylor_arcsin/clk_out1
    SLICE_X21Y17         FDRE                                         r  teylor_arcsin/result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  teylor_arcsin/result_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.268    csr_y_out[21]
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.908    -0.765    clk_gen
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.070    -0.424    csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 csr_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.881%)  route 0.110ns (37.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    clk_gen
    SLICE_X15Y13         FDRE                                         r  csr_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  csr_rdata_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.276    udm/udm_controller/RD_DATA_reg_reg[4]_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y8          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/uart_tx/tx_dout_bo[6]
    SLICE_X12Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.226 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/uart_tx/databuf[6]
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.916    -0.757    udm/uart_tx/clk_out1
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121    -0.386    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.387    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.035%)  route 0.106ns (42.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    clk_gen
    SLICE_X18Y9          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.106    -0.277    testmem_resp_dly
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    clk_gen
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.250    -0.509    
    SLICE_X16Y9          FDRE (Hold_fdre_C_D)         0.070    -0.439    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=3, routed)           0.114    -0.270    udm_bus\\.wdata[23]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.076    -0.433    testmem_udm_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.500%)  route 0.109ns (43.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[31]/Q
                         net (fo=3, routed)           0.109    -0.275    udm_bus\\.wdata[31]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.064    -0.445    testmem_udm_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y2      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y2      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y16     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y18      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y15     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y20     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y15     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y17     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20     LED_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y17     LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20     LED_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18     LED_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20     LED_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18      LED_reg[8]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18     LED_reg[9]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y16     csr_rdata_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y17     csr_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y15     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15      LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15      LED_reg[13]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15      LED_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15      LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15      LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15      LED_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15     LED_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          248  Failing Endpoints,  Worst Slack      -38.687ns,  Total Violation    -3691.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.687ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.531ns  (logic 36.983ns (76.205%)  route 11.548ns (23.795%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.660ns = ( 9.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.694    48.188    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.097    48.285 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[5]_i_1/O
                         net (fo=1, routed)           0.000    48.285    teylor_arcsin/term_5_result[5]
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.245     9.340    teylor_arcsin/clk_out1
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/C
                         clock pessimism              0.299     9.639    
                         clock uncertainty           -0.074     9.566    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.032     9.598    teylor_arcsin/stage_5_input_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                         -48.285    
  -------------------------------------------------------------------
                         slack                                -38.687    

Slack (VIOLATED) :        -38.626ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[13]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[13]
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.561    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.033     9.594    teylor_arcsin/stage_5_input_1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.626    

Slack (VIOLATED) :        -38.625ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[15]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[15]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.563    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.625    

Slack (VIOLATED) :        -38.623ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.465ns  (logic 36.983ns (76.309%)  route 11.482ns (23.691%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.628    48.122    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.219 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[3]_i_1/O
                         net (fo=1, routed)           0.000    48.219    teylor_arcsin/term_5_result[3]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.563    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.033     9.596    teylor_arcsin/stage_5_input_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                         -48.219    
  -------------------------------------------------------------------
                         slack                                -38.623    

Slack (VIOLATED) :        -38.621ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.498ns  (logic 36.983ns (76.256%)  route 11.515ns (23.744%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.662    48.155    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.252 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[14]_i_1/O
                         net (fo=1, routed)           0.000    48.252    teylor_arcsin/term_5_result[14]
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.561    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.070     9.631    teylor_arcsin/stage_5_input_1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                         -48.252    
  -------------------------------------------------------------------
                         slack                                -38.621    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.457ns  (logic 36.983ns (76.321%)  route 11.474ns (23.679%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.621    48.114    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.211 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[6]_i_1/O
                         net (fo=1, routed)           0.000    48.211    teylor_arcsin/term_5_result[6]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.564    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.030     9.594    teylor_arcsin/stage_5_input_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.211    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.459ns  (logic 36.983ns (76.317%)  route 11.476ns (23.683%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.623    48.116    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.213 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[7]_i_1/O
                         net (fo=1, routed)           0.000    48.213    teylor_arcsin/term_5_result[7]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.564    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.596    teylor_arcsin/stage_5_input_1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                         -48.213    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.613ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.455ns  (logic 36.983ns (76.324%)  route 11.472ns (23.676%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[7]
                         net (fo=2, routed)           0.618    48.112    teylor_arcsin/term5/F_MultWithCoeff/result2__0_n_98
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.097    48.209 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[1]_i_1/O
                         net (fo=1, routed)           0.000    48.209    teylor_arcsin/term_5_result[1]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.564    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.596    teylor_arcsin/stage_5_input_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                         -48.209    
  -------------------------------------------------------------------
                         slack                                -38.613    

Slack (VIOLATED) :        -38.610ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[22]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[22]
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.564    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.030     9.594    teylor_arcsin/stage_5_input_1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.610    

Slack (VIOLATED) :        -38.610ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.664ns = ( 9.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[17]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[17]
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.241     9.336    teylor_arcsin/clk_out1
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/C
                         clock pessimism              0.299     9.635    
                         clock uncertainty           -0.074     9.562    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.032     9.594    teylor_arcsin/stage_5_input_1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y7          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.297    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.120    -0.391    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    udm/udm_controller/clk_out1
    SLICE_X11Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.088    -0.298    udm/udm_controller/in45[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.911    -0.762    udm/udm_controller/clk_out1
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121    -0.393    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.380%)  route 0.098ns (34.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y7          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=24, routed)          0.098    -0.284    udm/udm_controller/tx_rdy
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.120    -0.391    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 teylor_arcsin/result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.981%)  route 0.120ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.634    -0.530    teylor_arcsin/clk_out1
    SLICE_X21Y17         FDRE                                         r  teylor_arcsin/result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  teylor_arcsin/result_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.268    csr_y_out[21]
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.908    -0.765    clk_gen
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.070    -0.424    csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 csr_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.881%)  route 0.110ns (37.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    clk_gen
    SLICE_X15Y13         FDRE                                         r  csr_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  csr_rdata_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.276    udm/udm_controller/RD_DATA_reg_reg[4]_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y8          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/uart_tx/tx_dout_bo[6]
    SLICE_X12Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.226 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/uart_tx/databuf[6]
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.916    -0.757    udm/uart_tx/clk_out1
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121    -0.386    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.387    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.035%)  route 0.106ns (42.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    clk_gen
    SLICE_X18Y9          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.106    -0.277    testmem_resp_dly
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    clk_gen
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.250    -0.509    
    SLICE_X16Y9          FDRE (Hold_fdre_C_D)         0.070    -0.439    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=3, routed)           0.114    -0.270    udm_bus\\.wdata[23]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.076    -0.433    testmem_udm_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.500%)  route 0.109ns (43.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[31]/Q
                         net (fo=3, routed)           0.109    -0.275    udm_bus\\.wdata[31]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.064    -0.445    testmem_udm_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y2      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y2      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y16     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y18      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y15     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y20     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y15     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y17     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20     LED_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y17     LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20     LED_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18     LED_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20     LED_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18      LED_reg[8]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18     LED_reg[9]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y16     csr_rdata_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y17     csr_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y15     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15      LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15      LED_reg[13]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15      LED_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15      LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15      LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15      LED_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15     LED_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          248  Failing Endpoints,  Worst Slack      -38.688ns,  Total Violation    -3691.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.688ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.531ns  (logic 36.983ns (76.205%)  route 11.548ns (23.795%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.660ns = ( 9.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.694    48.188    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.097    48.285 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[5]_i_1/O
                         net (fo=1, routed)           0.000    48.285    teylor_arcsin/term_5_result[5]
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.245     9.340    teylor_arcsin/clk_out1
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/C
                         clock pessimism              0.299     9.639    
                         clock uncertainty           -0.074     9.565    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.032     9.597    teylor_arcsin/stage_5_input_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                         -48.285    
  -------------------------------------------------------------------
                         slack                                -38.688    

Slack (VIOLATED) :        -38.627ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[13]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[13]
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.560    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.033     9.593    teylor_arcsin/stage_5_input_1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.627    

Slack (VIOLATED) :        -38.626ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[15]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[15]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.032     9.594    teylor_arcsin/stage_5_input_1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.626    

Slack (VIOLATED) :        -38.624ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.465ns  (logic 36.983ns (76.309%)  route 11.482ns (23.691%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.628    48.122    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.219 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[3]_i_1/O
                         net (fo=1, routed)           0.000    48.219    teylor_arcsin/term_5_result[3]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.033     9.595    teylor_arcsin/stage_5_input_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.219    
  -------------------------------------------------------------------
                         slack                                -38.624    

Slack (VIOLATED) :        -38.622ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.498ns  (logic 36.983ns (76.256%)  route 11.515ns (23.744%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.662    48.155    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.252 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[14]_i_1/O
                         net (fo=1, routed)           0.000    48.252    teylor_arcsin/term_5_result[14]
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.560    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.070     9.630    teylor_arcsin/stage_5_input_1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -48.252    
  -------------------------------------------------------------------
                         slack                                -38.622    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.457ns  (logic 36.983ns (76.321%)  route 11.474ns (23.679%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.621    48.114    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.211 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[6]_i_1/O
                         net (fo=1, routed)           0.000    48.211    teylor_arcsin/term_5_result[6]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.030     9.593    teylor_arcsin/stage_5_input_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.211    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.459ns  (logic 36.983ns (76.317%)  route 11.476ns (23.683%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.623    48.116    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.213 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[7]_i_1/O
                         net (fo=1, routed)           0.000    48.213    teylor_arcsin/term_5_result[7]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.213    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.614ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.455ns  (logic 36.983ns (76.324%)  route 11.472ns (23.676%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[7]
                         net (fo=2, routed)           0.618    48.112    teylor_arcsin/term5/F_MultWithCoeff/result2__0_n_98
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.097    48.209 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[1]_i_1/O
                         net (fo=1, routed)           0.000    48.209    teylor_arcsin/term_5_result[1]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.209    
  -------------------------------------------------------------------
                         slack                                -38.614    

Slack (VIOLATED) :        -38.611ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[22]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[22]
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.030     9.593    teylor_arcsin/stage_5_input_1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.611    

Slack (VIOLATED) :        -38.611ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.664ns = ( 9.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[17]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[17]
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.241     9.336    teylor_arcsin/clk_out1
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/C
                         clock pessimism              0.299     9.635    
                         clock uncertainty           -0.074     9.561    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.032     9.593    teylor_arcsin/stage_5_input_1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y7          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.297    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.074    -0.436    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.120    -0.316    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    udm/udm_controller/clk_out1
    SLICE_X11Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.088    -0.298    udm/udm_controller/in45[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.911    -0.762    udm/udm_controller/clk_out1
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.074    -0.439    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121    -0.318    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.380%)  route 0.098ns (34.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y7          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=24, routed)          0.098    -0.284    udm/udm_controller/tx_rdy
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.074    -0.436    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.120    -0.316    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 teylor_arcsin/result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.981%)  route 0.120ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.634    -0.530    teylor_arcsin/clk_out1
    SLICE_X21Y17         FDRE                                         r  teylor_arcsin/result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  teylor_arcsin/result_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.268    csr_y_out[21]
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.908    -0.765    clk_gen
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.074    -0.419    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.070    -0.349    csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 csr_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.881%)  route 0.110ns (37.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    clk_gen
    SLICE_X15Y13         FDRE                                         r  csr_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  csr_rdata_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.276    udm/udm_controller/RD_DATA_reg_reg[4]_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121    -0.313    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y8          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/uart_tx/tx_dout_bo[6]
    SLICE_X12Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.226 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/uart_tx/databuf[6]
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.916    -0.757    udm/uart_tx/clk_out1
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.074    -0.432    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121    -0.311    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.312    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.035%)  route 0.106ns (42.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    clk_gen
    SLICE_X18Y9          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.106    -0.277    testmem_resp_dly
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    clk_gen
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X16Y9          FDRE (Hold_fdre_C_D)         0.070    -0.364    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=3, routed)           0.114    -0.270    udm_bus\\.wdata[23]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.076    -0.358    testmem_udm_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.500%)  route 0.109ns (43.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[31]/Q
                         net (fo=3, routed)           0.109    -0.275    udm_bus\\.wdata[31]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.064    -0.370    testmem_udm_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          248  Failing Endpoints,  Worst Slack      -38.688ns,  Total Violation    -3691.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.688ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.531ns  (logic 36.983ns (76.205%)  route 11.548ns (23.795%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.660ns = ( 9.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.694    48.188    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.097    48.285 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[5]_i_1/O
                         net (fo=1, routed)           0.000    48.285    teylor_arcsin/term_5_result[5]
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.245     9.340    teylor_arcsin/clk_out1
    SLICE_X57Y29         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[5]/C
                         clock pessimism              0.299     9.639    
                         clock uncertainty           -0.074     9.565    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.032     9.597    teylor_arcsin/stage_5_input_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                         -48.285    
  -------------------------------------------------------------------
                         slack                                -38.688    

Slack (VIOLATED) :        -38.627ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[13]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[13]
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X57Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[13]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.560    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.033     9.593    teylor_arcsin/stage_5_input_1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.627    

Slack (VIOLATED) :        -38.626ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.466ns  (logic 36.983ns (76.307%)  route 11.483ns (23.693%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.629    48.123    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.220 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[15]_i_1/O
                         net (fo=1, routed)           0.000    48.220    teylor_arcsin/term_5_result[15]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[15]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.032     9.594    teylor_arcsin/stage_5_input_1_reg[15]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                         -48.220    
  -------------------------------------------------------------------
                         slack                                -38.626    

Slack (VIOLATED) :        -38.624ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.465ns  (logic 36.983ns (76.309%)  route 11.482ns (23.691%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 9.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.628    48.122    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.219 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[3]_i_1/O
                         net (fo=1, routed)           0.000    48.219    teylor_arcsin/term_5_result[3]
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.242     9.337    teylor_arcsin/clk_out1
    SLICE_X59Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[3]/C
                         clock pessimism              0.299     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.033     9.595    teylor_arcsin/stage_5_input_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.219    
  -------------------------------------------------------------------
                         slack                                -38.624    

Slack (VIOLATED) :        -38.622ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.498ns  (logic 36.983ns (76.256%)  route 11.515ns (23.744%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.662    48.155    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.097    48.252 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[14]_i_1/O
                         net (fo=1, routed)           0.000    48.252    teylor_arcsin/term_5_result[14]
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.240     9.335    teylor_arcsin/clk_out1
    SLICE_X56Y25         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[14]/C
                         clock pessimism              0.299     9.634    
                         clock uncertainty           -0.074     9.560    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.070     9.630    teylor_arcsin/stage_5_input_1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -48.252    
  -------------------------------------------------------------------
                         slack                                -38.622    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.457ns  (logic 36.983ns (76.321%)  route 11.474ns (23.679%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.621    48.114    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.211 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[6]_i_1/O
                         net (fo=1, routed)           0.000    48.211    teylor_arcsin/term_5_result[6]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[6]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.030     9.593    teylor_arcsin/stage_5_input_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.211    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.618ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.459ns  (logic 36.983ns (76.317%)  route 11.476ns (23.683%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.623    48.116    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.097    48.213 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[7]_i_1/O
                         net (fo=1, routed)           0.000    48.213    teylor_arcsin/term_5_result[7]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[7]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.213    
  -------------------------------------------------------------------
                         slack                                -38.618    

Slack (VIOLATED) :        -38.614ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.455ns  (logic 36.983ns (76.324%)  route 11.472ns (23.676%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[7]
                         net (fo=2, routed)           0.618    48.112    teylor_arcsin/term5/F_MultWithCoeff/result2__0_n_98
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.097    48.209 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[1]_i_1/O
                         net (fo=1, routed)           0.000    48.209    teylor_arcsin/term_5_result[1]
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y28         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[1]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032     9.595    teylor_arcsin/stage_5_input_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                         -48.209    
  -------------------------------------------------------------------
                         slack                                -38.614    

Slack (VIOLATED) :        -38.611ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[22]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[22]
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.243     9.338    teylor_arcsin/clk_out1
    SLICE_X57Y27         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[22]/C
                         clock pessimism              0.299     9.637    
                         clock uncertainty           -0.074     9.563    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.030     9.593    teylor_arcsin/stage_5_input_1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.611    

Slack (VIOLATED) :        -38.611ns  (required time - arrival time)
  Source:                 csr_x_in_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/stage_5_input_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.450ns  (logic 36.983ns (76.332%)  route 11.467ns (23.668%))
  Logic Levels:           27  (DSP48E1=18 LUT3=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.664ns = ( 9.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.371    -0.246    clk_gen
    SLICE_X11Y18         FDRE                                         r  csr_x_in_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.341     0.095 r  csr_x_in_reg[14]_replica/Q
                         net (fo=18, routed)          0.404     0.499    teylor_arcsin/term5/genblk1[1].F_Mult/csr_x_in_reg_n_0_[14]_repN_alias
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.970     3.469 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    teylor_arcsin/term5/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.578 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.906     5.484    teylor_arcsin/term5/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.097     5.581 r  teylor_arcsin/term5/genblk1[1].F_Mult/result2_i_1__11/O
                         net (fo=1, routed)           0.259     5.840    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.678 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.680    teylor_arcsin/term5/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     9.787 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    10.659    teylor_arcsin/term5/genblk1[2].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    10.756 r  teylor_arcsin/term5/genblk1[2].F_Mult/result2_i_1__12/O
                         net (fo=1, routed)           0.366    11.123    teylor_arcsin/term5/genblk1[3].F_Mult/result2__0_2[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    13.961 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.963    teylor_arcsin/term5/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    15.070 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.659    15.729    teylor_arcsin/term5/genblk1[3].F_Mult/p_0_in
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    15.826 r  teylor_arcsin/term5/genblk1[3].F_Mult/result2_i_3__13/O
                         net (fo=1, routed)           0.476    16.302    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_3[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    19.140 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    teylor_arcsin/term5/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.249 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           1.134    21.383    teylor_arcsin/term5/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.097    21.480 r  teylor_arcsin/term5/genblk1[4].F_Mult/result2_i_1__14/O
                         net (fo=1, routed)           0.261    21.742    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_2[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.580 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.582    teylor_arcsin/term5/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.107    25.689 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2__0/P[16]
                         net (fo=2, routed)           0.697    26.386    teylor_arcsin/term5/genblk1[5].F_Mult/result2__0_n_89
    SLICE_X11Y38         LUT3 (Prop_lut3_I0_O)        0.097    26.483 r  teylor_arcsin/term5/genblk1[5].F_Mult/result2_i_8__15/O
                         net (fo=1, routed)           0.388    26.870    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_3[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.838    29.708 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.710    teylor_arcsin/term5/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.817 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.950    31.767    teylor_arcsin/term5/genblk1[6].F_Mult/result2__0_n_82
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.097    31.864 r  teylor_arcsin/term5/genblk1[6].F_Mult/result2_i_1__16/O
                         net (fo=1, routed)           0.261    32.126    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_5[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    34.964 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.966    teylor_arcsin/term5/genblk1[7].F_Mult/result2_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.107    36.073 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2__0/P[18]
                         net (fo=2, routed)           1.242    37.315    teylor_arcsin/term5/genblk1[7].F_Mult/result2__0_n_87
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.097    37.412 r  teylor_arcsin/term5/genblk1[7].F_Mult/result2_i_6__17/O
                         net (fo=1, routed)           0.664    38.076    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_4[11]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.838    40.914 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.916    teylor_arcsin/term5/genblk1[8].F_Mult/result2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    42.023 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2__0/P[30]
                         net (fo=44, routed)          0.834    42.857    teylor_arcsin/term5/genblk1[8].F_Mult/result2__0_0[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I1_O)        0.097    42.954 r  teylor_arcsin/term5/genblk1[8].F_Mult/result2_i_4__18/O
                         net (fo=1, routed)           0.460    43.415    teylor_arcsin/term5/F_MultWithCoeff/B[19]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      2.970    46.385 r  teylor_arcsin/term5/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.387    teylor_arcsin/term5/F_MultWithCoeff/result2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.494 r  teylor_arcsin/term5/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.614    48.107    teylor_arcsin/term5/F_MultWithCoeff/P[0]
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.097    48.204 r  teylor_arcsin/term5/F_MultWithCoeff/stage_5_input_1[17]_i_1/O
                         net (fo=1, routed)           0.000    48.204    teylor_arcsin/term_5_result[17]
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         1.241     9.336    teylor_arcsin/clk_out1
    SLICE_X57Y26         FDRE                                         r  teylor_arcsin/stage_5_input_1_reg[17]/C
                         clock pessimism              0.299     9.635    
                         clock uncertainty           -0.074     9.561    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.032     9.593    teylor_arcsin/stage_5_input_1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -48.204    
  -------------------------------------------------------------------
                         slack                                -38.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y7          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.297    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X14Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.074    -0.436    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.120    -0.316    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    udm/udm_controller/clk_out1
    SLICE_X11Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.088    -0.298    udm/udm_controller/in45[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.911    -0.762    udm/udm_controller/clk_out1
    SLICE_X10Y14         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.074    -0.439    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121    -0.318    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.380%)  route 0.098ns (34.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y7          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=24, routed)          0.098    -0.284    udm/udm_controller/tx_rdy
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.074    -0.436    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.120    -0.316    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 teylor_arcsin/result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.981%)  route 0.120ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.634    -0.530    teylor_arcsin/clk_out1
    SLICE_X21Y17         FDRE                                         r  teylor_arcsin/result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  teylor_arcsin/result_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.268    csr_y_out[21]
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.908    -0.765    clk_gen
    SLICE_X16Y17         FDRE                                         r  csr_rdata_reg[21]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.074    -0.419    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.070    -0.349    csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 csr_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.881%)  route 0.110ns (37.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.637    -0.527    clk_gen
    SLICE_X15Y13         FDRE                                         r  csr_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  csr_rdata_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.276    udm/udm_controller/RD_DATA_reg_reg[4]_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y11         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121    -0.313    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y8          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/uart_tx/tx_dout_bo[6]
    SLICE_X12Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.226 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/uart_tx/databuf[6]
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.916    -0.757    udm/uart_tx/clk_out1
    SLICE_X12Y6          FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.074    -0.432    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121    -0.311    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.458%)  route 0.112ns (37.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X13Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.271    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y7          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.121    -0.312    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.035%)  route 0.106ns (42.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    clk_gen
    SLICE_X18Y9          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.106    -0.277    testmem_resp_dly
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.915    -0.758    clk_gen
    SLICE_X16Y9          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X16Y9          FDRE (Hold_fdre_C_D)         0.070    -0.364    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=3, routed)           0.114    -0.270    udm_bus\\.wdata[23]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[23]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.076    -0.358    testmem_udm_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.500%)  route 0.109ns (43.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X15Y11         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/bus_wdata_bo_reg[31]/Q
                         net (fo=3, routed)           0.109    -0.275    udm_bus\\.wdata[31]
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=897, routed)         0.914    -0.759    clk_gen
    SLICE_X12Y11         FDRE                                         r  testmem_udm_wdata_reg[31]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.064    -0.370    testmem_udm_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.095    





