
servo_control_baqu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de58  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a98  0800e008  0800e008  0000f008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800faa0  0800faa0  000111ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800faa0  0800faa0  00010aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800faa8  0800faa8  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800faa8  0800faa8  00010aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800faac  0800faac  00010aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800fab0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111ec  2**0
                  CONTENTS
 10 .bss          0000d480  200001ec  200001ec  000111ec  2**2
                  ALLOC
 11 ._user_heap_stack 00003004  2000d66c  2000d66c  000111ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001e6ed  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000059a7  00000000  00000000  0002f909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e8  00000000  00000000  000352b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001317  00000000  00000000  00036b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002f3dc  00000000  00000000  00037eaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028b14  00000000  00000000  0006728b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fe2e4  00000000  00000000  0008fd9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018e083  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007374  00000000  00000000  0018e0c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0019543c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800dff0 	.word	0x0800dff0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	0800dff0 	.word	0x0800dff0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000efa:	463b      	mov	r3, r7
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f06:	4b21      	ldr	r3, [pc, #132]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f08:	4a21      	ldr	r2, [pc, #132]	@ (8000f90 <MX_ADC1_Init+0x9c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f0e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f36:	4a17      	ldr	r2, [pc, #92]	@ (8000f94 <MX_ADC1_Init+0xa0>)
 8000f38:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f46:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f54:	480d      	ldr	r0, [pc, #52]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f56:	f001 f989 	bl	800226c <HAL_ADC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f60:	f000 fb10 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f64:	2304      	movs	r3, #4
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	463b      	mov	r3, r7
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f76:	f001 f9bd 	bl	80022f4 <HAL_ADC_ConfigChannel>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f80:	f000 fb00 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000208 	.word	0x20000208
 8000f90:	40012000 	.word	0x40012000
 8000f94:	0f000001 	.word	0x0f000001

08000f98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a17      	ldr	r2, [pc, #92]	@ (8001014 <HAL_ADC_MspInit+0x7c>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d127      	bne.n	800100a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	4a15      	ldr	r2, [pc, #84]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff2:	2310      	movs	r3, #16
 8000ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	@ (800101c <HAL_ADC_MspInit+0x84>)
 8001006:	f002 fe47 	bl	8003c98 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40012000 	.word	0x40012000
 8001018:	40023800 	.word	0x40023800
 800101c:	40020000 	.word	0x40020000

08001020 <EncoderReader_Init>:
#define PULSE_PER_REV 12000      // 12000 PPR (4  48000 count/rev)
#define QUADRATURE    4          // TIM2 Encoder Mode = 4
#define COUNT_PER_REV (PULSE_PER_REV * QUADRATURE)  // 48000
#define DEG_PER_COUNT (360.0f / COUNT_PER_REV)      // 0.0075/

int EncoderReader_Init(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    encoder_count = 0;
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <EncoderReader_Init+0x2c>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <EncoderReader_Init+0x30>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  //   ( )
 8001030:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <EncoderReader_Init+0x34>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
    initialized = 1;
 800103a:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <EncoderReader_Init+0x38>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
    printf("[Encoder] Initialized\n");
 8001040:	4806      	ldr	r0, [pc, #24]	@ (800105c <EncoderReader_Init+0x3c>)
 8001042:	f00b f85b 	bl	800c0fc <puts>
    return 0;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000250 	.word	0x20000250
 8001050:	20000254 	.word	0x20000254
 8001054:	200002c0 	.word	0x200002c0
 8001058:	20000258 	.word	0x20000258
 800105c:	0800e008 	.word	0x0800e008

08001060 <EncoderReader_Reset>:
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
    encoder_count = (int32_t)raw - 32768;
    return encoder_count;
}

void EncoderReader_Reset(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  // TIM4   
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <EncoderReader_Reset+0x24>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800106c:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder_count = 0;
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <EncoderReader_Reset+0x28>)
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 8001074:	4b05      	ldr	r3, [pc, #20]	@ (800108c <EncoderReader_Reset+0x2c>)
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
    printf("[Encoder] Reset\n");
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <EncoderReader_Reset+0x30>)
 800107c:	f00b f83e 	bl	800c0fc <puts>
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	200002c0 	.word	0x200002c0
 8001088:	20000250 	.word	0x20000250
 800108c:	20000254 	.word	0x20000254
 8001090:	0800e020 	.word	0x0800e020

08001094 <MX_GPIO_Init>:
     PA8   ------> USB_OTG_FS_SOF
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08c      	sub	sp, #48	@ 0x30
 8001098:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 031c 	add.w	r3, r7, #28
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
 80010ae:	4b73      	ldr	r3, [pc, #460]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	4a72      	ldr	r2, [pc, #456]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010b4:	f043 0304 	orr.w	r3, r3, #4
 80010b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ba:	4b70      	ldr	r3, [pc, #448]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	f003 0304 	and.w	r3, r3, #4
 80010c2:	61bb      	str	r3, [r7, #24]
 80010c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	4b6c      	ldr	r3, [pc, #432]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	4a6b      	ldr	r2, [pc, #428]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d6:	4b69      	ldr	r3, [pc, #420]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	4b65      	ldr	r3, [pc, #404]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	4a64      	ldr	r2, [pc, #400]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f2:	4b62      	ldr	r3, [pc, #392]	@ (800127c <MX_GPIO_Init+0x1e8>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	4b5e      	ldr	r3, [pc, #376]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a5d      	ldr	r2, [pc, #372]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001108:	f043 0302 	orr.w	r3, r3, #2
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b5b      	ldr	r3, [pc, #364]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	4b57      	ldr	r3, [pc, #348]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a56      	ldr	r2, [pc, #344]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001124:	f043 0310 	orr.w	r3, r3, #16
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b54      	ldr	r3, [pc, #336]	@ (800127c <MX_GPIO_Init+0x1e8>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0310 	and.w	r3, r3, #16
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b50      	ldr	r3, [pc, #320]	@ (800127c <MX_GPIO_Init+0x1e8>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a4f      	ldr	r2, [pc, #316]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001140:	f043 0308 	orr.w	r3, r3, #8
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b4d      	ldr	r3, [pc, #308]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	4b49      	ldr	r3, [pc, #292]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	4a48      	ldr	r2, [pc, #288]	@ (800127c <MX_GPIO_Init+0x1e8>)
 800115c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001160:	6313      	str	r3, [r2, #48]	@ 0x30
 8001162:	4b46      	ldr	r3, [pc, #280]	@ (800127c <MX_GPIO_Init+0x1e8>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_DE_Pin|LD_REN_Pin, GPIO_PIN_SET);
 800116e:	2201      	movs	r2, #1
 8001170:	2181      	movs	r1, #129	@ 0x81
 8001172:	4843      	ldr	r0, [pc, #268]	@ (8001280 <MX_GPIO_Init+0x1ec>)
 8001174:	f002 ff54 	bl	8004020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800117e:	4841      	ldr	r0, [pc, #260]	@ (8001284 <MX_GPIO_Init+0x1f0>)
 8001180:	f002 ff4e 	bl	8004020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800118a:	483d      	ldr	r0, [pc, #244]	@ (8001280 <MX_GPIO_Init+0x1ec>)
 800118c:	f002 ff48 	bl	8004020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SVON_PIN_Pin|EMG_PIN_Pin, GPIO_PIN_SET);
 8001190:	2201      	movs	r2, #1
 8001192:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001196:	483c      	ldr	r0, [pc, #240]	@ (8001288 <MX_GPIO_Init+0x1f4>)
 8001198:	f002 ff42 	bl	8004020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	2140      	movs	r1, #64	@ 0x40
 80011a0:	483a      	ldr	r0, [pc, #232]	@ (800128c <MX_GPIO_Init+0x1f8>)
 80011a2:	f002 ff3d 	bl	8004020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	4619      	mov	r1, r3
 80011bc:	4834      	ldr	r0, [pc, #208]	@ (8001290 <MX_GPIO_Init+0x1fc>)
 80011be:	f002 fd6b 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_DE_Pin LD3_Pin LD_REN_Pin */
  GPIO_InitStruct.Pin = LD_DE_Pin|LD3_Pin|LD_REN_Pin;
 80011c2:	f244 0381 	movw	r3, #16513	@ 0x4081
 80011c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d4:	f107 031c 	add.w	r3, r7, #28
 80011d8:	4619      	mov	r1, r3
 80011da:	4829      	ldr	r0, [pc, #164]	@ (8001280 <MX_GPIO_Init+0x1ec>)
 80011dc:	f002 fd5c 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_PIN_Pin */
  GPIO_InitStruct.Pin = DIR_PIN_Pin;
 80011e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e6:	2301      	movs	r3, #1
 80011e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_PIN_GPIO_Port, &GPIO_InitStruct);
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	4619      	mov	r1, r3
 80011f8:	4822      	ldr	r0, [pc, #136]	@ (8001284 <MX_GPIO_Init+0x1f0>)
 80011fa:	f002 fd4d 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : SVON_PIN_Pin EMG_PIN_Pin */
  GPIO_InitStruct.Pin = SVON_PIN_Pin|EMG_PIN_Pin;
 80011fe:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001210:	f107 031c 	add.w	r3, r7, #28
 8001214:	4619      	mov	r1, r3
 8001216:	481c      	ldr	r0, [pc, #112]	@ (8001288 <MX_GPIO_Init+0x1f4>)
 8001218:	f002 fd3e 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800121c:	2340      	movs	r3, #64	@ 0x40
 800121e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4619      	mov	r1, r3
 8001232:	4816      	ldr	r0, [pc, #88]	@ (800128c <MX_GPIO_Init+0x1f8>)
 8001234:	f002 fd30 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001238:	2380      	movs	r3, #128	@ 0x80
 800123a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	4810      	ldr	r0, [pc, #64]	@ (800128c <MX_GPIO_Init+0x1f8>)
 800124c:	f002 fd24 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8001250:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	2302      	movs	r3, #2
 8001258:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125e:	2303      	movs	r3, #3
 8001260:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001262:	230a      	movs	r3, #10
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	4619      	mov	r1, r3
 800126c:	4809      	ldr	r0, [pc, #36]	@ (8001294 <MX_GPIO_Init+0x200>)
 800126e:	f002 fd13 	bl	8003c98 <HAL_GPIO_Init>

}
 8001272:	bf00      	nop
 8001274:	3730      	adds	r7, #48	@ 0x30
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800
 8001280:	40020400 	.word	0x40020400
 8001284:	40021000 	.word	0x40021000
 8001288:	40020c00 	.word	0x40020c00
 800128c:	40021800 	.word	0x40021800
 8001290:	40020800 	.word	0x40020800
 8001294:	40020000 	.word	0x40020000

08001298 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <MX_IWDG_Init+0x2c>)
 800129e:	4a0a      	ldr	r2, [pc, #40]	@ (80012c8 <MX_IWDG_Init+0x30>)
 80012a0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80012a2:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <MX_IWDG_Init+0x2c>)
 80012a4:	2206      	movs	r2, #6
 80012a6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <MX_IWDG_Init+0x2c>)
 80012aa:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80012ae:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80012b0:	4804      	ldr	r0, [pc, #16]	@ (80012c4 <MX_IWDG_Init+0x2c>)
 80012b2:	f002 fece 	bl	8004052 <HAL_IWDG_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80012bc:	f000 f962 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	2000025c 	.word	0x2000025c
 80012c8:	40003000 	.word	0x40003000

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b093      	sub	sp, #76	@ 0x4c
 80012d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d2:	f000 ff35 	bl	8002140 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d6:	f000 f8d1 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012da:	f7ff fedb 	bl	8001094 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80012de:	f000 fd55 	bl	8001d8c <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80012e2:	f000 fd29 	bl	8001d38 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80012e6:	f7ff fe05 	bl	8000ef4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012ea:	f000 fb6b 	bl	80019c4 <MX_TIM1_Init>
  MX_IWDG_Init();
 80012ee:	f7ff ffd3 	bl	8001298 <MX_IWDG_Init>
  MX_TIM4_Init();
 80012f2:	f000 fc23 	bl	8001b3c <MX_TIM4_Init>
  MX_LWIP_Init();
 80012f6:	f005 fa61 	bl	80067bc <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */

  // PE10(DIR) GPIO Output   ( )
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	f107 0310 	add.w	r3, r7, #16
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800130a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800130e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001310:	2301      	movs	r3, #1
 8001312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	4619      	mov	r1, r3
 8001322:	484b      	ldr	r0, [pc, #300]	@ (8001450 <main+0x184>)
 8001324:	f002 fcb8 	bl	8003c98 <HAL_GPIO_Init>

  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001328:	213c      	movs	r1, #60	@ 0x3c
 800132a:	484a      	ldr	r0, [pc, #296]	@ (8001454 <main+0x188>)
 800132c:	f003 ff12 	bl	8005154 <HAL_TIM_Encoder_Start>

  Relay_Init();        // EMG  HIGH  ( 24V  GPIO  )
 8001330:	f000 f9dc 	bl	80016ec <Relay_Init>
  PulseControl_Init(); // DIR   (PWM   )
 8001334:	f000 f92c 	bl	8001590 <PulseControl_Init>
  EncoderReader_Init();
 8001338:	f7ff fe72 	bl	8001020 <EncoderReader_Init>
  // PWM PulseControl_SetFrequency()  /   .

  //    SVON ON   ServoOn .
  // EMG  24V  Relay_Init() GPIO HIGH  .
  // P2-02 EMG     EMG DI .
  Relay_ServoOn();
 800133c:	f000 f9e8 	bl	8001710 <Relay_ServoOn>
  HAL_Delay(500); //  ON  
 8001340:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001344:	f000 ff6e 	bl	8002224 <HAL_Delay>

  char msg[] = "Servo Start!\r\n";
 8001348:	4b43      	ldr	r3, [pc, #268]	@ (8001458 <main+0x18c>)
 800134a:	463c      	mov	r4, r7
 800134c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800134e:	c407      	stmia	r4!, {r0, r1, r2}
 8001350:	8023      	strh	r3, [r4, #0]
 8001352:	3402      	adds	r4, #2
 8001354:	0c1b      	lsrs	r3, r3, #16
 8001356:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8001358:	463b      	mov	r3, r7
 800135a:	4618      	mov	r0, r3
 800135c:	f7fe ff98 	bl	8000290 <strlen>
 8001360:	4603      	mov	r3, r0
 8001362:	b29a      	uxth	r2, r3
 8001364:	4639      	mov	r1, r7
 8001366:	2364      	movs	r3, #100	@ 0x64
 8001368:	483c      	ldr	r0, [pc, #240]	@ (800145c <main+0x190>)
 800136a:	f004 fe6b 	bl	8006044 <HAL_UART_Transmit>
  //if (!Homing_IsComplete()) {
  //    printf("[Main] Homing failed!\n");
  //    while (1);
  //}
  //HAL_Delay(500);
  EncoderReader_Reset(); //    (0 )
 800136e:	f7ff fe77 	bl	8001060 <EncoderReader_Reset>
  // EthComm_UDP_Init();               // [TEST] UDP 

  // [TEST] /PF     
  // =, =
  static const int32_t sweep_hz[] = {500, 2000, 5000};
  uint8_t sweep_idx = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t sweep_last_ms = HAL_GetTick();
 8001378:	f000 ff48 	bl	800220c <HAL_GetTick>
 800137c:	63b8      	str	r0, [r7, #56]	@ 0x38
  PulseControl_SetFrequency(sweep_hz[sweep_idx]);
 800137e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001382:	4a37      	ldr	r2, [pc, #220]	@ (8001460 <main+0x194>)
 8001384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001388:	4618      	mov	r0, r3
 800138a:	f000 f919 	bl	80015c0 <PulseControl_SetFrequency>
  printf("[TEST] SWEEP START %ldHz\r\n", (long)sweep_hz[sweep_idx]);
 800138e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001392:	4a33      	ldr	r2, [pc, #204]	@ (8001460 <main+0x194>)
 8001394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001398:	4619      	mov	r1, r3
 800139a:	4832      	ldr	r0, [pc, #200]	@ (8001464 <main+0x198>)
 800139c:	f00a fe46 	bl	800c02c <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t debug_cnt = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	637b      	str	r3, [r7, #52]	@ 0x34
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // [TEST] PID/UDP      
    uint32_t now = HAL_GetTick();
 80013a4:	f000 ff32 	bl	800220c <HAL_GetTick>
 80013a8:	6338      	str	r0, [r7, #48]	@ 0x30
    if ((now - sweep_last_ms) >= 3000U) {  // 3  
 80013aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d920      	bls.n	80013fa <main+0x12e>
      sweep_last_ms = now;
 80013b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      sweep_idx = (uint8_t)((sweep_idx + 1U) % 3U);
 80013bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80013c0:	1c59      	adds	r1, r3, #1
 80013c2:	4b29      	ldr	r3, [pc, #164]	@ (8001468 <main+0x19c>)
 80013c4:	fba3 2301 	umull	r2, r3, r3, r1
 80013c8:	085a      	lsrs	r2, r3, #1
 80013ca:	4613      	mov	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4413      	add	r3, r2
 80013d0:	1aca      	subs	r2, r1, r3
 80013d2:	4613      	mov	r3, r2
 80013d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      PulseControl_SetFrequency(sweep_hz[sweep_idx]);
 80013d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80013dc:	4a20      	ldr	r2, [pc, #128]	@ (8001460 <main+0x194>)
 80013de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 f8ec 	bl	80015c0 <PulseControl_SetFrequency>
      printf("[TEST] SWEEP %ldHz\r\n", (long)sweep_hz[sweep_idx]);
 80013e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80013ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001460 <main+0x194>)
 80013ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f2:	4619      	mov	r1, r3
 80013f4:	481d      	ldr	r0, [pc, #116]	@ (800146c <main+0x1a0>)
 80013f6:	f00a fe19 	bl	800c02c <iprintf>
    }

    if (++debug_cnt >= 1000) {
 80013fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fc:	3301      	adds	r3, #1
 80013fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001402:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001406:	d31e      	bcc.n	8001446 <main+0x17a>
      uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8001408:	4b19      	ldr	r3, [pc, #100]	@ (8001470 <main+0x1a4>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      uint32_t ccr = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);
 8001410:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <main+0x1a4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001416:	62bb      	str	r3, [r7, #40]	@ 0x28
      GPIO_PinState dir_state = HAL_GPIO_ReadPin(DIR_PIN_GPIO_Port, DIR_PIN_Pin);
 8001418:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800141c:	480c      	ldr	r0, [pc, #48]	@ (8001450 <main+0x184>)
 800141e:	f002 fde7 	bl	8003ff0 <HAL_GPIO_ReadPin>
 8001422:	4603      	mov	r3, r0
 8001424:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      debug_cnt = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	637b      	str	r3, [r7, #52]	@ 0x34
      printf("[TEST] SWEEP PWM %ldHz ARR:%lu CCR:%lu DIR:%d\r\n",
 800142c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
             (long)sweep_hz[sweep_idx],
 8001430:	4a0b      	ldr	r2, [pc, #44]	@ (8001460 <main+0x194>)
 8001432:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
      printf("[TEST] SWEEP PWM %ldHz ARR:%lu CCR:%lu DIR:%d\r\n",
 8001436:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800143e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001440:	480c      	ldr	r0, [pc, #48]	@ (8001474 <main+0x1a8>)
 8001442:	f00a fdf3 	bl	800c02c <iprintf>
             (unsigned long)arr,
             (unsigned long)ccr,
             (int)dir_state);
    }

    HAL_IWDG_Refresh(&hiwdg);
 8001446:	480c      	ldr	r0, [pc, #48]	@ (8001478 <main+0x1ac>)
 8001448:	f002 fe47 	bl	80040da <HAL_IWDG_Refresh>
  {
 800144c:	e7aa      	b.n	80013a4 <main+0xd8>
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000
 8001454:	200002c0 	.word	0x200002c0
 8001458:	0800e0b0 	.word	0x0800e0b0
 800145c:	20000350 	.word	0x20000350
 8001460:	0800f624 	.word	0x0800f624
 8001464:	0800e04c 	.word	0x0800e04c
 8001468:	aaaaaaab 	.word	0xaaaaaaab
 800146c:	0800e068 	.word	0x0800e068
 8001470:	20000278 	.word	0x20000278
 8001474:	0800e080 	.word	0x0800e080
 8001478:	2000025c 	.word	0x2000025c

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b094      	sub	sp, #80	@ 0x50
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	2230      	movs	r2, #48	@ 0x30
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f00a ff26 	bl	800c2dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 030c 	add.w	r3, r7, #12
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a0:	2300      	movs	r3, #0
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001558 <SystemClock_Config+0xdc>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	4a2b      	ldr	r2, [pc, #172]	@ (8001558 <SystemClock_Config+0xdc>)
 80014aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b0:	4b29      	ldr	r3, [pc, #164]	@ (8001558 <SystemClock_Config+0xdc>)
 80014b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014bc:	2300      	movs	r3, #0
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	4b26      	ldr	r3, [pc, #152]	@ (800155c <SystemClock_Config+0xe0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a25      	ldr	r2, [pc, #148]	@ (800155c <SystemClock_Config+0xe0>)
 80014c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	4b23      	ldr	r3, [pc, #140]	@ (800155c <SystemClock_Config+0xe0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80014d8:	2309      	movs	r3, #9
 80014da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80014dc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80014e2:	2301      	movs	r3, #1
 80014e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e6:	2302      	movs	r3, #2
 80014e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014f0:	2304      	movs	r3, #4
 80014f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80014f4:	23b4      	movs	r3, #180	@ 0xb4
 80014f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014fc:	2307      	movs	r3, #7
 80014fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001500:	f107 0320 	add.w	r3, r7, #32
 8001504:	4618      	mov	r0, r3
 8001506:	f002 fe49 	bl	800419c <HAL_RCC_OscConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001510:	f000 f838 	bl	8001584 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001514:	f002 fdf2 	bl	80040fc <HAL_PWREx_EnableOverDrive>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800151e:	f000 f831 	bl	8001584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001522:	230f      	movs	r3, #15
 8001524:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001526:	2302      	movs	r3, #2
 8001528:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800152e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001532:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001538:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	2105      	movs	r1, #5
 8001540:	4618      	mov	r0, r3
 8001542:	f003 f8a3 	bl	800468c <HAL_RCC_ClockConfig>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800154c:	f000 f81a 	bl	8001584 <Error_Handler>
  }
}
 8001550:	bf00      	nop
 8001552:	3750      	adds	r7, #80	@ 0x50
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	40007000 	.word	0x40007000

08001560 <__io_putchar>:

/* USER CODE BEGIN 4 */

// printf UART 
int __io_putchar(int ch)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001568:	1d39      	adds	r1, r7, #4
 800156a:	f04f 33ff 	mov.w	r3, #4294967295
 800156e:	2201      	movs	r2, #1
 8001570:	4803      	ldr	r0, [pc, #12]	@ (8001580 <__io_putchar+0x20>)
 8001572:	f004 fd67 	bl	8006044 <HAL_UART_Transmit>
    return ch;
 8001576:	687b      	ldr	r3, [r7, #4]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000350 	.word	0x20000350

08001584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001588:	b672      	cpsid	i
}
 800158a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <Error_Handler+0x8>

08001590 <PulseControl_Init>:
extern TIM_HandleTypeDef htim1;

/**
  * @brief   
  */
void PulseControl_Init(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
    p_htim1 = &htim1;
 8001594:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <PulseControl_Init+0x20>)
 8001596:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <PulseControl_Init+0x24>)
 8001598:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 800159a:	4b07      	ldr	r3, [pc, #28]	@ (80015b8 <PulseControl_Init+0x28>)
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]

    //      (Safety)
    // CubeMX(main.c) PE10 GPIO_Output   .
    HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <PulseControl_Init+0x2c>)
 80015a8:	f002 fd3a 	bl	8004020 <HAL_GPIO_WritePin>
}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000268 	.word	0x20000268
 80015b4:	20000278 	.word	0x20000278
 80015b8:	20000270 	.word	0x20000270
 80015bc:	40021000 	.word	0x40021000

080015c0 <PulseControl_SetFrequency>:
 * * [  ]
 *    (DIR_PIN)   , PID   
 *     .    (+, -) 
 * DIR  High/Low   .
 */
void PulseControl_SetFrequency(int32_t freq_hz) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
    // 1.   
    if (freq_hz == 0) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d106      	bne.n	80015dc <PulseControl_SetFrequency+0x1c>
        //     Stop  (PID  )
        HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1); 
 80015ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001684 <PulseControl_SetFrequency+0xc4>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2100      	movs	r1, #0
 80015d4:	4618      	mov	r0, r3
 80015d6:	f003 fbe9 	bl	8004dac <HAL_TIM_PWM_Stop>
        return;
 80015da:	e04f      	b.n	800167c <PulseControl_SetFrequency+0xbc>
    }

    // 2.   ( !)
    // freq_hz  CW,  CCW (     )
    if (freq_hz > 0) {
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dd06      	ble.n	80015f0 <PulseControl_SetFrequency+0x30>
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);   // 
 80015e2:	2201      	movs	r2, #1
 80015e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015e8:	4827      	ldr	r0, [pc, #156]	@ (8001688 <PulseControl_SetFrequency+0xc8>)
 80015ea:	f002 fd19 	bl	8004020 <HAL_GPIO_WritePin>
 80015ee:	e008      	b.n	8001602 <PulseControl_SetFrequency+0x42>
    } else {
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET); // 
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015f6:	4824      	ldr	r0, [pc, #144]	@ (8001688 <PulseControl_SetFrequency+0xc8>)
 80015f8:	f002 fd12 	bl	8004020 <HAL_GPIO_WritePin>
        freq_hz = -freq_hz; //     
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	425b      	negs	r3, r3
 8001600:	607b      	str	r3, [r7, #4]
    }

    // 3.    (, : 100kHz)
    if (freq_hz > 100000) freq_hz = 100000;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a21      	ldr	r2, [pc, #132]	@ (800168c <PulseControl_SetFrequency+0xcc>)
 8001606:	4293      	cmp	r3, r2
 8001608:	dd01      	ble.n	800160e <PulseControl_SetFrequency+0x4e>
 800160a:	4b20      	ldr	r3, [pc, #128]	@ (800168c <PulseControl_SetFrequency+0xcc>)
 800160c:	607b      	str	r3, [r7, #4]
    //     (   )
    if (freq_hz < 10) freq_hz = 10;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b09      	cmp	r3, #9
 8001612:	dc01      	bgt.n	8001618 <PulseControl_SetFrequency+0x58>
 8001614:	230a      	movs	r3, #10
 8001616:	607b      	str	r3, [r7, #4]

    // 4. (ARR) 
    // : TimerClock / ((PSC+1) * TargetFreq) - 1
    // MCU TIM1  180MHz PSC 215  (CubeMX   )
    uint32_t timer_clk = 180000000; 
 8001618:	4b1d      	ldr	r3, [pc, #116]	@ (8001690 <PulseControl_SetFrequency+0xd0>)
 800161a:	613b      	str	r3, [r7, #16]
    uint32_t psc = p_htim1->Instance->PSC;
 800161c:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <PulseControl_SetFrequency+0xc4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001624:	60fb      	str	r3, [r7, #12]
    
    
    
    // 0  
    uint32_t arr = (timer_clk / ((psc + 1) * freq_hz)) - 1;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	3301      	adds	r3, #1
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	fb02 f303 	mul.w	r3, r2, r3
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	fbb2 f3f3 	udiv	r3, r2, r3
 8001636:	3b01      	subs	r3, #1
 8001638:	617b      	str	r3, [r7, #20]

    if (arr > 0xFFFF) arr = 0xFFFF; //16 
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001640:	d302      	bcc.n	8001648 <PulseControl_SetFrequency+0x88>
 8001642:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001646:	617b      	str	r3, [r7, #20]
    if (arr < 1) arr = 1; //  (0 ) 
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <PulseControl_SetFrequency+0x92>
 800164e:	2301      	movs	r3, #1
 8001650:	617b      	str	r3, [r7, #20]

    // 5.   (   50% )
    __HAL_TIM_SET_AUTORELOAD(p_htim1, arr);
 8001652:	4b0c      	ldr	r3, [pc, #48]	@ (8001684 <PulseControl_SetFrequency+0xc4>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	697a      	ldr	r2, [r7, #20]
 800165a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800165c:	4b09      	ldr	r3, [pc, #36]	@ (8001684 <PulseControl_SetFrequency+0xc4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(p_htim1, TIM_CHANNEL_1, arr / 2);
 8001664:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <PulseControl_SetFrequency+0xc4>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	697a      	ldr	r2, [r7, #20]
 800166c:	0852      	lsrs	r2, r2, #1
 800166e:	635a      	str	r2, [r3, #52]	@ 0x34

    // 6. PWM 
    // PID   (_IT)     .
    HAL_TIM_PWM_Start(p_htim1, TIM_CHANNEL_1);
 8001670:	4b04      	ldr	r3, [pc, #16]	@ (8001684 <PulseControl_SetFrequency+0xc4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f003 fad0 	bl	8004c1c <HAL_TIM_PWM_Start>
}
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000268 	.word	0x20000268
 8001688:	40021000 	.word	0x40021000
 800168c:	000186a0 	.word	0x000186a0
 8001690:	0aba9500 	.word	0x0aba9500

08001694 <HAL_TIM_PWM_PulseFinishedCallback>:

/**
  * @brief PWM    ( )
  *  1    remaining_steps .
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
    // TIM1  
    if (htim->Instance == TIM1) {
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0e      	ldr	r2, [pc, #56]	@ (80016dc <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d115      	bne.n	80016d2 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
        if (remaining_steps > 0) {
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d004      	beq.n	80016b8 <HAL_TIM_PWM_PulseFinishedCallback+0x24>
            remaining_steps--; //    
 80016ae:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	4a0a      	ldr	r2, [pc, #40]	@ (80016e0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80016b6:	6013      	str	r3, [r2, #0]
        }

        if (remaining_steps == 0) {
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d108      	bne.n	80016d2 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
            //     PWM 
            HAL_TIM_PWM_Stop_IT(p_htim1, TIM_CHANNEL_1);
 80016c0:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2100      	movs	r1, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f003 fbe0 	bl	8004e8c <HAL_TIM_PWM_Stop_IT>
            is_busy = 0;
 80016cc:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40010000 	.word	0x40010000
 80016e0:	2000026c 	.word	0x2000026c
 80016e4:	20000268 	.word	0x20000268
 80016e8:	20000270 	.word	0x20000270

080016ec <Relay_Init>:
 * @brief Initialize relay control
 * SVON: Active LOW (LOW=ON, HIGH=OFF)
 * EMG: Active LOW, B (LOW=, HIGH=)
 */
void Relay_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
    // Default state: Servo OFF, EMG released ( )
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_SET);   // SVON OFF (Active LOW)
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016f6:	4805      	ldr	r0, [pc, #20]	@ (800170c <Relay_Init+0x20>)
 80016f8:	f002 fc92 	bl	8004020 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMG_PORT, EMG_PIN_CTRL, GPIO_PIN_SET);     // EMG  ()
 80016fc:	2201      	movs	r2, #1
 80016fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001702:	4802      	ldr	r0, [pc, #8]	@ (800170c <Relay_Init+0x20>)
 8001704:	f002 fc8c 	bl	8004020 <HAL_GPIO_WritePin>
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40020c00 	.word	0x40020c00

08001710 <Relay_ServoOn>:

/**
 * @brief Turn servo ON (Active LOW: LOW=ON)
 */
void Relay_ServoOn(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_RESET); // LOW = Servo ON
 8001714:	2200      	movs	r2, #0
 8001716:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800171a:	4802      	ldr	r0, [pc, #8]	@ (8001724 <Relay_ServoOn+0x14>)
 800171c:	f002 fc80 	bl	8004020 <HAL_GPIO_WritePin>
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40020c00 	.word	0x40020c00

08001728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b10      	ldr	r3, [pc, #64]	@ (8001774 <HAL_MspInit+0x4c>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001736:	4a0f      	ldr	r2, [pc, #60]	@ (8001774 <HAL_MspInit+0x4c>)
 8001738:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800173c:	6453      	str	r3, [r2, #68]	@ 0x44
 800173e:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <HAL_MspInit+0x4c>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001742:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <HAL_MspInit+0x4c>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <HAL_MspInit+0x4c>)
 8001754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001758:	6413      	str	r3, [r2, #64]	@ 0x40
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_MspInit+0x4c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40023800 	.word	0x40023800

08001778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <NMI_Handler+0x4>

08001780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <HardFault_Handler+0x4>

08001788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <MemManage_Handler+0x4>

08001790 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <BusFault_Handler+0x4>

08001798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <UsageFault_Handler+0x4>

080017a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017d0:	f000 fd08 	bl	80021e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  interrupt_flag = 1;
 80017d4:	4b02      	ldr	r3, [pc, #8]	@ (80017e0 <SysTick_Handler+0x14>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000271 	.word	0x20000271

080017e4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017e8:	4802      	ldr	r0, [pc, #8]	@ (80017f4 <TIM1_CC_IRQHandler+0x10>)
 80017ea:	f003 fd41 	bl	8005270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000278 	.word	0x20000278

080017f8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <ETH_IRQHandler+0x10>)
 80017fe:	f001 fb5d 	bl	8002ebc <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20004eb4 	.word	0x20004eb4

0800180c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return 1;
 8001810:	2301      	movs	r3, #1
}
 8001812:	4618      	mov	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <_kill>:

int _kill(int pid, int sig)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001826:	4b05      	ldr	r3, [pc, #20]	@ (800183c <_kill+0x20>)
 8001828:	2216      	movs	r2, #22
 800182a:	601a      	str	r2, [r3, #0]
  return -1;
 800182c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	2000d65c 	.word	0x2000d65c

08001840 <_exit>:

void _exit (int status)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ffe5 	bl	800181c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001852:	bf00      	nop
 8001854:	e7fd      	b.n	8001852 <_exit+0x12>

08001856 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b086      	sub	sp, #24
 800185a:	af00      	add	r7, sp, #0
 800185c:	60f8      	str	r0, [r7, #12]
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	e00a      	b.n	800187e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001868:	f3af 8000 	nop.w
 800186c:	4601      	mov	r1, r0
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	60ba      	str	r2, [r7, #8]
 8001874:	b2ca      	uxtb	r2, r1
 8001876:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3301      	adds	r3, #1
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	429a      	cmp	r2, r3
 8001884:	dbf0      	blt.n	8001868 <_read+0x12>
  }

  return len;
 8001886:	687b      	ldr	r3, [r7, #4]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	e009      	b.n	80018b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	1c5a      	adds	r2, r3, #1
 80018a6:	60ba      	str	r2, [r7, #8]
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff fe58 	bl	8001560 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	3301      	adds	r3, #1
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	dbf1      	blt.n	80018a2 <_write+0x12>
  }
  return len;
 80018be:	687b      	ldr	r3, [r7, #4]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <_close>:

int _close(int file)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018f0:	605a      	str	r2, [r3, #4]
  return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <_isatty>:

int _isatty(int file)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001908:	2301      	movs	r3, #1
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001916:	b480      	push	{r7}
 8001918:	b085      	sub	sp, #20
 800191a:	af00      	add	r7, sp, #0
 800191c:	60f8      	str	r0, [r7, #12]
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	3714      	adds	r7, #20
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001930:	b480      	push	{r7}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001938:	4a14      	ldr	r2, [pc, #80]	@ (800198c <_sbrk+0x5c>)
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <_sbrk+0x60>)
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001944:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800194c:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <_sbrk+0x64>)
 800194e:	4a12      	ldr	r2, [pc, #72]	@ (8001998 <_sbrk+0x68>)
 8001950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001952:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <_sbrk+0x64>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	429a      	cmp	r2, r3
 800195e:	d205      	bcs.n	800196c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001960:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <_sbrk+0x6c>)
 8001962:	220c      	movs	r2, #12
 8001964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
 800196a:	e009      	b.n	8001980 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	4a06      	ldr	r2, [pc, #24]	@ (8001994 <_sbrk+0x64>)
 800197c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197e:	68fb      	ldr	r3, [r7, #12]
}
 8001980:	4618      	mov	r0, r3
 8001982:	371c      	adds	r7, #28
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	20030000 	.word	0x20030000
 8001990:	00001000 	.word	0x00001000
 8001994:	20000274 	.word	0x20000274
 8001998:	2000d670 	.word	0x2000d670
 800199c:	2000d65c 	.word	0x2000d65c

080019a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019a4:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <SystemInit+0x20>)
 80019a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019aa:	4a05      	ldr	r2, [pc, #20]	@ (80019c0 <SystemInit+0x20>)
 80019ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b096      	sub	sp, #88	@ 0x58
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ca:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
 80019f0:	611a      	str	r2, [r3, #16]
 80019f2:	615a      	str	r2, [r3, #20]
 80019f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	2220      	movs	r2, #32
 80019fa:	2100      	movs	r1, #0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f00a fc6d 	bl	800c2dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a02:	4b4c      	ldr	r3, [pc, #304]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a04:	4a4c      	ldr	r2, [pc, #304]	@ (8001b38 <MX_TIM1_Init+0x174>)
 8001a06:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 8001a08:	4b4a      	ldr	r3, [pc, #296]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a0a:	22d7      	movs	r2, #215	@ 0xd7
 8001a0c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0e:	4b49      	ldr	r3, [pc, #292]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8001a14:	4b47      	ldr	r3, [pc, #284]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a16:	2209      	movs	r2, #9
 8001a18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1a:	4b46      	ldr	r3, [pc, #280]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a20:	4b44      	ldr	r3, [pc, #272]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a26:	4b43      	ldr	r3, [pc, #268]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a2c:	4841      	ldr	r0, [pc, #260]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a2e:	f003 f84d 	bl	8004acc <HAL_TIM_Base_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001a38:	f7ff fda4 	bl	8001584 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a40:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a42:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a46:	4619      	mov	r1, r3
 8001a48:	483a      	ldr	r0, [pc, #232]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a4a:	f003 fdc3 	bl	80055d4 <HAL_TIM_ConfigClockSource>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001a54:	f7ff fd96 	bl	8001584 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a58:	4836      	ldr	r0, [pc, #216]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a5a:	f003 f886 	bl	8004b6a <HAL_TIM_PWM_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a64:	f7ff fd8e 	bl	8001584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a70:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a74:	4619      	mov	r1, r3
 8001a76:	482f      	ldr	r0, [pc, #188]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001a78:	f004 f9b2 	bl	8005de0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001a82:	f7ff fd7f 	bl	8001584 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a86:	2360      	movs	r3, #96	@ 0x60
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 5;
 8001a8a:	2305      	movs	r3, #5
 8001a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a92:	2300      	movs	r3, #0
 8001a94:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4822      	ldr	r0, [pc, #136]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001aac:	f003 fcd0 	bl	8005450 <HAL_TIM_PWM_ConfigChannel>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001ab6:	f7ff fd65 	bl	8001584 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8001aba:	4b1e      	ldr	r3, [pc, #120]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	699a      	ldr	r2, [r3, #24]
 8001ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 0208 	bic.w	r2, r2, #8
 8001ac8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ace:	2204      	movs	r2, #4
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4818      	ldr	r0, [pc, #96]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001ad4:	f003 fcbc 	bl	8005450 <HAL_TIM_PWM_ConfigChannel>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8001ade:	f7ff fd51 	bl	8001584 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8001ae2:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	699a      	ldr	r2, [r3, #24]
 8001ae8:	4b12      	ldr	r3, [pc, #72]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001af0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b0a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	4619      	mov	r1, r3
 8001b14:	4807      	ldr	r0, [pc, #28]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001b16:	f004 f9df 	bl	8005ed8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8001b20:	f7ff fd30 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b24:	4803      	ldr	r0, [pc, #12]	@ (8001b34 <MX_TIM1_Init+0x170>)
 8001b26:	f000 f8cd 	bl	8001cc4 <HAL_TIM_MspPostInit>

}
 8001b2a:	bf00      	nop
 8001b2c:	3758      	adds	r7, #88	@ 0x58
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000278 	.word	0x20000278
 8001b38:	40010000 	.word	0x40010000

08001b3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08c      	sub	sp, #48	@ 0x30
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	2224      	movs	r2, #36	@ 0x24
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f00a fbc6 	bl	800c2dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b50:	1d3b      	adds	r3, r7, #4
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b58:	4b20      	ldr	r3, [pc, #128]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001b5a:	4a21      	ldr	r2, [pc, #132]	@ (8001be0 <MX_TIM4_Init+0xa4>)
 8001b5c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b64:	4b1d      	ldr	r3, [pc, #116]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001b6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b70:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b72:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b78:	4b18      	ldr	r3, [pc, #96]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b86:	2301      	movs	r3, #1
 8001b88:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b92:	2300      	movs	r3, #0
 8001b94:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b96:	2301      	movs	r3, #1
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001ba2:	f107 030c 	add.w	r3, r7, #12
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001baa:	f003 fa2d 	bl	8005008 <HAL_TIM_Encoder_Init>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001bb4:	f7ff fce6 	bl	8001584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	@ (8001bdc <MX_TIM4_Init+0xa0>)
 8001bc6:	f004 f90b 	bl	8005de0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001bd0:	f7ff fcd8 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001bd4:	bf00      	nop
 8001bd6:	3730      	adds	r7, #48	@ 0x30
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	200002c0 	.word	0x200002c0
 8001be0:	40000800 	.word	0x40000800

08001be4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8001c2c <HAL_TIM_Base_MspInit+0x48>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d115      	bne.n	8001c22 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_TIM_Base_MspInit+0x4c>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8001c30 <HAL_TIM_Base_MspInit+0x4c>)
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c06:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <HAL_TIM_Base_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2101      	movs	r1, #1
 8001c16:	201b      	movs	r0, #27
 8001c18:	f000 fe75 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001c1c:	201b      	movs	r0, #27
 8001c1e:	f000 fe8e 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	40023800 	.word	0x40023800

08001c34 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a19      	ldr	r2, [pc, #100]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d12c      	bne.n	8001cb0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x88>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	4a17      	ldr	r2, [pc, #92]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x88>)
 8001c60:	f043 0304 	orr.w	r3, r3, #4
 8001c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x88>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x88>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	4a10      	ldr	r2, [pc, #64]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x88>)
 8001c7c:	f043 0308 	orr.w	r3, r3, #8
 8001c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c82:	4b0e      	ldr	r3, [pc, #56]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x88>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c8e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001c92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001cac:	f001 fff4 	bl	8003c98 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3728      	adds	r7, #40	@ 0x28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40000800 	.word	0x40000800
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020c00 	.word	0x40020c00

08001cc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 030c 	add.w	r3, r7, #12
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a12      	ldr	r2, [pc, #72]	@ (8001d2c <HAL_TIM_MspPostInit+0x68>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d11e      	bne.n	8001d24 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <HAL_TIM_MspPostInit+0x6c>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a10      	ldr	r2, [pc, #64]	@ (8001d30 <HAL_TIM_MspPostInit+0x6c>)
 8001cf0:	f043 0310 	orr.w	r3, r3, #16
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <HAL_TIM_MspPostInit+0x6c>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f003 0310 	and.w	r3, r3, #16
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001d02:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001d06:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d14:	2301      	movs	r3, #1
 8001d16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <HAL_TIM_MspPostInit+0x70>)
 8001d20:	f001 ffba 	bl	8003c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d24:	bf00      	nop
 8001d26:	3720      	adds	r7, #32
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40010000 	.word	0x40010000
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40021000 	.word	0x40021000

08001d38 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d3c:	4b11      	ldr	r3, [pc, #68]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d3e:	4a12      	ldr	r2, [pc, #72]	@ (8001d88 <MX_USART1_UART_Init+0x50>)
 8001d40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d42:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d50:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d56:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d5c:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d5e:	220c      	movs	r2, #12
 8001d60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d62:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d68:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d6e:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <MX_USART1_UART_Init+0x4c>)
 8001d70:	f004 f918 	bl	8005fa4 <HAL_UART_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d7a:	f7ff fc03 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000308 	.word	0x20000308
 8001d88:	40011000 	.word	0x40011000

08001d8c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d90:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001d92:	4a12      	ldr	r2, [pc, #72]	@ (8001ddc <MX_USART3_UART_Init+0x50>)
 8001d94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d96:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001daa:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001db0:	4b09      	ldr	r3, [pc, #36]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001db2:	220c      	movs	r2, #12
 8001db4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db6:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001dc2:	4805      	ldr	r0, [pc, #20]	@ (8001dd8 <MX_USART3_UART_Init+0x4c>)
 8001dc4:	f004 f8ee 	bl	8005fa4 <HAL_UART_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001dce:	f7ff fbd9 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000350 	.word	0x20000350
 8001ddc:	40004800 	.word	0x40004800

08001de0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08c      	sub	sp, #48	@ 0x30
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de8:	f107 031c 	add.w	r3, r7, #28
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a33      	ldr	r2, [pc, #204]	@ (8001ecc <HAL_UART_MspInit+0xec>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d12d      	bne.n	8001e5e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
 8001e06:	4b32      	ldr	r3, [pc, #200]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0a:	4a31      	ldr	r2, [pc, #196]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e0c:	f043 0310 	orr.w	r3, r3, #16
 8001e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e12:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	f003 0310 	and.w	r3, r3, #16
 8001e1a:	61bb      	str	r3, [r7, #24]
 8001e1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4b28      	ldr	r3, [pc, #160]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	617b      	str	r3, [r7, #20]
 8001e38:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e3a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e4c:	2307      	movs	r3, #7
 8001e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e50:	f107 031c 	add.w	r3, r7, #28
 8001e54:	4619      	mov	r1, r3
 8001e56:	481f      	ldr	r0, [pc, #124]	@ (8001ed4 <HAL_UART_MspInit+0xf4>)
 8001e58:	f001 ff1e 	bl	8003c98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001e5c:	e031      	b.n	8001ec2 <HAL_UART_MspInit+0xe2>
  else if(uartHandle->Instance==USART3)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a1d      	ldr	r2, [pc, #116]	@ (8001ed8 <HAL_UART_MspInit+0xf8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d12c      	bne.n	8001ec2 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e68:	2300      	movs	r3, #0
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	4a17      	ldr	r2, [pc, #92]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e78:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e84:	2300      	movs	r3, #0
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8c:	4a10      	ldr	r2, [pc, #64]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e8e:	f043 0308 	orr.w	r3, r3, #8
 8001e92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <HAL_UART_MspInit+0xf0>)
 8001e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e98:	f003 0308 	and.w	r3, r3, #8
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001ea0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb6:	f107 031c 	add.w	r3, r7, #28
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4807      	ldr	r0, [pc, #28]	@ (8001edc <HAL_UART_MspInit+0xfc>)
 8001ebe:	f001 feeb 	bl	8003c98 <HAL_GPIO_Init>
}
 8001ec2:	bf00      	nop
 8001ec4:	3730      	adds	r7, #48	@ 0x30
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40020000 	.word	0x40020000
 8001ed8:	40004800 	.word	0x40004800
 8001edc:	40020c00 	.word	0x40020c00

08001ee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
 	  ldr   sp, =_estack       /* set stack pointer */
 8001ee0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f18 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ee4:	f7ff fd5c 	bl	80019a0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ee8:	480c      	ldr	r0, [pc, #48]	@ (8001f1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eea:	490d      	ldr	r1, [pc, #52]	@ (8001f20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001eec:	4a0d      	ldr	r2, [pc, #52]	@ (8001f24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef0:	e002      	b.n	8001ef8 <LoopCopyDataInit>

08001ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ef6:	3304      	adds	r3, #4

08001ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001efc:	d3f9      	bcc.n	8001ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001efe:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f00:	4c0a      	ldr	r4, [pc, #40]	@ (8001f2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f04:	e001      	b.n	8001f0a <LoopFillZerobss>

08001f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f08:	3204      	adds	r2, #4

08001f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f0c:	d3fb      	bcc.n	8001f06 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f0e:	f00a fa37 	bl	800c380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f12:	f7ff f9db 	bl	80012cc <main>
  bx  lr    
 8001f16:	4770      	bx	lr
 	  ldr   sp, =_estack       /* set stack pointer */
 8001f18:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f20:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001f24:	0800fab0 	.word	0x0800fab0
  ldr r2, =_sbss
 8001f28:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001f2c:	2000d66c 	.word	0x2000d66c

08001f30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f30:	e7fe      	b.n	8001f30 <ADC_IRQHandler>

08001f32 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
 8001f3a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00b      	beq.n	8001f5a <LAN8742_RegisterBusIO+0x28>
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d007      	beq.n	8001f5a <LAN8742_RegisterBusIO+0x28>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <LAN8742_RegisterBusIO+0x28>
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d102      	bne.n	8001f60 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	e014      	b.n	8001f8a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68da      	ldr	r2, [r3, #12]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b086      	sub	sp, #24
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d139      	bne.n	8002026 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d002      	beq.n	8001fc0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	e01c      	b.n	8002006 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	695b      	ldr	r3, [r3, #20]
 8001fd0:	f107 020c 	add.w	r2, r7, #12
 8001fd4:	2112      	movs	r1, #18
 8001fd6:	6978      	ldr	r0, [r7, #20]
 8001fd8:	4798      	blx	r3
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	da03      	bge.n	8001fe8 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001fe0:	f06f 0304 	mvn.w	r3, #4
 8001fe4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001fe6:	e00b      	b.n	8002000 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f003 031f 	and.w	r3, r3, #31
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d105      	bne.n	8002000 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
         break;
 8001ffe:	e005      	b.n	800200c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	3301      	adds	r3, #1
 8002004:	617b      	str	r3, [r7, #20]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2b1f      	cmp	r3, #31
 800200a:	d9df      	bls.n	8001fcc <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b1f      	cmp	r3, #31
 8002012:	d902      	bls.n	800201a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002014:	f06f 0302 	mvn.w	r3, #2
 8002018:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002026:	693b      	ldr	r3, [r7, #16]
 }
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	6810      	ldr	r0, [r2, #0]
 8002044:	f107 020c 	add.w	r2, r7, #12
 8002048:	2101      	movs	r1, #1
 800204a:	4798      	blx	r3
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	da02      	bge.n	8002058 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002052:	f06f 0304 	mvn.w	r3, #4
 8002056:	e06e      	b.n	8002136 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	6810      	ldr	r0, [r2, #0]
 8002060:	f107 020c 	add.w	r2, r7, #12
 8002064:	2101      	movs	r1, #1
 8002066:	4798      	blx	r3
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	da02      	bge.n	8002074 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800206e:	f06f 0304 	mvn.w	r3, #4
 8002072:	e060      	b.n	8002136 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800207e:	2301      	movs	r3, #1
 8002080:	e059      	b.n	8002136 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6810      	ldr	r0, [r2, #0]
 800208a:	f107 020c 	add.w	r2, r7, #12
 800208e:	2100      	movs	r1, #0
 8002090:	4798      	blx	r3
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	da02      	bge.n	800209e <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002098:	f06f 0304 	mvn.w	r3, #4
 800209c:	e04b      	b.n	8002136 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d11b      	bne.n	80020e0 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d006      	beq.n	80020c0 <LAN8742_GetLinkState+0x90>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80020bc:	2302      	movs	r3, #2
 80020be:	e03a      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e033      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80020d8:	2304      	movs	r3, #4
 80020da:	e02c      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80020dc:	2305      	movs	r3, #5
 80020de:	e02a      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	695b      	ldr	r3, [r3, #20]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6810      	ldr	r0, [r2, #0]
 80020e8:	f107 020c 	add.w	r2, r7, #12
 80020ec:	211f      	movs	r1, #31
 80020ee:	4798      	blx	r3
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	da02      	bge.n	80020fc <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80020f6:	f06f 0304 	mvn.w	r3, #4
 80020fa:	e01c      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002106:	2306      	movs	r3, #6
 8002108:	e015      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f003 031c 	and.w	r3, r3, #28
 8002110:	2b18      	cmp	r3, #24
 8002112:	d101      	bne.n	8002118 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002114:	2302      	movs	r3, #2
 8002116:	e00e      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f003 031c 	and.w	r3, r3, #28
 800211e:	2b08      	cmp	r3, #8
 8002120:	d101      	bne.n	8002126 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002122:	2303      	movs	r3, #3
 8002124:	e007      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f003 031c 	and.w	r3, r3, #28
 800212c:	2b14      	cmp	r3, #20
 800212e:	d101      	bne.n	8002134 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002130:	2304      	movs	r3, #4
 8002132:	e000      	b.n	8002136 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002134:	2305      	movs	r3, #5
    }
  }
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002144:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <HAL_Init+0x40>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a0d      	ldr	r2, [pc, #52]	@ (8002180 <HAL_Init+0x40>)
 800214a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800214e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002150:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <HAL_Init+0x40>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a0a      	ldr	r2, [pc, #40]	@ (8002180 <HAL_Init+0x40>)
 8002156:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800215a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800215c:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <HAL_Init+0x40>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a07      	ldr	r2, [pc, #28]	@ (8002180 <HAL_Init+0x40>)
 8002162:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002166:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002168:	2003      	movs	r0, #3
 800216a:	f000 fbc1 	bl	80028f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800216e:	2000      	movs	r0, #0
 8002170:	f000 f808 	bl	8002184 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002174:	f7ff fad8 	bl	8001728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40023c00 	.word	0x40023c00

08002184 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800218c:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_InitTick+0x54>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <HAL_InitTick+0x58>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	4619      	mov	r1, r3
 8002196:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800219a:	fbb3 f3f1 	udiv	r3, r3, r1
 800219e:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fbd9 	bl	800295a <HAL_SYSTICK_Config>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00e      	b.n	80021d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b0f      	cmp	r3, #15
 80021b6:	d80a      	bhi.n	80021ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021b8:	2200      	movs	r2, #0
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	f04f 30ff 	mov.w	r0, #4294967295
 80021c0:	f000 fba1 	bl	8002906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021c4:	4a06      	ldr	r2, [pc, #24]	@ (80021e0 <HAL_InitTick+0x5c>)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
 80021cc:	e000      	b.n	80021d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000000 	.word	0x20000000
 80021dc:	20000008 	.word	0x20000008
 80021e0:	20000004 	.word	0x20000004

080021e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021e8:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <HAL_IncTick+0x20>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	461a      	mov	r2, r3
 80021ee:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <HAL_IncTick+0x24>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4413      	add	r3, r2
 80021f4:	4a04      	ldr	r2, [pc, #16]	@ (8002208 <HAL_IncTick+0x24>)
 80021f6:	6013      	str	r3, [r2, #0]
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	20000008 	.word	0x20000008
 8002208:	20000398 	.word	0x20000398

0800220c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  return uwTick;
 8002210:	4b03      	ldr	r3, [pc, #12]	@ (8002220 <HAL_GetTick+0x14>)
 8002212:	681b      	ldr	r3, [r3, #0]
}
 8002214:	4618      	mov	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20000398 	.word	0x20000398

08002224 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800222c:	f7ff ffee 	bl	800220c <HAL_GetTick>
 8002230:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800223c:	d005      	beq.n	800224a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800223e:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <HAL_Delay+0x44>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4413      	add	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800224a:	bf00      	nop
 800224c:	f7ff ffde 	bl	800220c <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	429a      	cmp	r2, r3
 800225a:	d8f7      	bhi.n	800224c <HAL_Delay+0x28>
  {
  }
}
 800225c:	bf00      	nop
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000008 	.word	0x20000008

0800226c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002274:	2300      	movs	r3, #0
 8002276:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e033      	b.n	80022ea <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002286:	2b00      	cmp	r3, #0
 8002288:	d109      	bne.n	800229e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7fe fe84 	bl	8000f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f003 0310 	and.w	r3, r3, #16
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d118      	bne.n	80022dc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022b2:	f023 0302 	bic.w	r3, r3, #2
 80022b6:	f043 0202 	orr.w	r2, r3, #2
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f94a 	bl	8002558 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	f023 0303 	bic.w	r3, r3, #3
 80022d2:	f043 0201 	orr.w	r2, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80022da:	e001      	b.n	80022e0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
	...

080022f4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x1c>
 800230c:	2302      	movs	r3, #2
 800230e:	e113      	b.n	8002538 <HAL_ADC_ConfigChannel+0x244>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b09      	cmp	r3, #9
 800231e:	d925      	bls.n	800236c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68d9      	ldr	r1, [r3, #12]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	b29b      	uxth	r3, r3
 800232c:	461a      	mov	r2, r3
 800232e:	4613      	mov	r3, r2
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	4413      	add	r3, r2
 8002334:	3b1e      	subs	r3, #30
 8002336:	2207      	movs	r2, #7
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43da      	mvns	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	400a      	ands	r2, r1
 8002344:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68d9      	ldr	r1, [r3, #12]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	b29b      	uxth	r3, r3
 8002356:	4618      	mov	r0, r3
 8002358:	4603      	mov	r3, r0
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4403      	add	r3, r0
 800235e:	3b1e      	subs	r3, #30
 8002360:	409a      	lsls	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	e022      	b.n	80023b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6919      	ldr	r1, [r3, #16]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	b29b      	uxth	r3, r3
 8002378:	461a      	mov	r2, r3
 800237a:	4613      	mov	r3, r2
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	4413      	add	r3, r2
 8002380:	2207      	movs	r2, #7
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43da      	mvns	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	400a      	ands	r2, r1
 800238e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6919      	ldr	r1, [r3, #16]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	4618      	mov	r0, r3
 80023a2:	4603      	mov	r3, r0
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	4403      	add	r3, r0
 80023a8:	409a      	lsls	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d824      	bhi.n	8002404 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	3b05      	subs	r3, #5
 80023cc:	221f      	movs	r2, #31
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43da      	mvns	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	400a      	ands	r2, r1
 80023da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	4618      	mov	r0, r3
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	4613      	mov	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	4413      	add	r3, r2
 80023f4:	3b05      	subs	r3, #5
 80023f6:	fa00 f203 	lsl.w	r2, r0, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	430a      	orrs	r2, r1
 8002400:	635a      	str	r2, [r3, #52]	@ 0x34
 8002402:	e04c      	b.n	800249e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2b0c      	cmp	r3, #12
 800240a:	d824      	bhi.n	8002456 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	3b23      	subs	r3, #35	@ 0x23
 800241e:	221f      	movs	r2, #31
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43da      	mvns	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	400a      	ands	r2, r1
 800242c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	b29b      	uxth	r3, r3
 800243a:	4618      	mov	r0, r3
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	3b23      	subs	r3, #35	@ 0x23
 8002448:	fa00 f203 	lsl.w	r2, r0, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	631a      	str	r2, [r3, #48]	@ 0x30
 8002454:	e023      	b.n	800249e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	3b41      	subs	r3, #65	@ 0x41
 8002468:	221f      	movs	r2, #31
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	43da      	mvns	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	400a      	ands	r2, r1
 8002476:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	b29b      	uxth	r3, r3
 8002484:	4618      	mov	r0, r3
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	4613      	mov	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	3b41      	subs	r3, #65	@ 0x41
 8002492:	fa00 f203 	lsl.w	r2, r0, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800249e:	4b29      	ldr	r3, [pc, #164]	@ (8002544 <HAL_ADC_ConfigChannel+0x250>)
 80024a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a28      	ldr	r2, [pc, #160]	@ (8002548 <HAL_ADC_ConfigChannel+0x254>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d10f      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x1d8>
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b12      	cmp	r3, #18
 80024b2:	d10b      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002548 <HAL_ADC_ConfigChannel+0x254>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d12b      	bne.n	800252e <HAL_ADC_ConfigChannel+0x23a>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a1c      	ldr	r2, [pc, #112]	@ (800254c <HAL_ADC_ConfigChannel+0x258>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d003      	beq.n	80024e8 <HAL_ADC_ConfigChannel+0x1f4>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b11      	cmp	r3, #17
 80024e6:	d122      	bne.n	800252e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a11      	ldr	r2, [pc, #68]	@ (800254c <HAL_ADC_ConfigChannel+0x258>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d111      	bne.n	800252e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800250a:	4b11      	ldr	r3, [pc, #68]	@ (8002550 <HAL_ADC_ConfigChannel+0x25c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a11      	ldr	r2, [pc, #68]	@ (8002554 <HAL_ADC_ConfigChannel+0x260>)
 8002510:	fba2 2303 	umull	r2, r3, r2, r3
 8002514:	0c9a      	lsrs	r2, r3, #18
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002520:	e002      	b.n	8002528 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	3b01      	subs	r3, #1
 8002526:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f9      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	40012300 	.word	0x40012300
 8002548:	40012000 	.word	0x40012000
 800254c:	10000012 	.word	0x10000012
 8002550:	20000000 	.word	0x20000000
 8002554:	431bde83 	.word	0x431bde83

08002558 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002560:	4b79      	ldr	r3, [pc, #484]	@ (8002748 <ADC_Init+0x1f0>)
 8002562:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	431a      	orrs	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800258c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6859      	ldr	r1, [r3, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	021a      	lsls	r2, r3, #8
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80025b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6899      	ldr	r1, [r3, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ea:	4a58      	ldr	r2, [pc, #352]	@ (800274c <ADC_Init+0x1f4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d022      	beq.n	8002636 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6899      	ldr	r1, [r3, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002620:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	6899      	ldr	r1, [r3, #8]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	609a      	str	r2, [r3, #8]
 8002634:	e00f      	b.n	8002656 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002644:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002654:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0202 	bic.w	r2, r2, #2
 8002664:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6899      	ldr	r1, [r3, #8]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	7e1b      	ldrb	r3, [r3, #24]
 8002670:	005a      	lsls	r2, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d01b      	beq.n	80026bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002692:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80026a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6859      	ldr	r1, [r3, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	3b01      	subs	r3, #1
 80026b0:	035a      	lsls	r2, r3, #13
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	605a      	str	r2, [r3, #4]
 80026ba:	e007      	b.n	80026cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026ca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80026da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	051a      	lsls	r2, r3, #20
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002700:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6899      	ldr	r1, [r3, #8]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800270e:	025a      	lsls	r2, r3, #9
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	430a      	orrs	r2, r1
 8002716:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002726:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6899      	ldr	r1, [r3, #8]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	029a      	lsls	r2, r3, #10
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	430a      	orrs	r2, r1
 800273a:	609a      	str	r2, [r3, #8]
}
 800273c:	bf00      	nop
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	40012300 	.word	0x40012300
 800274c:	0f000001 	.word	0x0f000001

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4907      	ldr	r1, [pc, #28]	@ (80027ec <__NVIC_EnableIRQ+0x38>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	@ (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	@ (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002844:	b480      	push	{r7}
 8002846:	b089      	sub	sp, #36	@ 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f1c3 0307 	rsb	r3, r3, #7
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf28      	it	cs
 8002862:	2304      	movcs	r3, #4
 8002864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3304      	adds	r3, #4
 800286a:	2b06      	cmp	r3, #6
 800286c:	d902      	bls.n	8002874 <NVIC_EncodePriority+0x30>
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3b03      	subs	r3, #3
 8002872:	e000      	b.n	8002876 <NVIC_EncodePriority+0x32>
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43da      	mvns	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	401a      	ands	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800288c:	f04f 31ff 	mov.w	r1, #4294967295
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	43d9      	mvns	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	4313      	orrs	r3, r2
         );
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3724      	adds	r7, #36	@ 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028bc:	d301      	bcc.n	80028c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028be:	2301      	movs	r3, #1
 80028c0:	e00f      	b.n	80028e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c2:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <SysTick_Config+0x40>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ca:	210f      	movs	r1, #15
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	f7ff ff8e 	bl	80027f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d4:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <SysTick_Config+0x40>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028da:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <SysTick_Config+0x40>)
 80028dc:	2207      	movs	r2, #7
 80028de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	e000e010 	.word	0xe000e010

080028f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff ff29 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002918:	f7ff ff3e 	bl	8002798 <__NVIC_GetPriorityGrouping>
 800291c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f7ff ff8e 	bl	8002844 <NVIC_EncodePriority>
 8002928:	4602      	mov	r2, r0
 800292a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff5d 	bl	80027f0 <__NVIC_SetPriority>
}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	4603      	mov	r3, r0
 8002946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff31 	bl	80027b4 <__NVIC_EnableIRQ>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ffa2 	bl	80028ac <SysTick_Config>
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
	...

08002974 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e08a      	b.n	8002a9c <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800298c:	2b00      	cmp	r3, #0
 800298e:	d106      	bne.n	800299e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2220      	movs	r2, #32
 8002994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f004 f9b1 	bl	8006d00 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	4b40      	ldr	r3, [pc, #256]	@ (8002aa4 <HAL_ETH_Init+0x130>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a6:	4a3f      	ldr	r2, [pc, #252]	@ (8002aa4 <HAL_ETH_Init+0x130>)
 80029a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ae:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa4 <HAL_ETH_Init+0x130>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029b6:	60bb      	str	r3, [r7, #8]
 80029b8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80029ba:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa8 <HAL_ETH_Init+0x134>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	4a3a      	ldr	r2, [pc, #232]	@ (8002aa8 <HAL_ETH_Init+0x134>)
 80029c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80029c4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80029c6:	4b38      	ldr	r3, [pc, #224]	@ (8002aa8 <HAL_ETH_Init+0x134>)
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	4936      	ldr	r1, [pc, #216]	@ (8002aa8 <HAL_ETH_Init+0x134>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80029d4:	4b34      	ldr	r3, [pc, #208]	@ (8002aa8 <HAL_ETH_Init+0x134>)
 80029d6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029f0:	f7ff fc0c 	bl	800220c <HAL_GetTick>
 80029f4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80029f6:	e011      	b.n	8002a1c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80029f8:	f7ff fc08 	bl	800220c <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a06:	d909      	bls.n	8002a1c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2204      	movs	r2, #4
 8002a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	22e0      	movs	r2, #224	@ 0xe0
 8002a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e03f      	b.n	8002a9c <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1e4      	bne.n	80029f8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 fe74 	bl	800371c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 ff1f 	bl	8003878 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 ff75 	bl	800392a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	461a      	mov	r2, r3
 8002a46:	2100      	movs	r1, #0
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 fedd 	bl	8003808 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002a5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6812      	ldr	r2, [r2, #0]
 8002a6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a6e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a72:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002a86:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2210      	movs	r2, #16
 8002a96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	40013800 	.word	0x40013800

08002aac <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aba:	2b10      	cmp	r3, #16
 8002abc:	d161      	bne.n	8002b82 <HAL_ETH_Start_IT+0xd6>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2204      	movs	r2, #4
 8002ad0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f96d 	bl	8002db2 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f7ff fb9f 	bl	8002224 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b00:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b04:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	f043 0302 	orr.w	r3, r3, #2
 8002b18:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b1c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 fc98 	bl	8003454 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0208 	orr.w	r2, r2, #8
 8002b32:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	f7ff fb71 	bl	8002224 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f042 0204 	orr.w	r2, r2, #4
 8002b58:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b62:	69db      	ldr	r3, [r3, #28]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6812      	ldr	r2, [r2, #0]
 8002b68:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 8002b6c:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 8002b70:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b74:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2240      	movs	r2, #64	@ 0x40
 8002b7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e000      	b.n	8002b84 <HAL_ETH_Start_IT+0xd8>
  }
  else
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
  }
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b9a:	2b40      	cmp	r3, #64	@ 0x40
 8002b9c:	d170      	bne.n	8002c80 <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 8002bb8:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 8002bbc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bc0:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002bd4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bd8:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	f023 0302 	bic.w	r3, r3, #2
 8002bec:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bf0:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0204 	bic.w	r2, r2, #4
 8002c00:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f7ff fb0a 	bl	8002224 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 fc1b 	bl	8003454 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0208 	bic.w	r2, r2, #8
 8002c2c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c36:	2001      	movs	r0, #1
 8002c38:	f7ff faf4 	bl	8002224 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	e00e      	b.n	8002c68 <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	3212      	adds	r2, #18
 8002c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c54:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3301      	adds	r3, #1
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d9ed      	bls.n	8002c4a <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2210      	movs	r2, #16
 8002c78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	e000      	b.n	8002c82 <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
  }
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3718      	adds	r7, #24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b086      	sub	sp, #24
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	60f8      	str	r0, [r7, #12]
 8002c92:	60b9      	str	r1, [r7, #8]
 8002c94:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d109      	bne.n	8002cb0 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca2:	f043 0201 	orr.w	r2, r3, #1
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e07c      	b.n	8002daa <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cb6:	2b40      	cmp	r3, #64	@ 0x40
 8002cb8:	d176      	bne.n	8002da8 <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fea2 	bl	8003a08 <ETH_Prepare_Tx_Descriptors>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d009      	beq.n	8002cde <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd0:	f043 0202 	orr.w	r2, r3, #2
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e065      	b.n	8002daa <HAL_ETH_Transmit+0x120>
  __ASM volatile ("dsb 0xF":::"memory");
 8002cde:	f3bf 8f4f 	dsb	sy
}
 8002ce2:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	3206      	adds	r2, #6
 8002cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf0:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf6:	1c5a      	adds	r2, r3, #1
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	d904      	bls.n	8002d0e <HAL_ETH_Transmit+0x84>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d08:	1f1a      	subs	r2, r3, #4
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	3106      	adds	r1, #6
 8002d1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002d1e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d22:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8002d24:	f7ff fa72 	bl	800220c <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002d2a:	e037      	b.n	8002d9c <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d011      	beq.n	8002d62 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d44:	f043 0208 	orr.w	r2, r3, #8
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d56:	695a      	ldr	r2, [r3, #20]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e023      	b.n	8002daa <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d68:	d018      	beq.n	8002d9c <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d6a:	f7ff fa4f 	bl	800220c <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d302      	bcc.n	8002d80 <HAL_ETH_Transmit+0xf6>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10d      	bne.n	8002d9c <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	f043 0204 	orr.w	r2, r3, #4
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8002d96:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e006      	b.n	8002daa <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	dbc3      	blt.n	8002d2c <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8002da4:	2300      	movs	r3, #0
 8002da6:	e000      	b.n	8002daa <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
  }
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b088      	sub	sp, #32
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dc6:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69fa      	ldr	r2, [r7, #28]
 8002dcc:	3212      	adds	r2, #18
 8002dce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dd2:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dd8:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002dda:	e044      	b.n	8002e66 <ETH_UpdateDescriptor+0xb4>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d112      	bne.n	8002e0a <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002de4:	f107 0308 	add.w	r3, r7, #8
 8002de8:	4618      	mov	r0, r3
 8002dea:	f004 f931 	bl	8007050 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d102      	bne.n	8002dfa <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002df4:	2300      	movs	r3, #0
 8002df6:	74fb      	strb	r3, [r7, #19]
 8002df8:	e007      	b.n	8002e0a <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	461a      	mov	r2, r3
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002e0a:	7cfb      	ldrb	r3, [r7, #19]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d02a      	beq.n	8002e66 <ETH_UpdateDescriptor+0xb4>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d108      	bne.n	8002e2a <ETH_UpdateDescriptor+0x78>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	6053      	str	r3, [r2, #4]
 8002e28:	e005      	b.n	8002e36 <ETH_UpdateDescriptor+0x84>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3301      	adds	r3, #1
 8002e46:	61fb      	str	r3, [r7, #28]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	d902      	bls.n	8002e54 <ETH_UpdateDescriptor+0xa2>
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	3b04      	subs	r3, #4
 8002e52:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	3212      	adds	r2, #18
 8002e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e5e:	617b      	str	r3, [r7, #20]
      desccount--;
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <ETH_UpdateDescriptor+0xc0>
 8002e6c:	7cfb      	ldrb	r3, [r7, #19]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1b4      	bne.n	8002ddc <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d01a      	beq.n	8002eb2 <ETH_UpdateDescriptor+0x100>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	3303      	adds	r3, #3
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002e86:	f3bf 8f5f 	dmb	sy
}
 8002e8a:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6919      	ldr	r1, [r3, #16]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4613      	mov	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4413      	add	r3, r2
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	18ca      	adds	r2, r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea4:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69fa      	ldr	r2, [r7, #28]
 8002eaa:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	3720      	adds	r7, #32
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
	...

08002ebc <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eca:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ed4:	695b      	ldr	r3, [r3, #20]
 8002ed6:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002ee4:	4b4b      	ldr	r3, [pc, #300]	@ (8003014 <HAL_ETH_IRQHandler+0x158>)
 8002ee6:	695b      	ldr	r3, [r3, #20]
 8002ee8:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00e      	beq.n	8002f12 <HAL_ETH_IRQHandler+0x56>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d009      	beq.n	8002f12 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f06:	461a      	mov	r2, r3
 8002f08:	4b43      	ldr	r3, [pc, #268]	@ (8003018 <HAL_ETH_IRQHandler+0x15c>)
 8002f0a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 f891 	bl	8003034 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00f      	beq.n	8002f3c <HAL_ETH_IRQHandler+0x80>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00a      	beq.n	8002f3c <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002f34:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 f872 	bl	8003020 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d042      	beq.n	8002fcc <HAL_ETH_IRQHandler+0x110>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d03d      	beq.n	8002fcc <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f56:	f043 0208 	orr.w	r2, r3, #8
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d01a      	beq.n	8002fa0 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f72:	695a      	ldr	r2, [r3, #20]
 8002f74:	4b29      	ldr	r3, [pc, #164]	@ (800301c <HAL_ETH_IRQHandler+0x160>)
 8002f76:	4013      	ands	r3, r2
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002f90:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f94:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	22e0      	movs	r2, #224	@ 0xe0
 8002f9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002f9e:	e012      	b.n	8002fc6 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fa8:	695a      	ldr	r2, [r3, #20]
 8002faa:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002fae:	4013      	ands	r3, r2
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002fc4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 f83e 	bl	8003048 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00e      	beq.n	8002ff4 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fdc:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f838 	bl	800305c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d006      	beq.n	800300c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002ffe:	4b05      	ldr	r3, [pc, #20]	@ (8003014 <HAL_ETH_IRQHandler+0x158>)
 8003000:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003004:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f832 	bl	8003070 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 800300c:	bf00      	nop
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40013c00 	.word	0x40013c00
 8003018:	00010040 	.word	0x00010040
 800301c:	007e2000 	.word	0x007e2000

08003020 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f003 031c 	and.w	r3, r3, #28
 80030a0:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	02db      	lsls	r3, r3, #11
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	019b      	lsls	r3, r3, #6
 80030b2:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	f023 0302 	bic.w	r3, r3, #2
 80030c2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f043 0301 	orr.w	r3, r3, #1
 80030ca:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80030d4:	f7ff f89a 	bl	800220c <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80030da:	e00d      	b.n	80030f8 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80030dc:	f7ff f896 	bl	800220c <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ea:	d301      	bcc.n	80030f0 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e010      	b.n	8003112 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1ec      	bne.n	80030dc <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	b29b      	uxth	r3, r3
 800310a:	461a      	mov	r2, r3
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3718      	adds	r7, #24
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b086      	sub	sp, #24
 800311e:	af00      	add	r7, sp, #0
 8003120:	60f8      	str	r0, [r7, #12]
 8003122:	60b9      	str	r1, [r7, #8]
 8003124:	607a      	str	r2, [r7, #4]
 8003126:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f003 031c 	and.w	r3, r3, #28
 8003136:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	02db      	lsls	r3, r3, #11
 800313c:	b29b      	uxth	r3, r3
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	4313      	orrs	r3, r2
 8003142:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	019b      	lsls	r3, r3, #6
 8003148:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	4313      	orrs	r3, r2
 8003150:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	f043 0302 	orr.w	r3, r3, #2
 8003158:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003174:	f7ff f84a 	bl	800220c <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800317a:	e00d      	b.n	8003198 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800317c:	f7ff f846 	bl	800220c <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800318a:	d301      	bcc.n	8003190 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e009      	b.n	80031a4 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1ec      	bne.n	800317c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3718      	adds	r7, #24
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e0e6      	b.n	800338e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	bf14      	ite	ne
 80031ce:	2301      	movne	r3, #1
 80031d0:	2300      	moveq	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	461a      	mov	r2, r3
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	bf0c      	ite	eq
 80031f8:	2301      	moveq	r3, #1
 80031fa:	2300      	movne	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	461a      	mov	r2, r3
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003210:	2b00      	cmp	r3, #0
 8003212:	bf14      	ite	ne
 8003214:	2301      	movne	r3, #1
 8003216:	2300      	moveq	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800322a:	2b00      	cmp	r3, #0
 800322c:	bf0c      	ite	eq
 800322e:	2301      	moveq	r3, #1
 8003230:	2300      	movne	r3, #0
 8003232:	b2db      	uxtb	r3, r3
 8003234:	461a      	mov	r2, r3
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003244:	2b00      	cmp	r3, #0
 8003246:	bf14      	ite	ne
 8003248:	2301      	movne	r3, #1
 800324a:	2300      	moveq	r3, #0
 800324c:	b2db      	uxtb	r3, r3
 800324e:	461a      	mov	r2, r3
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800327a:	2b00      	cmp	r3, #0
 800327c:	bf0c      	ite	eq
 800327e:	2301      	moveq	r3, #1
 8003280:	2300      	movne	r3, #0
 8003282:	b2db      	uxtb	r3, r3
 8003284:	461a      	mov	r2, r3
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	461a      	mov	r2, r3
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	bf14      	ite	ne
 80032b2:	2301      	movne	r3, #1
 80032b4:	2300      	moveq	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	461a      	mov	r2, r3
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	bf14      	ite	ne
 80032da:	2301      	movne	r3, #1
 80032dc:	2300      	moveq	r3, #0
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	461a      	mov	r2, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	bf14      	ite	ne
 80032f4:	2301      	movne	r3, #1
 80032f6:	2300      	moveq	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	461a      	mov	r2, r3
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	bf14      	ite	ne
 800330e:	2301      	movne	r3, #1
 8003310:	2300      	moveq	r3, #0
 8003312:	b2db      	uxtb	r3, r3
 8003314:	461a      	mov	r2, r3
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003326:	2b00      	cmp	r3, #0
 8003328:	bf0c      	ite	eq
 800332a:	2301      	moveq	r3, #1
 800332c:	2300      	movne	r3, #0
 800332e:	b2db      	uxtb	r3, r3
 8003330:	461a      	mov	r2, r3
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	0c1b      	lsrs	r3, r3, #16
 800334e:	b29a      	uxth	r2, r3
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f003 0304 	and.w	r3, r3, #4
 800335e:	2b00      	cmp	r3, #0
 8003360:	bf14      	ite	ne
 8003362:	2301      	movne	r3, #1
 8003364:	2300      	moveq	r3, #0
 8003366:	b2db      	uxtb	r3, r3
 8003368:	461a      	mov	r2, r3
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800337a:	2b00      	cmp	r3, #0
 800337c:	bf14      	ite	ne
 800337e:	2301      	movne	r3, #1
 8003380:	2300      	moveq	r3, #0
 8003382:	b2db      	uxtb	r3, r3
 8003384:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e00b      	b.n	80033c6 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033b4:	2b10      	cmp	r3, #16
 80033b6:	d105      	bne.n	80033c4 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80033b8:	6839      	ldr	r1, [r7, #0]
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 f870 	bl	80034a0 <ETH_SetMACConfig>

    return HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	e000      	b.n	80033c6 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
  }
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 031c 	bic.w	r3, r3, #28
 80033e6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80033e8:	f001 fb3c 	bl	8004a64 <HAL_RCC_GetHCLKFreq>
 80033ec:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	4a14      	ldr	r2, [pc, #80]	@ (8003444 <HAL_ETH_SetMDIOClockRange+0x74>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d804      	bhi.n	8003400 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f043 0308 	orr.w	r3, r3, #8
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	e019      	b.n	8003434 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	4a11      	ldr	r2, [pc, #68]	@ (8003448 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d204      	bcs.n	8003412 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f043 030c 	orr.w	r3, r3, #12
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	e010      	b.n	8003434 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4a0d      	ldr	r2, [pc, #52]	@ (800344c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d90c      	bls.n	8003434 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	4a0c      	ldr	r2, [pc, #48]	@ (8003450 <HAL_ETH_SetMDIOClockRange+0x80>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d804      	bhi.n	800342c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f043 0304 	orr.w	r3, r3, #4
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	e003      	b.n	8003434 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f043 0310 	orr.w	r3, r3, #16
 8003432:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	611a      	str	r2, [r3, #16]
}
 800343c:	bf00      	nop
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	02160ebf 	.word	0x02160ebf
 8003448:	03938700 	.word	0x03938700
 800344c:	05f5e0ff 	.word	0x05f5e0ff
 8003450:	08f0d17f 	.word	0x08f0d17f

08003454 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003472:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003476:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003484:	2001      	movs	r0, #1
 8003486:	f7fe fecd 	bl	8002224 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003494:	6193      	str	r3, [r2, #24]
}
 8003496:	bf00      	nop
 8003498:	3710      	adds	r7, #16
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
	...

080034a0 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4b53      	ldr	r3, [pc, #332]	@ (8003604 <ETH_SetMACConfig+0x164>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	7b9b      	ldrb	r3, [r3, #14]
 80034be:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	7c12      	ldrb	r2, [r2, #16]
 80034c4:	2a00      	cmp	r2, #0
 80034c6:	d102      	bne.n	80034ce <ETH_SetMACConfig+0x2e>
 80034c8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80034cc:	e000      	b.n	80034d0 <ETH_SetMACConfig+0x30>
 80034ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80034d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	7c52      	ldrb	r2, [r2, #17]
 80034d6:	2a00      	cmp	r2, #0
 80034d8:	d102      	bne.n	80034e0 <ETH_SetMACConfig+0x40>
 80034da:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80034de:	e000      	b.n	80034e2 <ETH_SetMACConfig+0x42>
 80034e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80034e2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80034e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	7fdb      	ldrb	r3, [r3, #31]
 80034ee:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80034f0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80034f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	7f92      	ldrb	r2, [r2, #30]
 80034fc:	2a00      	cmp	r2, #0
 80034fe:	d102      	bne.n	8003506 <ETH_SetMACConfig+0x66>
 8003500:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003504:	e000      	b.n	8003508 <ETH_SetMACConfig+0x68>
 8003506:	2200      	movs	r2, #0
                        macconf->Speed |
 8003508:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	7f1b      	ldrb	r3, [r3, #28]
 800350e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003510:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003516:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	791b      	ldrb	r3, [r3, #4]
 800351c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800351e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003526:	2a00      	cmp	r2, #0
 8003528:	d102      	bne.n	8003530 <ETH_SetMACConfig+0x90>
 800352a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800352e:	e000      	b.n	8003532 <ETH_SetMACConfig+0x92>
 8003530:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003532:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	7bdb      	ldrb	r3, [r3, #15]
 8003538:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800353a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003540:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003548:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800354a:	4313      	orrs	r3, r2
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003562:	2001      	movs	r0, #1
 8003564:	f7fe fe5e 	bl	8002224 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800357e:	4013      	ands	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003586:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800358e:	2a00      	cmp	r2, #0
 8003590:	d101      	bne.n	8003596 <ETH_SetMACConfig+0xf6>
 8003592:	2280      	movs	r2, #128	@ 0x80
 8003594:	e000      	b.n	8003598 <ETH_SetMACConfig+0xf8>
 8003596:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003598:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800359e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80035a6:	2a01      	cmp	r2, #1
 80035a8:	d101      	bne.n	80035ae <ETH_SetMACConfig+0x10e>
 80035aa:	2208      	movs	r2, #8
 80035ac:	e000      	b.n	80035b0 <ETH_SetMACConfig+0x110>
 80035ae:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80035b0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80035b8:	2a01      	cmp	r2, #1
 80035ba:	d101      	bne.n	80035c0 <ETH_SetMACConfig+0x120>
 80035bc:	2204      	movs	r2, #4
 80035be:	e000      	b.n	80035c2 <ETH_SetMACConfig+0x122>
 80035c0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80035c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80035ca:	2a01      	cmp	r2, #1
 80035cc:	d101      	bne.n	80035d2 <ETH_SetMACConfig+0x132>
 80035ce:	2202      	movs	r2, #2
 80035d0:	e000      	b.n	80035d4 <ETH_SetMACConfig+0x134>
 80035d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80035d4:	4313      	orrs	r3, r2
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	4313      	orrs	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035ec:	2001      	movs	r0, #1
 80035ee:	f7fe fe19 	bl	8002224 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	619a      	str	r2, [r3, #24]
}
 80035fa:	bf00      	nop
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	fd20810f 	.word	0xfd20810f

08003608 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	4b3d      	ldr	r3, [pc, #244]	@ (8003718 <ETH_SetDMAConfig+0x110>)
 8003622:	4013      	ands	r3, r2
 8003624:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	7b1b      	ldrb	r3, [r3, #12]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <ETH_SetDMAConfig+0x2c>
 800362e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003632:	e000      	b.n	8003636 <ETH_SetDMAConfig+0x2e>
 8003634:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	7b5b      	ldrb	r3, [r3, #13]
 800363a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800363c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	7f52      	ldrb	r2, [r2, #29]
 8003642:	2a00      	cmp	r2, #0
 8003644:	d102      	bne.n	800364c <ETH_SetDMAConfig+0x44>
 8003646:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800364a:	e000      	b.n	800364e <ETH_SetDMAConfig+0x46>
 800364c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800364e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	7b9b      	ldrb	r3, [r3, #14]
 8003654:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003656:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800365c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	7f1b      	ldrb	r3, [r3, #28]
 8003662:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003664:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	7f9b      	ldrb	r3, [r3, #30]
 800366a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800366c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003672:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800367a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800367c:	4313      	orrs	r3, r2
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4313      	orrs	r3, r2
 8003682:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800368c:	461a      	mov	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800369e:	2001      	movs	r0, #1
 80036a0:	f7fe fdc0 	bl	8002224 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036ac:	461a      	mov	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	791b      	ldrb	r3, [r3, #4]
 80036b6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80036bc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80036c2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80036c8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036d0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80036d2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80036da:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80036e0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	6812      	ldr	r2, [r2, #0]
 80036e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80036ee:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036fc:	2001      	movs	r0, #1
 80036fe:	f7fe fd91 	bl	8002224 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800370a:	461a      	mov	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6013      	str	r3, [r2, #0]
}
 8003710:	bf00      	nop
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	f8de3f23 	.word	0xf8de3f23

0800371c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b0a6      	sub	sp, #152	@ 0x98
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003724:	2301      	movs	r3, #1
 8003726:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800372a:	2301      	movs	r3, #1
 800372c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003730:	2300      	movs	r3, #0
 8003732:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003734:	2300      	movs	r3, #0
 8003736:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800373a:	2301      	movs	r3, #1
 800373c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003740:	2300      	movs	r3, #0
 8003742:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003746:	2301      	movs	r3, #1
 8003748:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800374c:	2301      	movs	r3, #1
 800374e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003752:	2300      	movs	r3, #0
 8003754:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003758:	2300      	movs	r3, #0
 800375a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800375e:	2300      	movs	r3, #0
 8003760:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003762:	2300      	movs	r3, #0
 8003764:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003768:	2300      	movs	r3, #0
 800376a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800376c:	2300      	movs	r3, #0
 800376e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003772:	2300      	movs	r3, #0
 8003774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003778:	2300      	movs	r3, #0
 800377a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800377e:	2300      	movs	r3, #0
 8003780:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003784:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003788:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800378a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800378e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003790:	2300      	movs	r3, #0
 8003792:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003796:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800379a:	4619      	mov	r1, r3
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff fe7f 	bl	80034a0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80037a2:	2301      	movs	r3, #1
 80037a4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80037a6:	2301      	movs	r3, #1
 80037a8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80037aa:	2301      	movs	r3, #1
 80037ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80037b0:	2301      	movs	r3, #1
 80037b2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80037b4:	2300      	movs	r3, #0
 80037b6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80037b8:	2300      	movs	r3, #0
 80037ba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80037be:	2300      	movs	r3, #0
 80037c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80037c4:	2300      	movs	r3, #0
 80037c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80037c8:	2301      	movs	r3, #1
 80037ca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80037ce:	2301      	movs	r3, #1
 80037d0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80037d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037d6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80037d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80037dc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80037de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037e2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80037e4:	2301      	movs	r3, #1
 80037e6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80037ee:	2300      	movs	r3, #0
 80037f0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80037f2:	f107 0308 	add.w	r3, r7, #8
 80037f6:	4619      	mov	r1, r3
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff ff05 	bl	8003608 <ETH_SetDMAConfig>
}
 80037fe:	bf00      	nop
 8003800:	3798      	adds	r7, #152	@ 0x98
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003808:	b480      	push	{r7}
 800380a:	b087      	sub	sp, #28
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3305      	adds	r3, #5
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	021b      	lsls	r3, r3, #8
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	3204      	adds	r2, #4
 8003820:	7812      	ldrb	r2, [r2, #0]
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	4b11      	ldr	r3, [pc, #68]	@ (8003870 <ETH_MACAddressConfig+0x68>)
 800382a:	4413      	add	r3, r2
 800382c:	461a      	mov	r2, r3
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3303      	adds	r3, #3
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	061a      	lsls	r2, r3, #24
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3302      	adds	r3, #2
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	041b      	lsls	r3, r3, #16
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3301      	adds	r3, #1
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	021b      	lsls	r3, r3, #8
 800384c:	4313      	orrs	r3, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	7812      	ldrb	r2, [r2, #0]
 8003852:	4313      	orrs	r3, r2
 8003854:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <ETH_MACAddressConfig+0x6c>)
 800385a:	4413      	add	r3, r2
 800385c:	461a      	mov	r2, r3
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	6013      	str	r3, [r2, #0]
}
 8003862:	bf00      	nop
 8003864:	371c      	adds	r7, #28
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	40028040 	.word	0x40028040
 8003874:	40028044 	.word	0x40028044

08003878 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	e03e      	b.n	8003904 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68d9      	ldr	r1, [r3, #12]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	440b      	add	r3, r1
 8003896:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	2200      	movs	r2, #0
 80038a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2200      	movs	r2, #0
 80038a8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2200      	movs	r2, #0
 80038ae:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	3206      	adds	r2, #6
 80038b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d80c      	bhi.n	80038e8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	68d9      	ldr	r1, [r3, #12]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	4613      	mov	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	4413      	add	r3, r2
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	440b      	add	r3, r1
 80038e0:	461a      	mov	r2, r3
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	e004      	b.n	80038f2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	461a      	mov	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	3301      	adds	r3, #1
 8003902:	60fb      	str	r3, [r7, #12]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b03      	cmp	r3, #3
 8003908:	d9bd      	bls.n	8003886 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800391c:	611a      	str	r2, [r3, #16]
}
 800391e:	bf00      	nop
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800392a:	b480      	push	{r7}
 800392c:	b085      	sub	sp, #20
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003932:	2300      	movs	r3, #0
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	e048      	b.n	80039ca <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6919      	ldr	r1, [r3, #16]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	440b      	add	r3, r1
 8003948:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2200      	movs	r2, #0
 8003954:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	2200      	movs	r2, #0
 800395a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	2200      	movs	r2, #0
 8003960:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	2200      	movs	r2, #0
 8003966:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2200      	movs	r2, #0
 800396c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003974:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800398e:	68b9      	ldr	r1, [r7, #8]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	3212      	adds	r2, #18
 8003996:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2b02      	cmp	r3, #2
 800399e:	d80c      	bhi.n	80039ba <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6919      	ldr	r1, [r3, #16]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	440b      	add	r3, r1
 80039b2:	461a      	mov	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	60da      	str	r2, [r3, #12]
 80039b8:	e004      	b.n	80039c4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	461a      	mov	r2, r3
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	3301      	adds	r3, #1
 80039c8:	60fb      	str	r3, [r7, #12]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d9b3      	bls.n	8003938 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691a      	ldr	r2, [r3, #16]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039fa:	60da      	str	r2, [r3, #12]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b091      	sub	sp, #68	@ 0x44
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	3318      	adds	r3, #24
 8003a18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003a26:	2300      	movs	r3, #0
 8003a28:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a32:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003a4a:	d007      	beq.n	8003a5c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003a4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a50:	3304      	adds	r3, #4
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4413      	add	r3, r2
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e115      	b.n	8003c8c <ETH_Prepare_Tx_Descriptors+0x284>
  }


  descnbr += 1U;
 8003a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a62:	3301      	adds	r3, #1
 8003a64:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6e:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8003a78:	f023 031f 	bic.w	r3, r3, #31
 8003a7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a7e:	6852      	ldr	r2, [r2, #4]
 8003a80:	431a      	orrs	r2, r3
 8003a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a84:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d008      	beq.n	8003aa4 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa2:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0320 	and.w	r3, r3, #32
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d008      	beq.n	8003ac2 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	431a      	orrs	r2, r3
 8003abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac0:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae4:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003ae6:	e084      	b.n	8003bf2 <ETH_Prepare_Tx_Descriptors+0x1ea>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af2:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d006      	beq.n	8003b08 <ETH_Prepare_Tx_Descriptors+0x100>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	e005      	b.n	8003b14 <ETH_Prepare_Tx_Descriptors+0x10c>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b12:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b16:	3301      	adds	r3, #1
 8003b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d902      	bls.n	8003b26 <ETH_Prepare_Tx_Descriptors+0x11e>
 8003b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b22:	3b04      	subs	r3, #4
 8003b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b2e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b3c:	d007      	beq.n	8003b4e <ETH_Prepare_Tx_Descriptors+0x146>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b42:	3304      	adds	r3, #4
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	4413      	add	r3, r2
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d029      	beq.n	8003ba2 <ETH_Prepare_Tx_Descriptors+0x19a>
    {
      descidx = firstdescidx;
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b5a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b60:	e019      	b.n	8003b96 <ETH_Prepare_Tx_Descriptors+0x18e>
  __ASM volatile ("dmb 0xF":::"memory");
 8003b62:	f3bf 8f5f 	dmb	sy
}
 8003b66:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b72:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b76:	3301      	adds	r3, #1
 8003b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7c:	2b03      	cmp	r3, #3
 8003b7e:	d902      	bls.n	8003b86 <ETH_Prepare_Tx_Descriptors+0x17e>
 8003b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b82:	3b04      	subs	r3, #4
 8003b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b8e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b92:	3301      	adds	r3, #1
 8003b94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d3e1      	bcc.n	8003b62 <ETH_Prepare_Tx_Descriptors+0x15a>
      }

      return HAL_ETH_ERROR_BUSY;
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e074      	b.n	8003c8c <ETH_Prepare_Tx_Descriptors+0x284>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bac:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8003bcc:	f023 031f 	bic.w	r3, r3, #31
 8003bd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bd2:	6852      	ldr	r2, [r2, #4]
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd8:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bdc:	3301      	adds	r3, #1
 8003bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003be0:	f3bf 8f5f 	dmb	sy
}
 8003be4:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf0:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f47f af76 	bne.w	8003ae8 <ETH_Prepare_Tx_Descriptors+0xe0>
  }

  if (ItMode != ((uint32_t)RESET))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d006      	beq.n	8003c10 <ETH_Prepare_Tx_Descriptors+0x208>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	e005      	b.n	8003c1c <ETH_Prepare_Tx_Descriptors+0x214>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c26:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	6a3a      	ldr	r2, [r7, #32]
 8003c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c30:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003c32:	f3bf 8f5f 	dmb	sy
}
 8003c36:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c4c:	3304      	adds	r3, #4
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c58:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c5e:	613b      	str	r3, [r7, #16]
  return(result);
 8003c60:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003c62:	61fb      	str	r3, [r7, #28]
 8003c64:	2301      	movs	r3, #1
 8003c66:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f383 8810 	msr	PRIMASK, r3
}
 8003c6e:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c76:	4413      	add	r3, r2
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	f383 8810 	msr	PRIMASK, r3
}
 8003c88:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3744      	adds	r7, #68	@ 0x44
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b089      	sub	sp, #36	@ 0x24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003caa:	2300      	movs	r3, #0
 8003cac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	e177      	b.n	8003fa4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	f040 8166 	bne.w	8003f9e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d005      	beq.n	8003cea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d130      	bne.n	8003d4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d20:	2201      	movs	r2, #1
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	091b      	lsrs	r3, r3, #4
 8003d36:	f003 0201 	and.w	r2, r3, #1
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d017      	beq.n	8003d88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	2203      	movs	r2, #3
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 0303 	and.w	r3, r3, #3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d123      	bne.n	8003ddc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	08da      	lsrs	r2, r3, #3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3208      	adds	r2, #8
 8003d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	220f      	movs	r2, #15
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	08da      	lsrs	r2, r3, #3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3208      	adds	r2, #8
 8003dd6:	69b9      	ldr	r1, [r7, #24]
 8003dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	2203      	movs	r2, #3
 8003de8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dec:	43db      	mvns	r3, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4013      	ands	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 0203 	and.w	r2, r3, #3
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80c0 	beq.w	8003f9e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	4b66      	ldr	r3, [pc, #408]	@ (8003fbc <HAL_GPIO_Init+0x324>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	4a65      	ldr	r2, [pc, #404]	@ (8003fbc <HAL_GPIO_Init+0x324>)
 8003e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e2e:	4b63      	ldr	r3, [pc, #396]	@ (8003fbc <HAL_GPIO_Init+0x324>)
 8003e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e3a:	4a61      	ldr	r2, [pc, #388]	@ (8003fc0 <HAL_GPIO_Init+0x328>)
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	089b      	lsrs	r3, r3, #2
 8003e40:	3302      	adds	r3, #2
 8003e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	220f      	movs	r2, #15
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	43db      	mvns	r3, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a58      	ldr	r2, [pc, #352]	@ (8003fc4 <HAL_GPIO_Init+0x32c>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d037      	beq.n	8003ed6 <HAL_GPIO_Init+0x23e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a57      	ldr	r2, [pc, #348]	@ (8003fc8 <HAL_GPIO_Init+0x330>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d031      	beq.n	8003ed2 <HAL_GPIO_Init+0x23a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a56      	ldr	r2, [pc, #344]	@ (8003fcc <HAL_GPIO_Init+0x334>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d02b      	beq.n	8003ece <HAL_GPIO_Init+0x236>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a55      	ldr	r2, [pc, #340]	@ (8003fd0 <HAL_GPIO_Init+0x338>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d025      	beq.n	8003eca <HAL_GPIO_Init+0x232>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a54      	ldr	r2, [pc, #336]	@ (8003fd4 <HAL_GPIO_Init+0x33c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d01f      	beq.n	8003ec6 <HAL_GPIO_Init+0x22e>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a53      	ldr	r2, [pc, #332]	@ (8003fd8 <HAL_GPIO_Init+0x340>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d019      	beq.n	8003ec2 <HAL_GPIO_Init+0x22a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a52      	ldr	r2, [pc, #328]	@ (8003fdc <HAL_GPIO_Init+0x344>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d013      	beq.n	8003ebe <HAL_GPIO_Init+0x226>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a51      	ldr	r2, [pc, #324]	@ (8003fe0 <HAL_GPIO_Init+0x348>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d00d      	beq.n	8003eba <HAL_GPIO_Init+0x222>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a50      	ldr	r2, [pc, #320]	@ (8003fe4 <HAL_GPIO_Init+0x34c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d007      	beq.n	8003eb6 <HAL_GPIO_Init+0x21e>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a4f      	ldr	r2, [pc, #316]	@ (8003fe8 <HAL_GPIO_Init+0x350>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d101      	bne.n	8003eb2 <HAL_GPIO_Init+0x21a>
 8003eae:	2309      	movs	r3, #9
 8003eb0:	e012      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003eb2:	230a      	movs	r3, #10
 8003eb4:	e010      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003eb6:	2308      	movs	r3, #8
 8003eb8:	e00e      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003eba:	2307      	movs	r3, #7
 8003ebc:	e00c      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003ebe:	2306      	movs	r3, #6
 8003ec0:	e00a      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003ec2:	2305      	movs	r3, #5
 8003ec4:	e008      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003ec6:	2304      	movs	r3, #4
 8003ec8:	e006      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e004      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e002      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e000      	b.n	8003ed8 <HAL_GPIO_Init+0x240>
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	69fa      	ldr	r2, [r7, #28]
 8003eda:	f002 0203 	and.w	r2, r2, #3
 8003ede:	0092      	lsls	r2, r2, #2
 8003ee0:	4093      	lsls	r3, r2
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ee8:	4935      	ldr	r1, [pc, #212]	@ (8003fc0 <HAL_GPIO_Init+0x328>)
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	089b      	lsrs	r3, r3, #2
 8003eee:	3302      	adds	r3, #2
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	43db      	mvns	r3, r3
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4013      	ands	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f1a:	4a34      	ldr	r2, [pc, #208]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f20:	4b32      	ldr	r3, [pc, #200]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f44:	4a29      	ldr	r2, [pc, #164]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f4a:	4b28      	ldr	r3, [pc, #160]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	43db      	mvns	r3, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4013      	ands	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f74:	4b1d      	ldr	r3, [pc, #116]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f98:	4a14      	ldr	r2, [pc, #80]	@ (8003fec <HAL_GPIO_Init+0x354>)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	61fb      	str	r3, [r7, #28]
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	2b0f      	cmp	r3, #15
 8003fa8:	f67f ae84 	bls.w	8003cb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	3724      	adds	r7, #36	@ 0x24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40013800 	.word	0x40013800
 8003fc4:	40020000 	.word	0x40020000
 8003fc8:	40020400 	.word	0x40020400
 8003fcc:	40020800 	.word	0x40020800
 8003fd0:	40020c00 	.word	0x40020c00
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	40021400 	.word	0x40021400
 8003fdc:	40021800 	.word	0x40021800
 8003fe0:	40021c00 	.word	0x40021c00
 8003fe4:	40022000 	.word	0x40022000
 8003fe8:	40022400 	.word	0x40022400
 8003fec:	40013c00 	.word	0x40013c00

08003ff0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	887b      	ldrh	r3, [r7, #2]
 8004002:	4013      	ands	r3, r2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004008:	2301      	movs	r3, #1
 800400a:	73fb      	strb	r3, [r7, #15]
 800400c:	e001      	b.n	8004012 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800400e:	2300      	movs	r3, #0
 8004010:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004012:	7bfb      	ldrb	r3, [r7, #15]
}
 8004014:	4618      	mov	r0, r3
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	807b      	strh	r3, [r7, #2]
 800402c:	4613      	mov	r3, r2
 800402e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004030:	787b      	ldrb	r3, [r7, #1]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004036:	887a      	ldrh	r2, [r7, #2]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800403c:	e003      	b.n	8004046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800403e:	887b      	ldrh	r3, [r7, #2]
 8004040:	041a      	lsls	r2, r3, #16
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	619a      	str	r2, [r3, #24]
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e036      	b.n	80040d2 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800406c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004076:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6852      	ldr	r2, [r2, #4]
 8004080:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	6892      	ldr	r2, [r2, #8]
 800408a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800408c:	f7fe f8be 	bl	800220c <HAL_GetTick>
 8004090:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004092:	e011      	b.n	80040b8 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004094:	f7fe f8ba 	bl	800220c <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	f641 0201 	movw	r2, #6145	@ 0x1801
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d908      	bls.n	80040b8 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f003 0303 	and.w	r3, r3, #3
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e00c      	b.n	80040d2 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1e6      	bne.n	8004094 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80040ce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80040da:	b480      	push	{r7}
 80040dc:	b083      	sub	sp, #12
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80040ea:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
	...

080040fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004102:	2300      	movs	r3, #0
 8004104:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004106:	2300      	movs	r3, #0
 8004108:	603b      	str	r3, [r7, #0]
 800410a:	4b20      	ldr	r3, [pc, #128]	@ (800418c <HAL_PWREx_EnableOverDrive+0x90>)
 800410c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410e:	4a1f      	ldr	r2, [pc, #124]	@ (800418c <HAL_PWREx_EnableOverDrive+0x90>)
 8004110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004114:	6413      	str	r3, [r2, #64]	@ 0x40
 8004116:	4b1d      	ldr	r3, [pc, #116]	@ (800418c <HAL_PWREx_EnableOverDrive+0x90>)
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004122:	4b1b      	ldr	r3, [pc, #108]	@ (8004190 <HAL_PWREx_EnableOverDrive+0x94>)
 8004124:	2201      	movs	r2, #1
 8004126:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004128:	f7fe f870 	bl	800220c <HAL_GetTick>
 800412c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800412e:	e009      	b.n	8004144 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004130:	f7fe f86c 	bl	800220c <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800413e:	d901      	bls.n	8004144 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e01f      	b.n	8004184 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004144:	4b13      	ldr	r3, [pc, #76]	@ (8004194 <HAL_PWREx_EnableOverDrive+0x98>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800414c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004150:	d1ee      	bne.n	8004130 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004152:	4b11      	ldr	r3, [pc, #68]	@ (8004198 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004154:	2201      	movs	r2, #1
 8004156:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004158:	f7fe f858 	bl	800220c <HAL_GetTick>
 800415c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800415e:	e009      	b.n	8004174 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004160:	f7fe f854 	bl	800220c <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800416e:	d901      	bls.n	8004174 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e007      	b.n	8004184 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004174:	4b07      	ldr	r3, [pc, #28]	@ (8004194 <HAL_PWREx_EnableOverDrive+0x98>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800417c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004180:	d1ee      	bne.n	8004160 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40023800 	.word	0x40023800
 8004190:	420e0040 	.word	0x420e0040
 8004194:	40007000 	.word	0x40007000
 8004198:	420e0044 	.word	0x420e0044

0800419c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e267      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d075      	beq.n	80042a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041ba:	4b88      	ldr	r3, [pc, #544]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 030c 	and.w	r3, r3, #12
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d00c      	beq.n	80041e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041c6:	4b85      	ldr	r3, [pc, #532]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d112      	bne.n	80041f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041d2:	4b82      	ldr	r3, [pc, #520]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041de:	d10b      	bne.n	80041f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e0:	4b7e      	ldr	r3, [pc, #504]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d05b      	beq.n	80042a4 <HAL_RCC_OscConfig+0x108>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d157      	bne.n	80042a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e242      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004200:	d106      	bne.n	8004210 <HAL_RCC_OscConfig+0x74>
 8004202:	4b76      	ldr	r3, [pc, #472]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a75      	ldr	r2, [pc, #468]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	e01d      	b.n	800424c <HAL_RCC_OscConfig+0xb0>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004218:	d10c      	bne.n	8004234 <HAL_RCC_OscConfig+0x98>
 800421a:	4b70      	ldr	r3, [pc, #448]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a6f      	ldr	r2, [pc, #444]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004224:	6013      	str	r3, [r2, #0]
 8004226:	4b6d      	ldr	r3, [pc, #436]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a6c      	ldr	r2, [pc, #432]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 800422c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	e00b      	b.n	800424c <HAL_RCC_OscConfig+0xb0>
 8004234:	4b69      	ldr	r3, [pc, #420]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a68      	ldr	r2, [pc, #416]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 800423a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800423e:	6013      	str	r3, [r2, #0]
 8004240:	4b66      	ldr	r3, [pc, #408]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a65      	ldr	r2, [pc, #404]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004246:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800424a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d013      	beq.n	800427c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004254:	f7fd ffda 	bl	800220c <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800425c:	f7fd ffd6 	bl	800220c <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b64      	cmp	r3, #100	@ 0x64
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e207      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800426e:	4b5b      	ldr	r3, [pc, #364]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0f0      	beq.n	800425c <HAL_RCC_OscConfig+0xc0>
 800427a:	e014      	b.n	80042a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427c:	f7fd ffc6 	bl	800220c <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004284:	f7fd ffc2 	bl	800220c <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b64      	cmp	r3, #100	@ 0x64
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e1f3      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004296:	4b51      	ldr	r3, [pc, #324]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0xe8>
 80042a2:	e000      	b.n	80042a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d063      	beq.n	800437a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042b2:	4b4a      	ldr	r3, [pc, #296]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 030c 	and.w	r3, r3, #12
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00b      	beq.n	80042d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042be:	4b47      	ldr	r3, [pc, #284]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d11c      	bne.n	8004304 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ca:	4b44      	ldr	r3, [pc, #272]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d116      	bne.n	8004304 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042d6:	4b41      	ldr	r3, [pc, #260]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d005      	beq.n	80042ee <HAL_RCC_OscConfig+0x152>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d001      	beq.n	80042ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e1c7      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ee:	4b3b      	ldr	r3, [pc, #236]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	691b      	ldr	r3, [r3, #16]
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	4937      	ldr	r1, [pc, #220]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004302:	e03a      	b.n	800437a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d020      	beq.n	800434e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800430c:	4b34      	ldr	r3, [pc, #208]	@ (80043e0 <HAL_RCC_OscConfig+0x244>)
 800430e:	2201      	movs	r2, #1
 8004310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004312:	f7fd ff7b 	bl	800220c <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800431a:	f7fd ff77 	bl	800220c <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e1a8      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800432c:	4b2b      	ldr	r3, [pc, #172]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d0f0      	beq.n	800431a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004338:	4b28      	ldr	r3, [pc, #160]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4925      	ldr	r1, [pc, #148]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004348:	4313      	orrs	r3, r2
 800434a:	600b      	str	r3, [r1, #0]
 800434c:	e015      	b.n	800437a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800434e:	4b24      	ldr	r3, [pc, #144]	@ (80043e0 <HAL_RCC_OscConfig+0x244>)
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004354:	f7fd ff5a 	bl	800220c <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800435c:	f7fd ff56 	bl	800220c <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e187      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800436e:	4b1b      	ldr	r3, [pc, #108]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0308 	and.w	r3, r3, #8
 8004382:	2b00      	cmp	r3, #0
 8004384:	d036      	beq.n	80043f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d016      	beq.n	80043bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800438e:	4b15      	ldr	r3, [pc, #84]	@ (80043e4 <HAL_RCC_OscConfig+0x248>)
 8004390:	2201      	movs	r2, #1
 8004392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004394:	f7fd ff3a 	bl	800220c <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800439c:	f7fd ff36 	bl	800220c <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e167      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043ae:	4b0b      	ldr	r3, [pc, #44]	@ (80043dc <HAL_RCC_OscConfig+0x240>)
 80043b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0f0      	beq.n	800439c <HAL_RCC_OscConfig+0x200>
 80043ba:	e01b      	b.n	80043f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043bc:	4b09      	ldr	r3, [pc, #36]	@ (80043e4 <HAL_RCC_OscConfig+0x248>)
 80043be:	2200      	movs	r2, #0
 80043c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c2:	f7fd ff23 	bl	800220c <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c8:	e00e      	b.n	80043e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ca:	f7fd ff1f 	bl	800220c <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d907      	bls.n	80043e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e150      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
 80043dc:	40023800 	.word	0x40023800
 80043e0:	42470000 	.word	0x42470000
 80043e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043e8:	4b88      	ldr	r3, [pc, #544]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80043ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1ea      	bne.n	80043ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0304 	and.w	r3, r3, #4
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 8097 	beq.w	8004530 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004402:	2300      	movs	r3, #0
 8004404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004406:	4b81      	ldr	r3, [pc, #516]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10f      	bne.n	8004432 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004412:	2300      	movs	r3, #0
 8004414:	60bb      	str	r3, [r7, #8]
 8004416:	4b7d      	ldr	r3, [pc, #500]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441a:	4a7c      	ldr	r2, [pc, #496]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 800441c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004420:	6413      	str	r3, [r2, #64]	@ 0x40
 8004422:	4b7a      	ldr	r3, [pc, #488]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800442a:	60bb      	str	r3, [r7, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800442e:	2301      	movs	r3, #1
 8004430:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004432:	4b77      	ldr	r3, [pc, #476]	@ (8004610 <HAL_RCC_OscConfig+0x474>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800443a:	2b00      	cmp	r3, #0
 800443c:	d118      	bne.n	8004470 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800443e:	4b74      	ldr	r3, [pc, #464]	@ (8004610 <HAL_RCC_OscConfig+0x474>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a73      	ldr	r2, [pc, #460]	@ (8004610 <HAL_RCC_OscConfig+0x474>)
 8004444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800444a:	f7fd fedf 	bl	800220c <HAL_GetTick>
 800444e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004450:	e008      	b.n	8004464 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004452:	f7fd fedb 	bl	800220c <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d901      	bls.n	8004464 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e10c      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004464:	4b6a      	ldr	r3, [pc, #424]	@ (8004610 <HAL_RCC_OscConfig+0x474>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446c:	2b00      	cmp	r3, #0
 800446e:	d0f0      	beq.n	8004452 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d106      	bne.n	8004486 <HAL_RCC_OscConfig+0x2ea>
 8004478:	4b64      	ldr	r3, [pc, #400]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 800447a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447c:	4a63      	ldr	r2, [pc, #396]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 800447e:	f043 0301 	orr.w	r3, r3, #1
 8004482:	6713      	str	r3, [r2, #112]	@ 0x70
 8004484:	e01c      	b.n	80044c0 <HAL_RCC_OscConfig+0x324>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	2b05      	cmp	r3, #5
 800448c:	d10c      	bne.n	80044a8 <HAL_RCC_OscConfig+0x30c>
 800448e:	4b5f      	ldr	r3, [pc, #380]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004492:	4a5e      	ldr	r2, [pc, #376]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004494:	f043 0304 	orr.w	r3, r3, #4
 8004498:	6713      	str	r3, [r2, #112]	@ 0x70
 800449a:	4b5c      	ldr	r3, [pc, #368]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 800449c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800449e:	4a5b      	ldr	r2, [pc, #364]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80044a0:	f043 0301 	orr.w	r3, r3, #1
 80044a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80044a6:	e00b      	b.n	80044c0 <HAL_RCC_OscConfig+0x324>
 80044a8:	4b58      	ldr	r3, [pc, #352]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80044aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ac:	4a57      	ldr	r2, [pc, #348]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80044ae:	f023 0301 	bic.w	r3, r3, #1
 80044b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80044b4:	4b55      	ldr	r3, [pc, #340]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80044b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b8:	4a54      	ldr	r2, [pc, #336]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80044ba:	f023 0304 	bic.w	r3, r3, #4
 80044be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d015      	beq.n	80044f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c8:	f7fd fea0 	bl	800220c <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ce:	e00a      	b.n	80044e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d0:	f7fd fe9c 	bl	800220c <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044de:	4293      	cmp	r3, r2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e0cb      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e6:	4b49      	ldr	r3, [pc, #292]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80044e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0ee      	beq.n	80044d0 <HAL_RCC_OscConfig+0x334>
 80044f2:	e014      	b.n	800451e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f4:	f7fd fe8a 	bl	800220c <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044fa:	e00a      	b.n	8004512 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fc:	f7fd fe86 	bl	800220c <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800450a:	4293      	cmp	r3, r2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e0b5      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004512:	4b3e      	ldr	r3, [pc, #248]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1ee      	bne.n	80044fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800451e:	7dfb      	ldrb	r3, [r7, #23]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d105      	bne.n	8004530 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004524:	4b39      	ldr	r3, [pc, #228]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004528:	4a38      	ldr	r2, [pc, #224]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 800452a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800452e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 80a1 	beq.w	800467c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800453a:	4b34      	ldr	r3, [pc, #208]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 030c 	and.w	r3, r3, #12
 8004542:	2b08      	cmp	r3, #8
 8004544:	d05c      	beq.n	8004600 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d141      	bne.n	80045d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454e:	4b31      	ldr	r3, [pc, #196]	@ (8004614 <HAL_RCC_OscConfig+0x478>)
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004554:	f7fd fe5a 	bl	800220c <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800455c:	f7fd fe56 	bl	800220c <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e087      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800456e:	4b27      	ldr	r3, [pc, #156]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f0      	bne.n	800455c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69da      	ldr	r2, [r3, #28]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	431a      	orrs	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	019b      	lsls	r3, r3, #6
 800458a:	431a      	orrs	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	085b      	lsrs	r3, r3, #1
 8004592:	3b01      	subs	r3, #1
 8004594:	041b      	lsls	r3, r3, #16
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459c:	061b      	lsls	r3, r3, #24
 800459e:	491b      	ldr	r1, [pc, #108]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004614 <HAL_RCC_OscConfig+0x478>)
 80045a6:	2201      	movs	r2, #1
 80045a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045aa:	f7fd fe2f 	bl	800220c <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045b0:	e008      	b.n	80045c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045b2:	f7fd fe2b 	bl	800220c <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d901      	bls.n	80045c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e05c      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c4:	4b11      	ldr	r3, [pc, #68]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d0f0      	beq.n	80045b2 <HAL_RCC_OscConfig+0x416>
 80045d0:	e054      	b.n	800467c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d2:	4b10      	ldr	r3, [pc, #64]	@ (8004614 <HAL_RCC_OscConfig+0x478>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d8:	f7fd fe18 	bl	800220c <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e0:	f7fd fe14 	bl	800220c <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e045      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045f2:	4b06      	ldr	r3, [pc, #24]	@ (800460c <HAL_RCC_OscConfig+0x470>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x444>
 80045fe:	e03d      	b.n	800467c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d107      	bne.n	8004618 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e038      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
 800460c:	40023800 	.word	0x40023800
 8004610:	40007000 	.word	0x40007000
 8004614:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004618:	4b1b      	ldr	r3, [pc, #108]	@ (8004688 <HAL_RCC_OscConfig+0x4ec>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d028      	beq.n	8004678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d121      	bne.n	8004678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800463e:	429a      	cmp	r2, r3
 8004640:	d11a      	bne.n	8004678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004648:	4013      	ands	r3, r2
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800464e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004650:	4293      	cmp	r3, r2
 8004652:	d111      	bne.n	8004678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465e:	085b      	lsrs	r3, r3, #1
 8004660:	3b01      	subs	r3, #1
 8004662:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004664:	429a      	cmp	r2, r3
 8004666:	d107      	bne.n	8004678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004672:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004674:	429a      	cmp	r2, r3
 8004676:	d001      	beq.n	800467c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e000      	b.n	800467e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3718      	adds	r7, #24
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	40023800 	.word	0x40023800

0800468c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0cc      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046a0:	4b68      	ldr	r3, [pc, #416]	@ (8004844 <HAL_RCC_ClockConfig+0x1b8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d90c      	bls.n	80046c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ae:	4b65      	ldr	r3, [pc, #404]	@ (8004844 <HAL_RCC_ClockConfig+0x1b8>)
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b6:	4b63      	ldr	r3, [pc, #396]	@ (8004844 <HAL_RCC_ClockConfig+0x1b8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d001      	beq.n	80046c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e0b8      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0302 	and.w	r3, r3, #2
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d020      	beq.n	8004716 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d005      	beq.n	80046ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046e0:	4b59      	ldr	r3, [pc, #356]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	4a58      	ldr	r2, [pc, #352]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d005      	beq.n	8004704 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f8:	4b53      	ldr	r3, [pc, #332]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4a52      	ldr	r2, [pc, #328]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004702:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004704:	4b50      	ldr	r3, [pc, #320]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	494d      	ldr	r1, [pc, #308]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 8004712:	4313      	orrs	r3, r2
 8004714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	d044      	beq.n	80047ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d107      	bne.n	800473a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800472a:	4b47      	ldr	r3, [pc, #284]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d119      	bne.n	800476a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e07f      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	2b02      	cmp	r3, #2
 8004740:	d003      	beq.n	800474a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004746:	2b03      	cmp	r3, #3
 8004748:	d107      	bne.n	800475a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474a:	4b3f      	ldr	r3, [pc, #252]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d109      	bne.n	800476a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e06f      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800475a:	4b3b      	ldr	r3, [pc, #236]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e067      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800476a:	4b37      	ldr	r3, [pc, #220]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f023 0203 	bic.w	r2, r3, #3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	4934      	ldr	r1, [pc, #208]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 8004778:	4313      	orrs	r3, r2
 800477a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800477c:	f7fd fd46 	bl	800220c <HAL_GetTick>
 8004780:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004782:	e00a      	b.n	800479a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004784:	f7fd fd42 	bl	800220c <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004792:	4293      	cmp	r3, r2
 8004794:	d901      	bls.n	800479a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e04f      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800479a:	4b2b      	ldr	r3, [pc, #172]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	f003 020c 	and.w	r2, r3, #12
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d1eb      	bne.n	8004784 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047ac:	4b25      	ldr	r3, [pc, #148]	@ (8004844 <HAL_RCC_ClockConfig+0x1b8>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 030f 	and.w	r3, r3, #15
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d20c      	bcs.n	80047d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ba:	4b22      	ldr	r3, [pc, #136]	@ (8004844 <HAL_RCC_ClockConfig+0x1b8>)
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047c2:	4b20      	ldr	r3, [pc, #128]	@ (8004844 <HAL_RCC_ClockConfig+0x1b8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	683a      	ldr	r2, [r7, #0]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d001      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e032      	b.n	800483a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d008      	beq.n	80047f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047e0:	4b19      	ldr	r3, [pc, #100]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	4916      	ldr	r1, [pc, #88]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0308 	and.w	r3, r3, #8
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d009      	beq.n	8004812 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047fe:	4b12      	ldr	r3, [pc, #72]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	00db      	lsls	r3, r3, #3
 800480c:	490e      	ldr	r1, [pc, #56]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800480e:	4313      	orrs	r3, r2
 8004810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004812:	f000 f821 	bl	8004858 <HAL_RCC_GetSysClockFreq>
 8004816:	4602      	mov	r2, r0
 8004818:	4b0b      	ldr	r3, [pc, #44]	@ (8004848 <HAL_RCC_ClockConfig+0x1bc>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	091b      	lsrs	r3, r3, #4
 800481e:	f003 030f 	and.w	r3, r3, #15
 8004822:	490a      	ldr	r1, [pc, #40]	@ (800484c <HAL_RCC_ClockConfig+0x1c0>)
 8004824:	5ccb      	ldrb	r3, [r1, r3]
 8004826:	fa22 f303 	lsr.w	r3, r2, r3
 800482a:	4a09      	ldr	r2, [pc, #36]	@ (8004850 <HAL_RCC_ClockConfig+0x1c4>)
 800482c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800482e:	4b09      	ldr	r3, [pc, #36]	@ (8004854 <HAL_RCC_ClockConfig+0x1c8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f7fd fca6 	bl	8002184 <HAL_InitTick>

  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	40023c00 	.word	0x40023c00
 8004848:	40023800 	.word	0x40023800
 800484c:	0800f630 	.word	0x0800f630
 8004850:	20000000 	.word	0x20000000
 8004854:	20000004 	.word	0x20000004

08004858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800485c:	b094      	sub	sp, #80	@ 0x50
 800485e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004860:	2300      	movs	r3, #0
 8004862:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004870:	4b79      	ldr	r3, [pc, #484]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f003 030c 	and.w	r3, r3, #12
 8004878:	2b08      	cmp	r3, #8
 800487a:	d00d      	beq.n	8004898 <HAL_RCC_GetSysClockFreq+0x40>
 800487c:	2b08      	cmp	r3, #8
 800487e:	f200 80e1 	bhi.w	8004a44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_RCC_GetSysClockFreq+0x34>
 8004886:	2b04      	cmp	r3, #4
 8004888:	d003      	beq.n	8004892 <HAL_RCC_GetSysClockFreq+0x3a>
 800488a:	e0db      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800488c:	4b73      	ldr	r3, [pc, #460]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0x204>)
 800488e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004890:	e0db      	b.n	8004a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004892:	4b73      	ldr	r3, [pc, #460]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0x208>)
 8004894:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004896:	e0d8      	b.n	8004a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004898:	4b6f      	ldr	r3, [pc, #444]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x200>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048a2:	4b6d      	ldr	r3, [pc, #436]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d063      	beq.n	8004976 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	099b      	lsrs	r3, r3, #6
 80048b4:	2200      	movs	r2, #0
 80048b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80048ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80048c2:	2300      	movs	r3, #0
 80048c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80048c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048ca:	4622      	mov	r2, r4
 80048cc:	462b      	mov	r3, r5
 80048ce:	f04f 0000 	mov.w	r0, #0
 80048d2:	f04f 0100 	mov.w	r1, #0
 80048d6:	0159      	lsls	r1, r3, #5
 80048d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048dc:	0150      	lsls	r0, r2, #5
 80048de:	4602      	mov	r2, r0
 80048e0:	460b      	mov	r3, r1
 80048e2:	4621      	mov	r1, r4
 80048e4:	1a51      	subs	r1, r2, r1
 80048e6:	6139      	str	r1, [r7, #16]
 80048e8:	4629      	mov	r1, r5
 80048ea:	eb63 0301 	sbc.w	r3, r3, r1
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	f04f 0200 	mov.w	r2, #0
 80048f4:	f04f 0300 	mov.w	r3, #0
 80048f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048fc:	4659      	mov	r1, fp
 80048fe:	018b      	lsls	r3, r1, #6
 8004900:	4651      	mov	r1, sl
 8004902:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004906:	4651      	mov	r1, sl
 8004908:	018a      	lsls	r2, r1, #6
 800490a:	4651      	mov	r1, sl
 800490c:	ebb2 0801 	subs.w	r8, r2, r1
 8004910:	4659      	mov	r1, fp
 8004912:	eb63 0901 	sbc.w	r9, r3, r1
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800492a:	4690      	mov	r8, r2
 800492c:	4699      	mov	r9, r3
 800492e:	4623      	mov	r3, r4
 8004930:	eb18 0303 	adds.w	r3, r8, r3
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	462b      	mov	r3, r5
 8004938:	eb49 0303 	adc.w	r3, r9, r3
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	f04f 0200 	mov.w	r2, #0
 8004942:	f04f 0300 	mov.w	r3, #0
 8004946:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800494a:	4629      	mov	r1, r5
 800494c:	024b      	lsls	r3, r1, #9
 800494e:	4621      	mov	r1, r4
 8004950:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004954:	4621      	mov	r1, r4
 8004956:	024a      	lsls	r2, r1, #9
 8004958:	4610      	mov	r0, r2
 800495a:	4619      	mov	r1, r3
 800495c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800495e:	2200      	movs	r2, #0
 8004960:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004964:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004968:	f7fc f92e 	bl	8000bc8 <__aeabi_uldivmod>
 800496c:	4602      	mov	r2, r0
 800496e:	460b      	mov	r3, r1
 8004970:	4613      	mov	r3, r2
 8004972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004974:	e058      	b.n	8004a28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004976:	4b38      	ldr	r3, [pc, #224]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	099b      	lsrs	r3, r3, #6
 800497c:	2200      	movs	r2, #0
 800497e:	4618      	mov	r0, r3
 8004980:	4611      	mov	r1, r2
 8004982:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004986:	623b      	str	r3, [r7, #32]
 8004988:	2300      	movs	r3, #0
 800498a:	627b      	str	r3, [r7, #36]	@ 0x24
 800498c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004990:	4642      	mov	r2, r8
 8004992:	464b      	mov	r3, r9
 8004994:	f04f 0000 	mov.w	r0, #0
 8004998:	f04f 0100 	mov.w	r1, #0
 800499c:	0159      	lsls	r1, r3, #5
 800499e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049a2:	0150      	lsls	r0, r2, #5
 80049a4:	4602      	mov	r2, r0
 80049a6:	460b      	mov	r3, r1
 80049a8:	4641      	mov	r1, r8
 80049aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80049ae:	4649      	mov	r1, r9
 80049b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	f04f 0300 	mov.w	r3, #0
 80049bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049c8:	ebb2 040a 	subs.w	r4, r2, sl
 80049cc:	eb63 050b 	sbc.w	r5, r3, fp
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	00eb      	lsls	r3, r5, #3
 80049da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049de:	00e2      	lsls	r2, r4, #3
 80049e0:	4614      	mov	r4, r2
 80049e2:	461d      	mov	r5, r3
 80049e4:	4643      	mov	r3, r8
 80049e6:	18e3      	adds	r3, r4, r3
 80049e8:	603b      	str	r3, [r7, #0]
 80049ea:	464b      	mov	r3, r9
 80049ec:	eb45 0303 	adc.w	r3, r5, r3
 80049f0:	607b      	str	r3, [r7, #4]
 80049f2:	f04f 0200 	mov.w	r2, #0
 80049f6:	f04f 0300 	mov.w	r3, #0
 80049fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049fe:	4629      	mov	r1, r5
 8004a00:	028b      	lsls	r3, r1, #10
 8004a02:	4621      	mov	r1, r4
 8004a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a08:	4621      	mov	r1, r4
 8004a0a:	028a      	lsls	r2, r1, #10
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	4619      	mov	r1, r3
 8004a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a12:	2200      	movs	r2, #0
 8004a14:	61bb      	str	r3, [r7, #24]
 8004a16:	61fa      	str	r2, [r7, #28]
 8004a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a1c:	f7fc f8d4 	bl	8000bc8 <__aeabi_uldivmod>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	4613      	mov	r3, r2
 8004a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a28:	4b0b      	ldr	r3, [pc, #44]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	0c1b      	lsrs	r3, r3, #16
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	3301      	adds	r3, #1
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a42:	e002      	b.n	8004a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a44:	4b05      	ldr	r3, [pc, #20]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0x204>)
 8004a46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3750      	adds	r7, #80	@ 0x50
 8004a50:	46bd      	mov	sp, r7
 8004a52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a56:	bf00      	nop
 8004a58:	40023800 	.word	0x40023800
 8004a5c:	00f42400 	.word	0x00f42400
 8004a60:	007a1200 	.word	0x007a1200

08004a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a68:	4b03      	ldr	r3, [pc, #12]	@ (8004a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	20000000 	.word	0x20000000

08004a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a80:	f7ff fff0 	bl	8004a64 <HAL_RCC_GetHCLKFreq>
 8004a84:	4602      	mov	r2, r0
 8004a86:	4b05      	ldr	r3, [pc, #20]	@ (8004a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	0a9b      	lsrs	r3, r3, #10
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	4903      	ldr	r1, [pc, #12]	@ (8004aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a92:	5ccb      	ldrb	r3, [r1, r3]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	0800f640 	.word	0x0800f640

08004aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004aa8:	f7ff ffdc 	bl	8004a64 <HAL_RCC_GetHCLKFreq>
 8004aac:	4602      	mov	r2, r0
 8004aae:	4b05      	ldr	r3, [pc, #20]	@ (8004ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	0b5b      	lsrs	r3, r3, #13
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	4903      	ldr	r1, [pc, #12]	@ (8004ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aba:	5ccb      	ldrb	r3, [r1, r3]
 8004abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40023800 	.word	0x40023800
 8004ac8:	0800f640 	.word	0x0800f640

08004acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e041      	b.n	8004b62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d106      	bne.n	8004af8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7fd f876 	bl	8001be4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3304      	adds	r3, #4
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4610      	mov	r0, r2
 8004b0c:	f000 fe52 	bl	80057b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b082      	sub	sp, #8
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d101      	bne.n	8004b7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e041      	b.n	8004c00 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d106      	bne.n	8004b96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 f839 	bl	8004c08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2202      	movs	r2, #2
 8004b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4610      	mov	r0, r2
 8004baa:	f000 fe03 	bl	80057b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3708      	adds	r7, #8
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d109      	bne.n	8004c40 <HAL_TIM_PWM_Start+0x24>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e022      	b.n	8004c86 <HAL_TIM_PWM_Start+0x6a>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d109      	bne.n	8004c5a <HAL_TIM_PWM_Start+0x3e>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	bf14      	ite	ne
 8004c52:	2301      	movne	r3, #1
 8004c54:	2300      	moveq	r3, #0
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	e015      	b.n	8004c86 <HAL_TIM_PWM_Start+0x6a>
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d109      	bne.n	8004c74 <HAL_TIM_PWM_Start+0x58>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	bf14      	ite	ne
 8004c6c:	2301      	movne	r3, #1
 8004c6e:	2300      	moveq	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	e008      	b.n	8004c86 <HAL_TIM_PWM_Start+0x6a>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	bf14      	ite	ne
 8004c80:	2301      	movne	r3, #1
 8004c82:	2300      	moveq	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e07c      	b.n	8004d88 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_PWM_Start+0x82>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c9c:	e013      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xaa>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d104      	bne.n	8004cae <HAL_TIM_PWM_Start+0x92>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cac:	e00b      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xaa>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d104      	bne.n	8004cbe <HAL_TIM_PWM_Start+0xa2>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cbc:	e003      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xaa>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	6839      	ldr	r1, [r7, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f001 f860 	bl	8005d94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a2d      	ldr	r2, [pc, #180]	@ (8004d90 <HAL_TIM_PWM_Start+0x174>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d004      	beq.n	8004ce8 <HAL_TIM_PWM_Start+0xcc>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a2c      	ldr	r2, [pc, #176]	@ (8004d94 <HAL_TIM_PWM_Start+0x178>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d101      	bne.n	8004cec <HAL_TIM_PWM_Start+0xd0>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_TIM_PWM_Start+0xd2>
 8004cec:	2300      	movs	r3, #0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d007      	beq.n	8004d02 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a22      	ldr	r2, [pc, #136]	@ (8004d90 <HAL_TIM_PWM_Start+0x174>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d022      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d14:	d01d      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004d98 <HAL_TIM_PWM_Start+0x17c>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d018      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a1d      	ldr	r2, [pc, #116]	@ (8004d9c <HAL_TIM_PWM_Start+0x180>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004da0 <HAL_TIM_PWM_Start+0x184>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d00e      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a16      	ldr	r2, [pc, #88]	@ (8004d94 <HAL_TIM_PWM_Start+0x178>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d009      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a18      	ldr	r2, [pc, #96]	@ (8004da4 <HAL_TIM_PWM_Start+0x188>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d004      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x136>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a16      	ldr	r2, [pc, #88]	@ (8004da8 <HAL_TIM_PWM_Start+0x18c>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d111      	bne.n	8004d76 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b06      	cmp	r3, #6
 8004d62:	d010      	beq.n	8004d86 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0201 	orr.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d74:	e007      	b.n	8004d86 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	40010000 	.word	0x40010000
 8004d94:	40010400 	.word	0x40010400
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40000800 	.word	0x40000800
 8004da0:	40000c00 	.word	0x40000c00
 8004da4:	40014000 	.word	0x40014000
 8004da8:	40001800 	.word	0x40001800

08004dac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	6839      	ldr	r1, [r7, #0]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 ffe8 	bl	8005d94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a2e      	ldr	r2, [pc, #184]	@ (8004e84 <HAL_TIM_PWM_Stop+0xd8>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d004      	beq.n	8004dd8 <HAL_TIM_PWM_Stop+0x2c>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a2d      	ldr	r2, [pc, #180]	@ (8004e88 <HAL_TIM_PWM_Stop+0xdc>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d101      	bne.n	8004ddc <HAL_TIM_PWM_Stop+0x30>
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e000      	b.n	8004dde <HAL_TIM_PWM_Stop+0x32>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d017      	beq.n	8004e12 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6a1a      	ldr	r2, [r3, #32]
 8004de8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004dec:	4013      	ands	r3, r2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10f      	bne.n	8004e12 <HAL_TIM_PWM_Stop+0x66>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6a1a      	ldr	r2, [r3, #32]
 8004df8:	f240 4344 	movw	r3, #1092	@ 0x444
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d107      	bne.n	8004e12 <HAL_TIM_PWM_Stop+0x66>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6a1a      	ldr	r2, [r3, #32]
 8004e18:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10f      	bne.n	8004e42 <HAL_TIM_PWM_Stop+0x96>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6a1a      	ldr	r2, [r3, #32]
 8004e28:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d107      	bne.n	8004e42 <HAL_TIM_PWM_Stop+0x96>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0201 	bic.w	r2, r2, #1
 8004e40:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d104      	bne.n	8004e52 <HAL_TIM_PWM_Stop+0xa6>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e50:	e013      	b.n	8004e7a <HAL_TIM_PWM_Stop+0xce>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b04      	cmp	r3, #4
 8004e56:	d104      	bne.n	8004e62 <HAL_TIM_PWM_Stop+0xb6>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e60:	e00b      	b.n	8004e7a <HAL_TIM_PWM_Stop+0xce>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b08      	cmp	r3, #8
 8004e66:	d104      	bne.n	8004e72 <HAL_TIM_PWM_Stop+0xc6>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e70:	e003      	b.n	8004e7a <HAL_TIM_PWM_Stop+0xce>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40010000 	.word	0x40010000
 8004e88:	40010400 	.word	0x40010400

08004e8c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b0c      	cmp	r3, #12
 8004e9e:	d841      	bhi.n	8004f24 <HAL_TIM_PWM_Stop_IT+0x98>
 8004ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea8 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea6:	bf00      	nop
 8004ea8:	08004edd 	.word	0x08004edd
 8004eac:	08004f25 	.word	0x08004f25
 8004eb0:	08004f25 	.word	0x08004f25
 8004eb4:	08004f25 	.word	0x08004f25
 8004eb8:	08004eef 	.word	0x08004eef
 8004ebc:	08004f25 	.word	0x08004f25
 8004ec0:	08004f25 	.word	0x08004f25
 8004ec4:	08004f25 	.word	0x08004f25
 8004ec8:	08004f01 	.word	0x08004f01
 8004ecc:	08004f25 	.word	0x08004f25
 8004ed0:	08004f25 	.word	0x08004f25
 8004ed4:	08004f25 	.word	0x08004f25
 8004ed8:	08004f13 	.word	0x08004f13
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 0202 	bic.w	r2, r2, #2
 8004eea:	60da      	str	r2, [r3, #12]
      break;
 8004eec:	e01d      	b.n	8004f2a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68da      	ldr	r2, [r3, #12]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 0204 	bic.w	r2, r2, #4
 8004efc:	60da      	str	r2, [r3, #12]
      break;
 8004efe:	e014      	b.n	8004f2a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 0208 	bic.w	r2, r2, #8
 8004f0e:	60da      	str	r2, [r3, #12]
      break;
 8004f10:	e00b      	b.n	8004f2a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68da      	ldr	r2, [r3, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0210 	bic.w	r2, r2, #16
 8004f20:	60da      	str	r2, [r3, #12]
      break;
 8004f22:	e002      	b.n	8004f2a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	73fb      	strb	r3, [r7, #15]
      break;
 8004f28:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f2a:	7bfb      	ldrb	r3, [r7, #15]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d161      	bne.n	8004ff4 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2200      	movs	r2, #0
 8004f36:	6839      	ldr	r1, [r7, #0]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 ff2b 	bl	8005d94 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a2f      	ldr	r2, [pc, #188]	@ (8005000 <HAL_TIM_PWM_Stop_IT+0x174>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <HAL_TIM_PWM_Stop_IT+0xc6>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a2d      	ldr	r2, [pc, #180]	@ (8005004 <HAL_TIM_PWM_Stop_IT+0x178>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d101      	bne.n	8004f56 <HAL_TIM_PWM_Stop_IT+0xca>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e000      	b.n	8004f58 <HAL_TIM_PWM_Stop_IT+0xcc>
 8004f56:	2300      	movs	r3, #0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d017      	beq.n	8004f8c <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6a1a      	ldr	r2, [r3, #32]
 8004f62:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f66:	4013      	ands	r3, r2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10f      	bne.n	8004f8c <HAL_TIM_PWM_Stop_IT+0x100>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6a1a      	ldr	r2, [r3, #32]
 8004f72:	f240 4344 	movw	r3, #1092	@ 0x444
 8004f76:	4013      	ands	r3, r2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d107      	bne.n	8004f8c <HAL_TIM_PWM_Stop_IT+0x100>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f8a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	6a1a      	ldr	r2, [r3, #32]
 8004f92:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f96:	4013      	ands	r3, r2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10f      	bne.n	8004fbc <HAL_TIM_PWM_Stop_IT+0x130>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6a1a      	ldr	r2, [r3, #32]
 8004fa2:	f240 4344 	movw	r3, #1092	@ 0x444
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d107      	bne.n	8004fbc <HAL_TIM_PWM_Stop_IT+0x130>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f022 0201 	bic.w	r2, r2, #1
 8004fba:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d104      	bne.n	8004fcc <HAL_TIM_PWM_Stop_IT+0x140>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fca:	e013      	b.n	8004ff4 <HAL_TIM_PWM_Stop_IT+0x168>
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d104      	bne.n	8004fdc <HAL_TIM_PWM_Stop_IT+0x150>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fda:	e00b      	b.n	8004ff4 <HAL_TIM_PWM_Stop_IT+0x168>
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	2b08      	cmp	r3, #8
 8004fe0:	d104      	bne.n	8004fec <HAL_TIM_PWM_Stop_IT+0x160>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fea:	e003      	b.n	8004ff4 <HAL_TIM_PWM_Stop_IT+0x168>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	40010000 	.word	0x40010000
 8005004:	40010400 	.word	0x40010400

08005008 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e097      	b.n	800514c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d106      	bne.n	8005036 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f7fc fdff 	bl	8001c34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2202      	movs	r2, #2
 800503a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	6812      	ldr	r2, [r2, #0]
 8005048:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800504c:	f023 0307 	bic.w	r3, r3, #7
 8005050:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	3304      	adds	r3, #4
 800505a:	4619      	mov	r1, r3
 800505c:	4610      	mov	r0, r2
 800505e:	f000 fba9 	bl	80057b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	4313      	orrs	r3, r2
 8005082:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800508a:	f023 0303 	bic.w	r3, r3, #3
 800508e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	689a      	ldr	r2, [r3, #8]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	021b      	lsls	r3, r3, #8
 800509a:	4313      	orrs	r3, r2
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4313      	orrs	r3, r2
 80050a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80050a8:	f023 030c 	bic.w	r3, r3, #12
 80050ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	021b      	lsls	r3, r3, #8
 80050c4:	4313      	orrs	r3, r2
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	011a      	lsls	r2, r3, #4
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	031b      	lsls	r3, r3, #12
 80050d8:	4313      	orrs	r3, r2
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80050e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80050ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	011b      	lsls	r3, r3, #4
 80050fa:	4313      	orrs	r3, r2
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	4313      	orrs	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3718      	adds	r7, #24
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005164:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800516c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005174:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800517c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d110      	bne.n	80051a6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005184:	7bfb      	ldrb	r3, [r7, #15]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d102      	bne.n	8005190 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800518a:	7b7b      	ldrb	r3, [r7, #13]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d001      	beq.n	8005194 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e069      	b.n	8005268 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051a4:	e031      	b.n	800520a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b04      	cmp	r3, #4
 80051aa:	d110      	bne.n	80051ce <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051ac:	7bbb      	ldrb	r3, [r7, #14]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d102      	bne.n	80051b8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80051b2:	7b3b      	ldrb	r3, [r7, #12]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d001      	beq.n	80051bc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e055      	b.n	8005268 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051cc:	e01d      	b.n	800520a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051ce:	7bfb      	ldrb	r3, [r7, #15]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d108      	bne.n	80051e6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051d4:	7bbb      	ldrb	r3, [r7, #14]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d105      	bne.n	80051e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051da:	7b7b      	ldrb	r3, [r7, #13]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d102      	bne.n	80051e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80051e0:	7b3b      	ldrb	r3, [r7, #12]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d001      	beq.n	80051ea <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e03e      	b.n	8005268 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2202      	movs	r2, #2
 80051ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2202      	movs	r2, #2
 80051f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2202      	movs	r2, #2
 8005206:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <HAL_TIM_Encoder_Start+0xc4>
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	2b04      	cmp	r3, #4
 8005214:	d008      	beq.n	8005228 <HAL_TIM_Encoder_Start+0xd4>
 8005216:	e00f      	b.n	8005238 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2201      	movs	r2, #1
 800521e:	2100      	movs	r1, #0
 8005220:	4618      	mov	r0, r3
 8005222:	f000 fdb7 	bl	8005d94 <TIM_CCxChannelCmd>
      break;
 8005226:	e016      	b.n	8005256 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2201      	movs	r2, #1
 800522e:	2104      	movs	r1, #4
 8005230:	4618      	mov	r0, r3
 8005232:	f000 fdaf 	bl	8005d94 <TIM_CCxChannelCmd>
      break;
 8005236:	e00e      	b.n	8005256 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2201      	movs	r2, #1
 800523e:	2100      	movs	r1, #0
 8005240:	4618      	mov	r0, r3
 8005242:	f000 fda7 	bl	8005d94 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2201      	movs	r2, #1
 800524c:	2104      	movs	r1, #4
 800524e:	4618      	mov	r0, r3
 8005250:	f000 fda0 	bl	8005d94 <TIM_CCxChannelCmd>
      break;
 8005254:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f042 0201 	orr.w	r2, r2, #1
 8005264:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3710      	adds	r7, #16
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d020      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d01b      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f06f 0202 	mvn.w	r2, #2
 80052a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fa65 	bl	800578a <HAL_TIM_IC_CaptureCallback>
 80052c0:	e005      	b.n	80052ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 fa57 	bl	8005776 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7fc f9e3 	bl	8001694 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	f003 0304 	and.w	r3, r3, #4
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d020      	beq.n	8005320 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01b      	beq.n	8005320 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f06f 0204 	mvn.w	r2, #4
 80052f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2202      	movs	r2, #2
 80052f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fa3f 	bl	800578a <HAL_TIM_IC_CaptureCallback>
 800530c:	e005      	b.n	800531a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fa31 	bl	8005776 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f7fc f9bd 	bl	8001694 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f003 0308 	and.w	r3, r3, #8
 8005326:	2b00      	cmp	r3, #0
 8005328:	d020      	beq.n	800536c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f003 0308 	and.w	r3, r3, #8
 8005330:	2b00      	cmp	r3, #0
 8005332:	d01b      	beq.n	800536c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f06f 0208 	mvn.w	r2, #8
 800533c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2204      	movs	r2, #4
 8005342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fa19 	bl	800578a <HAL_TIM_IC_CaptureCallback>
 8005358:	e005      	b.n	8005366 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fa0b 	bl	8005776 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7fc f997 	bl	8001694 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b00      	cmp	r3, #0
 8005374:	d020      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	2b00      	cmp	r3, #0
 800537e:	d01b      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f06f 0210 	mvn.w	r2, #16
 8005388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2208      	movs	r2, #8
 800538e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f9f3 	bl	800578a <HAL_TIM_IC_CaptureCallback>
 80053a4:	e005      	b.n	80053b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f9e5 	bl	8005776 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f7fc f971 	bl	8001694 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00c      	beq.n	80053dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d007      	beq.n	80053dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f06f 0201 	mvn.w	r2, #1
 80053d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f9c3 	bl	8005762 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00c      	beq.n	8005400 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d007      	beq.n	8005400 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fdc8 	bl	8005f90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00c      	beq.n	8005424 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d007      	beq.n	8005424 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800541c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f9bd 	bl	800579e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00c      	beq.n	8005448 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f003 0320 	and.w	r3, r3, #32
 8005434:	2b00      	cmp	r3, #0
 8005436:	d007      	beq.n	8005448 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f06f 0220 	mvn.w	r2, #32
 8005440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 fd9a 	bl	8005f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005448:	bf00      	nop
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800545c:	2300      	movs	r3, #0
 800545e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005466:	2b01      	cmp	r3, #1
 8005468:	d101      	bne.n	800546e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800546a:	2302      	movs	r3, #2
 800546c:	e0ae      	b.n	80055cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b0c      	cmp	r3, #12
 800547a:	f200 809f 	bhi.w	80055bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800547e:	a201      	add	r2, pc, #4	@ (adr r2, 8005484 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005484:	080054b9 	.word	0x080054b9
 8005488:	080055bd 	.word	0x080055bd
 800548c:	080055bd 	.word	0x080055bd
 8005490:	080055bd 	.word	0x080055bd
 8005494:	080054f9 	.word	0x080054f9
 8005498:	080055bd 	.word	0x080055bd
 800549c:	080055bd 	.word	0x080055bd
 80054a0:	080055bd 	.word	0x080055bd
 80054a4:	0800553b 	.word	0x0800553b
 80054a8:	080055bd 	.word	0x080055bd
 80054ac:	080055bd 	.word	0x080055bd
 80054b0:	080055bd 	.word	0x080055bd
 80054b4:	0800557b 	.word	0x0800557b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68b9      	ldr	r1, [r7, #8]
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 fa1e 	bl	8005900 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	699a      	ldr	r2, [r3, #24]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0208 	orr.w	r2, r2, #8
 80054d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699a      	ldr	r2, [r3, #24]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 0204 	bic.w	r2, r2, #4
 80054e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6999      	ldr	r1, [r3, #24]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	691a      	ldr	r2, [r3, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	619a      	str	r2, [r3, #24]
      break;
 80054f6:	e064      	b.n	80055c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fa6e 	bl	80059e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6999      	ldr	r1, [r3, #24]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	021a      	lsls	r2, r3, #8
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	619a      	str	r2, [r3, #24]
      break;
 8005538:	e043      	b.n	80055c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68b9      	ldr	r1, [r7, #8]
 8005540:	4618      	mov	r0, r3
 8005542:	f000 fac3 	bl	8005acc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	69da      	ldr	r2, [r3, #28]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f042 0208 	orr.w	r2, r2, #8
 8005554:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	69da      	ldr	r2, [r3, #28]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 0204 	bic.w	r2, r2, #4
 8005564:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69d9      	ldr	r1, [r3, #28]
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	691a      	ldr	r2, [r3, #16]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	61da      	str	r2, [r3, #28]
      break;
 8005578:	e023      	b.n	80055c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	4618      	mov	r0, r3
 8005582:	f000 fb17 	bl	8005bb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005594:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	69da      	ldr	r2, [r3, #28]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	69d9      	ldr	r1, [r3, #28]
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	021a      	lsls	r2, r3, #8
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	61da      	str	r2, [r3, #28]
      break;
 80055ba:	e002      	b.n	80055c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	75fb      	strb	r3, [r7, #23]
      break;
 80055c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3718      	adds	r7, #24
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055de:	2300      	movs	r3, #0
 80055e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d101      	bne.n	80055f0 <HAL_TIM_ConfigClockSource+0x1c>
 80055ec:	2302      	movs	r3, #2
 80055ee:	e0b4      	b.n	800575a <HAL_TIM_ConfigClockSource+0x186>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800560e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005616:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005628:	d03e      	beq.n	80056a8 <HAL_TIM_ConfigClockSource+0xd4>
 800562a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800562e:	f200 8087 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005636:	f000 8086 	beq.w	8005746 <HAL_TIM_ConfigClockSource+0x172>
 800563a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800563e:	d87f      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005640:	2b70      	cmp	r3, #112	@ 0x70
 8005642:	d01a      	beq.n	800567a <HAL_TIM_ConfigClockSource+0xa6>
 8005644:	2b70      	cmp	r3, #112	@ 0x70
 8005646:	d87b      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005648:	2b60      	cmp	r3, #96	@ 0x60
 800564a:	d050      	beq.n	80056ee <HAL_TIM_ConfigClockSource+0x11a>
 800564c:	2b60      	cmp	r3, #96	@ 0x60
 800564e:	d877      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005650:	2b50      	cmp	r3, #80	@ 0x50
 8005652:	d03c      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0xfa>
 8005654:	2b50      	cmp	r3, #80	@ 0x50
 8005656:	d873      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005658:	2b40      	cmp	r3, #64	@ 0x40
 800565a:	d058      	beq.n	800570e <HAL_TIM_ConfigClockSource+0x13a>
 800565c:	2b40      	cmp	r3, #64	@ 0x40
 800565e:	d86f      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b30      	cmp	r3, #48	@ 0x30
 8005662:	d064      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x15a>
 8005664:	2b30      	cmp	r3, #48	@ 0x30
 8005666:	d86b      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005668:	2b20      	cmp	r3, #32
 800566a:	d060      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x15a>
 800566c:	2b20      	cmp	r3, #32
 800566e:	d867      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
 8005670:	2b00      	cmp	r3, #0
 8005672:	d05c      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x15a>
 8005674:	2b10      	cmp	r3, #16
 8005676:	d05a      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x15a>
 8005678:	e062      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800568a:	f000 fb63 	bl	8005d54 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800569c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	609a      	str	r2, [r3, #8]
      break;
 80056a6:	e04f      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056b8:	f000 fb4c 	bl	8005d54 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689a      	ldr	r2, [r3, #8]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056ca:	609a      	str	r2, [r3, #8]
      break;
 80056cc:	e03c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056da:	461a      	mov	r2, r3
 80056dc:	f000 fac0 	bl	8005c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2150      	movs	r1, #80	@ 0x50
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 fb19 	bl	8005d1e <TIM_ITRx_SetConfig>
      break;
 80056ec:	e02c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056fa:	461a      	mov	r2, r3
 80056fc:	f000 fadf 	bl	8005cbe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2160      	movs	r1, #96	@ 0x60
 8005706:	4618      	mov	r0, r3
 8005708:	f000 fb09 	bl	8005d1e <TIM_ITRx_SetConfig>
      break;
 800570c:	e01c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800571a:	461a      	mov	r2, r3
 800571c:	f000 faa0 	bl	8005c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2140      	movs	r1, #64	@ 0x40
 8005726:	4618      	mov	r0, r3
 8005728:	f000 faf9 	bl	8005d1e <TIM_ITRx_SetConfig>
      break;
 800572c:	e00c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4619      	mov	r1, r3
 8005738:	4610      	mov	r0, r2
 800573a:	f000 faf0 	bl	8005d1e <TIM_ITRx_SetConfig>
      break;
 800573e:	e003      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
      break;
 8005744:	e000      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005746:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005758:	7bfb      	ldrb	r3, [r7, #15]
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}

08005762 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005762:	b480      	push	{r7}
 8005764:	b083      	sub	sp, #12
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800576a:	bf00      	nop
 800576c:	370c      	adds	r7, #12
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr

08005776 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005776:	b480      	push	{r7}
 8005778:	b083      	sub	sp, #12
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800578a:	b480      	push	{r7}
 800578c:	b083      	sub	sp, #12
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005792:	bf00      	nop
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057a6:	bf00      	nop
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
	...

080057b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a43      	ldr	r2, [pc, #268]	@ (80058d4 <TIM_Base_SetConfig+0x120>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <TIM_Base_SetConfig+0x40>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057d2:	d00f      	beq.n	80057f4 <TIM_Base_SetConfig+0x40>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a40      	ldr	r2, [pc, #256]	@ (80058d8 <TIM_Base_SetConfig+0x124>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00b      	beq.n	80057f4 <TIM_Base_SetConfig+0x40>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a3f      	ldr	r2, [pc, #252]	@ (80058dc <TIM_Base_SetConfig+0x128>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d007      	beq.n	80057f4 <TIM_Base_SetConfig+0x40>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a3e      	ldr	r2, [pc, #248]	@ (80058e0 <TIM_Base_SetConfig+0x12c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d003      	beq.n	80057f4 <TIM_Base_SetConfig+0x40>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a3d      	ldr	r2, [pc, #244]	@ (80058e4 <TIM_Base_SetConfig+0x130>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d108      	bne.n	8005806 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a32      	ldr	r2, [pc, #200]	@ (80058d4 <TIM_Base_SetConfig+0x120>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d02b      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005814:	d027      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a2f      	ldr	r2, [pc, #188]	@ (80058d8 <TIM_Base_SetConfig+0x124>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d023      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a2e      	ldr	r2, [pc, #184]	@ (80058dc <TIM_Base_SetConfig+0x128>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d01f      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a2d      	ldr	r2, [pc, #180]	@ (80058e0 <TIM_Base_SetConfig+0x12c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d01b      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a2c      	ldr	r2, [pc, #176]	@ (80058e4 <TIM_Base_SetConfig+0x130>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d017      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a2b      	ldr	r2, [pc, #172]	@ (80058e8 <TIM_Base_SetConfig+0x134>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d013      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a2a      	ldr	r2, [pc, #168]	@ (80058ec <TIM_Base_SetConfig+0x138>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d00f      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a29      	ldr	r2, [pc, #164]	@ (80058f0 <TIM_Base_SetConfig+0x13c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d00b      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a28      	ldr	r2, [pc, #160]	@ (80058f4 <TIM_Base_SetConfig+0x140>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d007      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a27      	ldr	r2, [pc, #156]	@ (80058f8 <TIM_Base_SetConfig+0x144>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d003      	beq.n	8005866 <TIM_Base_SetConfig+0xb2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a26      	ldr	r2, [pc, #152]	@ (80058fc <TIM_Base_SetConfig+0x148>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d108      	bne.n	8005878 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800586c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	4313      	orrs	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	689a      	ldr	r2, [r3, #8]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a0e      	ldr	r2, [pc, #56]	@ (80058d4 <TIM_Base_SetConfig+0x120>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d003      	beq.n	80058a6 <TIM_Base_SetConfig+0xf2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a10      	ldr	r2, [pc, #64]	@ (80058e4 <TIM_Base_SetConfig+0x130>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d103      	bne.n	80058ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f043 0204 	orr.w	r2, r3, #4
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	601a      	str	r2, [r3, #0]
}
 80058c6:	bf00      	nop
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40010000 	.word	0x40010000
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800
 80058e0:	40000c00 	.word	0x40000c00
 80058e4:	40010400 	.word	0x40010400
 80058e8:	40014000 	.word	0x40014000
 80058ec:	40014400 	.word	0x40014400
 80058f0:	40014800 	.word	0x40014800
 80058f4:	40001800 	.word	0x40001800
 80058f8:	40001c00 	.word	0x40001c00
 80058fc:	40002000 	.word	0x40002000

08005900 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005900:	b480      	push	{r7}
 8005902:	b087      	sub	sp, #28
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a1b      	ldr	r3, [r3, #32]
 8005914:	f023 0201 	bic.w	r2, r3, #1
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800592e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f023 0303 	bic.w	r3, r3, #3
 8005936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	4313      	orrs	r3, r2
 8005940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	f023 0302 	bic.w	r3, r3, #2
 8005948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a20      	ldr	r2, [pc, #128]	@ (80059d8 <TIM_OC1_SetConfig+0xd8>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d003      	beq.n	8005964 <TIM_OC1_SetConfig+0x64>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a1f      	ldr	r2, [pc, #124]	@ (80059dc <TIM_OC1_SetConfig+0xdc>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d10c      	bne.n	800597e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f023 0308 	bic.w	r3, r3, #8
 800596a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f023 0304 	bic.w	r3, r3, #4
 800597c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a15      	ldr	r2, [pc, #84]	@ (80059d8 <TIM_OC1_SetConfig+0xd8>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d003      	beq.n	800598e <TIM_OC1_SetConfig+0x8e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a14      	ldr	r2, [pc, #80]	@ (80059dc <TIM_OC1_SetConfig+0xdc>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d111      	bne.n	80059b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800599c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	697a      	ldr	r2, [r7, #20]
 80059ca:	621a      	str	r2, [r3, #32]
}
 80059cc:	bf00      	nop
 80059ce:	371c      	adds	r7, #28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr
 80059d8:	40010000 	.word	0x40010000
 80059dc:	40010400 	.word	0x40010400

080059e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	f023 0210 	bic.w	r2, r3, #16
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	021b      	lsls	r3, r3, #8
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f023 0320 	bic.w	r3, r3, #32
 8005a2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a22      	ldr	r2, [pc, #136]	@ (8005ac4 <TIM_OC2_SetConfig+0xe4>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d003      	beq.n	8005a48 <TIM_OC2_SetConfig+0x68>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a21      	ldr	r2, [pc, #132]	@ (8005ac8 <TIM_OC2_SetConfig+0xe8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d10d      	bne.n	8005a64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	011b      	lsls	r3, r3, #4
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a17      	ldr	r2, [pc, #92]	@ (8005ac4 <TIM_OC2_SetConfig+0xe4>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <TIM_OC2_SetConfig+0x94>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a16      	ldr	r2, [pc, #88]	@ (8005ac8 <TIM_OC2_SetConfig+0xe8>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d113      	bne.n	8005a9c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	695b      	ldr	r3, [r3, #20]
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	621a      	str	r2, [r3, #32]
}
 8005ab6:	bf00      	nop
 8005ab8:	371c      	adds	r7, #28
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40010000 	.word	0x40010000
 8005ac8:	40010400 	.word	0x40010400

08005acc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69db      	ldr	r3, [r3, #28]
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 0303 	bic.w	r3, r3, #3
 8005b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	021b      	lsls	r3, r3, #8
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a21      	ldr	r2, [pc, #132]	@ (8005bac <TIM_OC3_SetConfig+0xe0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d003      	beq.n	8005b32 <TIM_OC3_SetConfig+0x66>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a20      	ldr	r2, [pc, #128]	@ (8005bb0 <TIM_OC3_SetConfig+0xe4>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d10d      	bne.n	8005b4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	021b      	lsls	r3, r3, #8
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a16      	ldr	r2, [pc, #88]	@ (8005bac <TIM_OC3_SetConfig+0xe0>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d003      	beq.n	8005b5e <TIM_OC3_SetConfig+0x92>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a15      	ldr	r2, [pc, #84]	@ (8005bb0 <TIM_OC3_SetConfig+0xe4>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d113      	bne.n	8005b86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	011b      	lsls	r3, r3, #4
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	685a      	ldr	r2, [r3, #4]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	621a      	str	r2, [r3, #32]
}
 8005ba0:	bf00      	nop
 8005ba2:	371c      	adds	r7, #28
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr
 8005bac:	40010000 	.word	0x40010000
 8005bb0:	40010400 	.word	0x40010400

08005bb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005bfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	031b      	lsls	r3, r3, #12
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a12      	ldr	r2, [pc, #72]	@ (8005c58 <TIM_OC4_SetConfig+0xa4>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_OC4_SetConfig+0x68>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a11      	ldr	r2, [pc, #68]	@ (8005c5c <TIM_OC4_SetConfig+0xa8>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d109      	bne.n	8005c30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	019b      	lsls	r3, r3, #6
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	621a      	str	r2, [r3, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	371c      	adds	r7, #28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	40010000 	.word	0x40010000
 8005c5c:	40010400 	.word	0x40010400

08005c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	f023 0201 	bic.w	r2, r3, #1
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f023 030a 	bic.w	r3, r3, #10
 8005c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	621a      	str	r2, [r3, #32]
}
 8005cb2:	bf00      	nop
 8005cb4:	371c      	adds	r7, #28
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b087      	sub	sp, #28
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	60f8      	str	r0, [r7, #12]
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6a1b      	ldr	r3, [r3, #32]
 8005cd4:	f023 0210 	bic.w	r2, r3, #16
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ce8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	031b      	lsls	r3, r3, #12
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cfa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	011b      	lsls	r3, r3, #4
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	621a      	str	r2, [r3, #32]
}
 8005d12:	bf00      	nop
 8005d14:	371c      	adds	r7, #28
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b085      	sub	sp, #20
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
 8005d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f043 0307 	orr.w	r3, r3, #7
 8005d40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	609a      	str	r2, [r3, #8]
}
 8005d48:	bf00      	nop
 8005d4a:	3714      	adds	r7, #20
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	021a      	lsls	r2, r3, #8
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	431a      	orrs	r2, r3
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	609a      	str	r2, [r3, #8]
}
 8005d88:	bf00      	nop
 8005d8a:	371c      	adds	r7, #28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 031f 	and.w	r3, r3, #31
 8005da6:	2201      	movs	r2, #1
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6a1a      	ldr	r2, [r3, #32]
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	43db      	mvns	r3, r3
 8005db6:	401a      	ands	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6a1a      	ldr	r2, [r3, #32]
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f003 031f 	and.w	r3, r3, #31
 8005dc6:	6879      	ldr	r1, [r7, #4]
 8005dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8005dcc:	431a      	orrs	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	621a      	str	r2, [r3, #32]
}
 8005dd2:	bf00      	nop
 8005dd4:	371c      	adds	r7, #28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
	...

08005de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e05a      	b.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a21      	ldr	r2, [pc, #132]	@ (8005ebc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d022      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e44:	d01d      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8005ec0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d018      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a1b      	ldr	r2, [pc, #108]	@ (8005ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d013      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a1a      	ldr	r2, [pc, #104]	@ (8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00e      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a18      	ldr	r2, [pc, #96]	@ (8005ecc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d009      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a17      	ldr	r2, [pc, #92]	@ (8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d004      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a15      	ldr	r2, [pc, #84]	@ (8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d10c      	bne.n	8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40010000 	.word	0x40010000
 8005ec0:	40000400 	.word	0x40000400
 8005ec4:	40000800 	.word	0x40000800
 8005ec8:	40000c00 	.word	0x40000c00
 8005ecc:	40010400 	.word	0x40010400
 8005ed0:	40014000 	.word	0x40014000
 8005ed4:	40001800 	.word	0x40001800

08005ed8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e03d      	b.n	8005f70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e042      	b.n	800603c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7fb ff08 	bl	8001de0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2224      	movs	r2, #36	@ 0x24
 8005fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68da      	ldr	r2, [r3, #12]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fe6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 f973 	bl	80062d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	691a      	ldr	r2, [r3, #16]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ffc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	695a      	ldr	r2, [r3, #20]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800600c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800601c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2220      	movs	r2, #32
 8006028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2220      	movs	r2, #32
 8006030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3708      	adds	r7, #8
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b08a      	sub	sp, #40	@ 0x28
 8006048:	af02      	add	r7, sp, #8
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	4613      	mov	r3, r2
 8006052:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b20      	cmp	r3, #32
 8006062:	d175      	bne.n	8006150 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d002      	beq.n	8006070 <HAL_UART_Transmit+0x2c>
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e06e      	b.n	8006152 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2221      	movs	r2, #33	@ 0x21
 800607e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006082:	f7fc f8c3 	bl	800220c <HAL_GetTick>
 8006086:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	88fa      	ldrh	r2, [r7, #6]
 800608c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	88fa      	ldrh	r2, [r7, #6]
 8006092:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609c:	d108      	bne.n	80060b0 <HAL_UART_Transmit+0x6c>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d104      	bne.n	80060b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80060a6:	2300      	movs	r3, #0
 80060a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	61bb      	str	r3, [r7, #24]
 80060ae:	e003      	b.n	80060b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060b4:	2300      	movs	r3, #0
 80060b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060b8:	e02e      	b.n	8006118 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2200      	movs	r2, #0
 80060c2:	2180      	movs	r1, #128	@ 0x80
 80060c4:	68f8      	ldr	r0, [r7, #12]
 80060c6:	f000 f848 	bl	800615a <UART_WaitOnFlagUntilTimeout>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d005      	beq.n	80060dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e03a      	b.n	8006152 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	3302      	adds	r3, #2
 80060f6:	61bb      	str	r3, [r7, #24]
 80060f8:	e007      	b.n	800610a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	781a      	ldrb	r2, [r3, #0]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	3301      	adds	r3, #1
 8006108:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800610e:	b29b      	uxth	r3, r3
 8006110:	3b01      	subs	r3, #1
 8006112:	b29a      	uxth	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800611c:	b29b      	uxth	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1cb      	bne.n	80060ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2200      	movs	r2, #0
 800612a:	2140      	movs	r1, #64	@ 0x40
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 f814 	bl	800615a <UART_WaitOnFlagUntilTimeout>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e006      	b.n	8006152 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2220      	movs	r2, #32
 8006148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800614c:	2300      	movs	r3, #0
 800614e:	e000      	b.n	8006152 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006150:	2302      	movs	r3, #2
  }
}
 8006152:	4618      	mov	r0, r3
 8006154:	3720      	adds	r7, #32
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800615a:	b580      	push	{r7, lr}
 800615c:	b086      	sub	sp, #24
 800615e:	af00      	add	r7, sp, #0
 8006160:	60f8      	str	r0, [r7, #12]
 8006162:	60b9      	str	r1, [r7, #8]
 8006164:	603b      	str	r3, [r7, #0]
 8006166:	4613      	mov	r3, r2
 8006168:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800616a:	e03b      	b.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800616c:	6a3b      	ldr	r3, [r7, #32]
 800616e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006172:	d037      	beq.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006174:	f7fc f84a 	bl	800220c <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	6a3a      	ldr	r2, [r7, #32]
 8006180:	429a      	cmp	r2, r3
 8006182:	d302      	bcc.n	800618a <UART_WaitOnFlagUntilTimeout+0x30>
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d101      	bne.n	800618e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e03a      	b.n	8006204 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	2b00      	cmp	r3, #0
 800619a:	d023      	beq.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2b80      	cmp	r3, #128	@ 0x80
 80061a0:	d020      	beq.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	2b40      	cmp	r3, #64	@ 0x40
 80061a6:	d01d      	beq.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0308 	and.w	r3, r3, #8
 80061b2:	2b08      	cmp	r3, #8
 80061b4:	d116      	bne.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80061b6:	2300      	movs	r3, #0
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	617b      	str	r3, [r7, #20]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	617b      	str	r3, [r7, #20]
 80061ca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 f81d 	bl	800620c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2208      	movs	r2, #8
 80061d6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e00f      	b.n	8006204 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	4013      	ands	r3, r2
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	bf0c      	ite	eq
 80061f4:	2301      	moveq	r3, #1
 80061f6:	2300      	movne	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	461a      	mov	r2, r3
 80061fc:	79fb      	ldrb	r3, [r7, #7]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d0b4      	beq.n	800616c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3718      	adds	r7, #24
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800620c:	b480      	push	{r7}
 800620e:	b095      	sub	sp, #84	@ 0x54
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006226:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800622a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	330c      	adds	r3, #12
 8006232:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006234:	643a      	str	r2, [r7, #64]	@ 0x40
 8006236:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800623a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e5      	bne.n	8006214 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3314      	adds	r3, #20
 800624e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	6a3b      	ldr	r3, [r7, #32]
 8006252:	e853 3f00 	ldrex	r3, [r3]
 8006256:	61fb      	str	r3, [r7, #28]
   return(result);
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	f023 0301 	bic.w	r3, r3, #1
 800625e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	3314      	adds	r3, #20
 8006266:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006268:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800626a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800626e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006270:	e841 2300 	strex	r3, r2, [r1]
 8006274:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e5      	bne.n	8006248 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006280:	2b01      	cmp	r3, #1
 8006282:	d119      	bne.n	80062b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	330c      	adds	r3, #12
 800628a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	e853 3f00 	ldrex	r3, [r3]
 8006292:	60bb      	str	r3, [r7, #8]
   return(result);
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f023 0310 	bic.w	r3, r3, #16
 800629a:	647b      	str	r3, [r7, #68]	@ 0x44
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	330c      	adds	r3, #12
 80062a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062a4:	61ba      	str	r2, [r7, #24]
 80062a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a8:	6979      	ldr	r1, [r7, #20]
 80062aa:	69ba      	ldr	r2, [r7, #24]
 80062ac:	e841 2300 	strex	r3, r2, [r1]
 80062b0:	613b      	str	r3, [r7, #16]
   return(result);
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1e5      	bne.n	8006284 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2220      	movs	r2, #32
 80062bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80062c6:	bf00      	nop
 80062c8:	3754      	adds	r7, #84	@ 0x54
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
	...

080062d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062d8:	b0c0      	sub	sp, #256	@ 0x100
 80062da:	af00      	add	r7, sp, #0
 80062dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80062ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f0:	68d9      	ldr	r1, [r3, #12]
 80062f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	ea40 0301 	orr.w	r3, r0, r1
 80062fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80062fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	431a      	orrs	r2, r3
 800630c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	431a      	orrs	r2, r3
 8006314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006318:	69db      	ldr	r3, [r3, #28]
 800631a:	4313      	orrs	r3, r2
 800631c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800632c:	f021 010c 	bic.w	r1, r1, #12
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800633a:	430b      	orrs	r3, r1
 800633c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800633e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	695b      	ldr	r3, [r3, #20]
 8006346:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800634a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800634e:	6999      	ldr	r1, [r3, #24]
 8006350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	ea40 0301 	orr.w	r3, r0, r1
 800635a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	4b8f      	ldr	r3, [pc, #572]	@ (80065a0 <UART_SetConfig+0x2cc>)
 8006364:	429a      	cmp	r2, r3
 8006366:	d005      	beq.n	8006374 <UART_SetConfig+0xa0>
 8006368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	4b8d      	ldr	r3, [pc, #564]	@ (80065a4 <UART_SetConfig+0x2d0>)
 8006370:	429a      	cmp	r2, r3
 8006372:	d104      	bne.n	800637e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006374:	f7fe fb96 	bl	8004aa4 <HAL_RCC_GetPCLK2Freq>
 8006378:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800637c:	e003      	b.n	8006386 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800637e:	f7fe fb7d 	bl	8004a7c <HAL_RCC_GetPCLK1Freq>
 8006382:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006390:	f040 810c 	bne.w	80065ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006394:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006398:	2200      	movs	r2, #0
 800639a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800639e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80063a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80063a6:	4622      	mov	r2, r4
 80063a8:	462b      	mov	r3, r5
 80063aa:	1891      	adds	r1, r2, r2
 80063ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80063ae:	415b      	adcs	r3, r3
 80063b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80063b6:	4621      	mov	r1, r4
 80063b8:	eb12 0801 	adds.w	r8, r2, r1
 80063bc:	4629      	mov	r1, r5
 80063be:	eb43 0901 	adc.w	r9, r3, r1
 80063c2:	f04f 0200 	mov.w	r2, #0
 80063c6:	f04f 0300 	mov.w	r3, #0
 80063ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063d6:	4690      	mov	r8, r2
 80063d8:	4699      	mov	r9, r3
 80063da:	4623      	mov	r3, r4
 80063dc:	eb18 0303 	adds.w	r3, r8, r3
 80063e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80063e4:	462b      	mov	r3, r5
 80063e6:	eb49 0303 	adc.w	r3, r9, r3
 80063ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80063fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80063fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006402:	460b      	mov	r3, r1
 8006404:	18db      	adds	r3, r3, r3
 8006406:	653b      	str	r3, [r7, #80]	@ 0x50
 8006408:	4613      	mov	r3, r2
 800640a:	eb42 0303 	adc.w	r3, r2, r3
 800640e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006410:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006414:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006418:	f7fa fbd6 	bl	8000bc8 <__aeabi_uldivmod>
 800641c:	4602      	mov	r2, r0
 800641e:	460b      	mov	r3, r1
 8006420:	4b61      	ldr	r3, [pc, #388]	@ (80065a8 <UART_SetConfig+0x2d4>)
 8006422:	fba3 2302 	umull	r2, r3, r3, r2
 8006426:	095b      	lsrs	r3, r3, #5
 8006428:	011c      	lsls	r4, r3, #4
 800642a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800642e:	2200      	movs	r2, #0
 8006430:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006434:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006438:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800643c:	4642      	mov	r2, r8
 800643e:	464b      	mov	r3, r9
 8006440:	1891      	adds	r1, r2, r2
 8006442:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006444:	415b      	adcs	r3, r3
 8006446:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006448:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800644c:	4641      	mov	r1, r8
 800644e:	eb12 0a01 	adds.w	sl, r2, r1
 8006452:	4649      	mov	r1, r9
 8006454:	eb43 0b01 	adc.w	fp, r3, r1
 8006458:	f04f 0200 	mov.w	r2, #0
 800645c:	f04f 0300 	mov.w	r3, #0
 8006460:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006464:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006468:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800646c:	4692      	mov	sl, r2
 800646e:	469b      	mov	fp, r3
 8006470:	4643      	mov	r3, r8
 8006472:	eb1a 0303 	adds.w	r3, sl, r3
 8006476:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800647a:	464b      	mov	r3, r9
 800647c:	eb4b 0303 	adc.w	r3, fp, r3
 8006480:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006490:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006494:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006498:	460b      	mov	r3, r1
 800649a:	18db      	adds	r3, r3, r3
 800649c:	643b      	str	r3, [r7, #64]	@ 0x40
 800649e:	4613      	mov	r3, r2
 80064a0:	eb42 0303 	adc.w	r3, r2, r3
 80064a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80064aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80064ae:	f7fa fb8b 	bl	8000bc8 <__aeabi_uldivmod>
 80064b2:	4602      	mov	r2, r0
 80064b4:	460b      	mov	r3, r1
 80064b6:	4611      	mov	r1, r2
 80064b8:	4b3b      	ldr	r3, [pc, #236]	@ (80065a8 <UART_SetConfig+0x2d4>)
 80064ba:	fba3 2301 	umull	r2, r3, r3, r1
 80064be:	095b      	lsrs	r3, r3, #5
 80064c0:	2264      	movs	r2, #100	@ 0x64
 80064c2:	fb02 f303 	mul.w	r3, r2, r3
 80064c6:	1acb      	subs	r3, r1, r3
 80064c8:	00db      	lsls	r3, r3, #3
 80064ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80064ce:	4b36      	ldr	r3, [pc, #216]	@ (80065a8 <UART_SetConfig+0x2d4>)
 80064d0:	fba3 2302 	umull	r2, r3, r3, r2
 80064d4:	095b      	lsrs	r3, r3, #5
 80064d6:	005b      	lsls	r3, r3, #1
 80064d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80064dc:	441c      	add	r4, r3
 80064de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064e2:	2200      	movs	r2, #0
 80064e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80064ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80064f0:	4642      	mov	r2, r8
 80064f2:	464b      	mov	r3, r9
 80064f4:	1891      	adds	r1, r2, r2
 80064f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80064f8:	415b      	adcs	r3, r3
 80064fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006500:	4641      	mov	r1, r8
 8006502:	1851      	adds	r1, r2, r1
 8006504:	6339      	str	r1, [r7, #48]	@ 0x30
 8006506:	4649      	mov	r1, r9
 8006508:	414b      	adcs	r3, r1
 800650a:	637b      	str	r3, [r7, #52]	@ 0x34
 800650c:	f04f 0200 	mov.w	r2, #0
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006518:	4659      	mov	r1, fp
 800651a:	00cb      	lsls	r3, r1, #3
 800651c:	4651      	mov	r1, sl
 800651e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006522:	4651      	mov	r1, sl
 8006524:	00ca      	lsls	r2, r1, #3
 8006526:	4610      	mov	r0, r2
 8006528:	4619      	mov	r1, r3
 800652a:	4603      	mov	r3, r0
 800652c:	4642      	mov	r2, r8
 800652e:	189b      	adds	r3, r3, r2
 8006530:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006534:	464b      	mov	r3, r9
 8006536:	460a      	mov	r2, r1
 8006538:	eb42 0303 	adc.w	r3, r2, r3
 800653c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800654c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006550:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006554:	460b      	mov	r3, r1
 8006556:	18db      	adds	r3, r3, r3
 8006558:	62bb      	str	r3, [r7, #40]	@ 0x28
 800655a:	4613      	mov	r3, r2
 800655c:	eb42 0303 	adc.w	r3, r2, r3
 8006560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006562:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006566:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800656a:	f7fa fb2d 	bl	8000bc8 <__aeabi_uldivmod>
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	4b0d      	ldr	r3, [pc, #52]	@ (80065a8 <UART_SetConfig+0x2d4>)
 8006574:	fba3 1302 	umull	r1, r3, r3, r2
 8006578:	095b      	lsrs	r3, r3, #5
 800657a:	2164      	movs	r1, #100	@ 0x64
 800657c:	fb01 f303 	mul.w	r3, r1, r3
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	3332      	adds	r3, #50	@ 0x32
 8006586:	4a08      	ldr	r2, [pc, #32]	@ (80065a8 <UART_SetConfig+0x2d4>)
 8006588:	fba2 2303 	umull	r2, r3, r2, r3
 800658c:	095b      	lsrs	r3, r3, #5
 800658e:	f003 0207 	and.w	r2, r3, #7
 8006592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4422      	add	r2, r4
 800659a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800659c:	e106      	b.n	80067ac <UART_SetConfig+0x4d8>
 800659e:	bf00      	nop
 80065a0:	40011000 	.word	0x40011000
 80065a4:	40011400 	.word	0x40011400
 80065a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065b0:	2200      	movs	r2, #0
 80065b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80065b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80065ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80065be:	4642      	mov	r2, r8
 80065c0:	464b      	mov	r3, r9
 80065c2:	1891      	adds	r1, r2, r2
 80065c4:	6239      	str	r1, [r7, #32]
 80065c6:	415b      	adcs	r3, r3
 80065c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80065ce:	4641      	mov	r1, r8
 80065d0:	1854      	adds	r4, r2, r1
 80065d2:	4649      	mov	r1, r9
 80065d4:	eb43 0501 	adc.w	r5, r3, r1
 80065d8:	f04f 0200 	mov.w	r2, #0
 80065dc:	f04f 0300 	mov.w	r3, #0
 80065e0:	00eb      	lsls	r3, r5, #3
 80065e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065e6:	00e2      	lsls	r2, r4, #3
 80065e8:	4614      	mov	r4, r2
 80065ea:	461d      	mov	r5, r3
 80065ec:	4643      	mov	r3, r8
 80065ee:	18e3      	adds	r3, r4, r3
 80065f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065f4:	464b      	mov	r3, r9
 80065f6:	eb45 0303 	adc.w	r3, r5, r3
 80065fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80065fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800660a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800661a:	4629      	mov	r1, r5
 800661c:	008b      	lsls	r3, r1, #2
 800661e:	4621      	mov	r1, r4
 8006620:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006624:	4621      	mov	r1, r4
 8006626:	008a      	lsls	r2, r1, #2
 8006628:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800662c:	f7fa facc 	bl	8000bc8 <__aeabi_uldivmod>
 8006630:	4602      	mov	r2, r0
 8006632:	460b      	mov	r3, r1
 8006634:	4b60      	ldr	r3, [pc, #384]	@ (80067b8 <UART_SetConfig+0x4e4>)
 8006636:	fba3 2302 	umull	r2, r3, r3, r2
 800663a:	095b      	lsrs	r3, r3, #5
 800663c:	011c      	lsls	r4, r3, #4
 800663e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006642:	2200      	movs	r2, #0
 8006644:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006648:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800664c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006650:	4642      	mov	r2, r8
 8006652:	464b      	mov	r3, r9
 8006654:	1891      	adds	r1, r2, r2
 8006656:	61b9      	str	r1, [r7, #24]
 8006658:	415b      	adcs	r3, r3
 800665a:	61fb      	str	r3, [r7, #28]
 800665c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006660:	4641      	mov	r1, r8
 8006662:	1851      	adds	r1, r2, r1
 8006664:	6139      	str	r1, [r7, #16]
 8006666:	4649      	mov	r1, r9
 8006668:	414b      	adcs	r3, r1
 800666a:	617b      	str	r3, [r7, #20]
 800666c:	f04f 0200 	mov.w	r2, #0
 8006670:	f04f 0300 	mov.w	r3, #0
 8006674:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006678:	4659      	mov	r1, fp
 800667a:	00cb      	lsls	r3, r1, #3
 800667c:	4651      	mov	r1, sl
 800667e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006682:	4651      	mov	r1, sl
 8006684:	00ca      	lsls	r2, r1, #3
 8006686:	4610      	mov	r0, r2
 8006688:	4619      	mov	r1, r3
 800668a:	4603      	mov	r3, r0
 800668c:	4642      	mov	r2, r8
 800668e:	189b      	adds	r3, r3, r2
 8006690:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006694:	464b      	mov	r3, r9
 8006696:	460a      	mov	r2, r1
 8006698:	eb42 0303 	adc.w	r3, r2, r3
 800669c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80066a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80066ac:	f04f 0200 	mov.w	r2, #0
 80066b0:	f04f 0300 	mov.w	r3, #0
 80066b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80066b8:	4649      	mov	r1, r9
 80066ba:	008b      	lsls	r3, r1, #2
 80066bc:	4641      	mov	r1, r8
 80066be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066c2:	4641      	mov	r1, r8
 80066c4:	008a      	lsls	r2, r1, #2
 80066c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80066ca:	f7fa fa7d 	bl	8000bc8 <__aeabi_uldivmod>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	4611      	mov	r1, r2
 80066d4:	4b38      	ldr	r3, [pc, #224]	@ (80067b8 <UART_SetConfig+0x4e4>)
 80066d6:	fba3 2301 	umull	r2, r3, r3, r1
 80066da:	095b      	lsrs	r3, r3, #5
 80066dc:	2264      	movs	r2, #100	@ 0x64
 80066de:	fb02 f303 	mul.w	r3, r2, r3
 80066e2:	1acb      	subs	r3, r1, r3
 80066e4:	011b      	lsls	r3, r3, #4
 80066e6:	3332      	adds	r3, #50	@ 0x32
 80066e8:	4a33      	ldr	r2, [pc, #204]	@ (80067b8 <UART_SetConfig+0x4e4>)
 80066ea:	fba2 2303 	umull	r2, r3, r2, r3
 80066ee:	095b      	lsrs	r3, r3, #5
 80066f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066f4:	441c      	add	r4, r3
 80066f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066fa:	2200      	movs	r2, #0
 80066fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80066fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8006700:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006704:	4642      	mov	r2, r8
 8006706:	464b      	mov	r3, r9
 8006708:	1891      	adds	r1, r2, r2
 800670a:	60b9      	str	r1, [r7, #8]
 800670c:	415b      	adcs	r3, r3
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006714:	4641      	mov	r1, r8
 8006716:	1851      	adds	r1, r2, r1
 8006718:	6039      	str	r1, [r7, #0]
 800671a:	4649      	mov	r1, r9
 800671c:	414b      	adcs	r3, r1
 800671e:	607b      	str	r3, [r7, #4]
 8006720:	f04f 0200 	mov.w	r2, #0
 8006724:	f04f 0300 	mov.w	r3, #0
 8006728:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800672c:	4659      	mov	r1, fp
 800672e:	00cb      	lsls	r3, r1, #3
 8006730:	4651      	mov	r1, sl
 8006732:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006736:	4651      	mov	r1, sl
 8006738:	00ca      	lsls	r2, r1, #3
 800673a:	4610      	mov	r0, r2
 800673c:	4619      	mov	r1, r3
 800673e:	4603      	mov	r3, r0
 8006740:	4642      	mov	r2, r8
 8006742:	189b      	adds	r3, r3, r2
 8006744:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006746:	464b      	mov	r3, r9
 8006748:	460a      	mov	r2, r1
 800674a:	eb42 0303 	adc.w	r3, r2, r3
 800674e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	663b      	str	r3, [r7, #96]	@ 0x60
 800675a:	667a      	str	r2, [r7, #100]	@ 0x64
 800675c:	f04f 0200 	mov.w	r2, #0
 8006760:	f04f 0300 	mov.w	r3, #0
 8006764:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006768:	4649      	mov	r1, r9
 800676a:	008b      	lsls	r3, r1, #2
 800676c:	4641      	mov	r1, r8
 800676e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006772:	4641      	mov	r1, r8
 8006774:	008a      	lsls	r2, r1, #2
 8006776:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800677a:	f7fa fa25 	bl	8000bc8 <__aeabi_uldivmod>
 800677e:	4602      	mov	r2, r0
 8006780:	460b      	mov	r3, r1
 8006782:	4b0d      	ldr	r3, [pc, #52]	@ (80067b8 <UART_SetConfig+0x4e4>)
 8006784:	fba3 1302 	umull	r1, r3, r3, r2
 8006788:	095b      	lsrs	r3, r3, #5
 800678a:	2164      	movs	r1, #100	@ 0x64
 800678c:	fb01 f303 	mul.w	r3, r1, r3
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	011b      	lsls	r3, r3, #4
 8006794:	3332      	adds	r3, #50	@ 0x32
 8006796:	4a08      	ldr	r2, [pc, #32]	@ (80067b8 <UART_SetConfig+0x4e4>)
 8006798:	fba2 2303 	umull	r2, r3, r2, r3
 800679c:	095b      	lsrs	r3, r3, #5
 800679e:	f003 020f 	and.w	r2, r3, #15
 80067a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4422      	add	r2, r4
 80067aa:	609a      	str	r2, [r3, #8]
}
 80067ac:	bf00      	nop
 80067ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80067b2:	46bd      	mov	sp, r7
 80067b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067b8:	51eb851f 	.word	0x51eb851f

080067bc <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80067c2:	4b87      	ldr	r3, [pc, #540]	@ (80069e0 <MX_LWIP_Init+0x224>)
 80067c4:	22c0      	movs	r2, #192	@ 0xc0
 80067c6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80067c8:	4b85      	ldr	r3, [pc, #532]	@ (80069e0 <MX_LWIP_Init+0x224>)
 80067ca:	22a8      	movs	r2, #168	@ 0xa8
 80067cc:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 80067ce:	4b84      	ldr	r3, [pc, #528]	@ (80069e0 <MX_LWIP_Init+0x224>)
 80067d0:	2201      	movs	r2, #1
 80067d2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 100;
 80067d4:	4b82      	ldr	r3, [pc, #520]	@ (80069e0 <MX_LWIP_Init+0x224>)
 80067d6:	2264      	movs	r2, #100	@ 0x64
 80067d8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80067da:	4b82      	ldr	r3, [pc, #520]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80067dc:	22ff      	movs	r2, #255	@ 0xff
 80067de:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80067e0:	4b80      	ldr	r3, [pc, #512]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80067e2:	22ff      	movs	r2, #255	@ 0xff
 80067e4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80067e6:	4b7f      	ldr	r3, [pc, #508]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80067e8:	22ff      	movs	r2, #255	@ 0xff
 80067ea:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80067ec:	4b7d      	ldr	r3, [pc, #500]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80067ee:	2200      	movs	r2, #0
 80067f0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 80067f2:	4b7d      	ldr	r3, [pc, #500]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 80067f4:	22c0      	movs	r2, #192	@ 0xc0
 80067f6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 80067f8:	4b7b      	ldr	r3, [pc, #492]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 80067fa:	22a8      	movs	r2, #168	@ 0xa8
 80067fc:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 80067fe:	4b7a      	ldr	r3, [pc, #488]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006800:	2201      	movs	r2, #1
 8006802:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8006804:	4b78      	ldr	r3, [pc, #480]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006806:	2201      	movs	r2, #1
 8006808:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 800680a:	f000 fc67 	bl	80070dc <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800680e:	4b74      	ldr	r3, [pc, #464]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	061a      	lsls	r2, r3, #24
 8006814:	4b72      	ldr	r3, [pc, #456]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006816:	785b      	ldrb	r3, [r3, #1]
 8006818:	041b      	lsls	r3, r3, #16
 800681a:	431a      	orrs	r2, r3
 800681c:	4b70      	ldr	r3, [pc, #448]	@ (80069e0 <MX_LWIP_Init+0x224>)
 800681e:	789b      	ldrb	r3, [r3, #2]
 8006820:	021b      	lsls	r3, r3, #8
 8006822:	4313      	orrs	r3, r2
 8006824:	4a6e      	ldr	r2, [pc, #440]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006826:	78d2      	ldrb	r2, [r2, #3]
 8006828:	4313      	orrs	r3, r2
 800682a:	061a      	lsls	r2, r3, #24
 800682c:	4b6c      	ldr	r3, [pc, #432]	@ (80069e0 <MX_LWIP_Init+0x224>)
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	0619      	lsls	r1, r3, #24
 8006832:	4b6b      	ldr	r3, [pc, #428]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006834:	785b      	ldrb	r3, [r3, #1]
 8006836:	041b      	lsls	r3, r3, #16
 8006838:	4319      	orrs	r1, r3
 800683a:	4b69      	ldr	r3, [pc, #420]	@ (80069e0 <MX_LWIP_Init+0x224>)
 800683c:	789b      	ldrb	r3, [r3, #2]
 800683e:	021b      	lsls	r3, r3, #8
 8006840:	430b      	orrs	r3, r1
 8006842:	4967      	ldr	r1, [pc, #412]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006844:	78c9      	ldrb	r1, [r1, #3]
 8006846:	430b      	orrs	r3, r1
 8006848:	021b      	lsls	r3, r3, #8
 800684a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800684e:	431a      	orrs	r2, r3
 8006850:	4b63      	ldr	r3, [pc, #396]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	0619      	lsls	r1, r3, #24
 8006856:	4b62      	ldr	r3, [pc, #392]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006858:	785b      	ldrb	r3, [r3, #1]
 800685a:	041b      	lsls	r3, r3, #16
 800685c:	4319      	orrs	r1, r3
 800685e:	4b60      	ldr	r3, [pc, #384]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006860:	789b      	ldrb	r3, [r3, #2]
 8006862:	021b      	lsls	r3, r3, #8
 8006864:	430b      	orrs	r3, r1
 8006866:	495e      	ldr	r1, [pc, #376]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006868:	78c9      	ldrb	r1, [r1, #3]
 800686a:	430b      	orrs	r3, r1
 800686c:	0a1b      	lsrs	r3, r3, #8
 800686e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006872:	431a      	orrs	r2, r3
 8006874:	4b5a      	ldr	r3, [pc, #360]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	0619      	lsls	r1, r3, #24
 800687a:	4b59      	ldr	r3, [pc, #356]	@ (80069e0 <MX_LWIP_Init+0x224>)
 800687c:	785b      	ldrb	r3, [r3, #1]
 800687e:	041b      	lsls	r3, r3, #16
 8006880:	4319      	orrs	r1, r3
 8006882:	4b57      	ldr	r3, [pc, #348]	@ (80069e0 <MX_LWIP_Init+0x224>)
 8006884:	789b      	ldrb	r3, [r3, #2]
 8006886:	021b      	lsls	r3, r3, #8
 8006888:	430b      	orrs	r3, r1
 800688a:	4955      	ldr	r1, [pc, #340]	@ (80069e0 <MX_LWIP_Init+0x224>)
 800688c:	78c9      	ldrb	r1, [r1, #3]
 800688e:	430b      	orrs	r3, r1
 8006890:	0e1b      	lsrs	r3, r3, #24
 8006892:	4313      	orrs	r3, r2
 8006894:	4a55      	ldr	r2, [pc, #340]	@ (80069ec <MX_LWIP_Init+0x230>)
 8006896:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006898:	4b52      	ldr	r3, [pc, #328]	@ (80069e4 <MX_LWIP_Init+0x228>)
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	061a      	lsls	r2, r3, #24
 800689e:	4b51      	ldr	r3, [pc, #324]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068a0:	785b      	ldrb	r3, [r3, #1]
 80068a2:	041b      	lsls	r3, r3, #16
 80068a4:	431a      	orrs	r2, r3
 80068a6:	4b4f      	ldr	r3, [pc, #316]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068a8:	789b      	ldrb	r3, [r3, #2]
 80068aa:	021b      	lsls	r3, r3, #8
 80068ac:	4313      	orrs	r3, r2
 80068ae:	4a4d      	ldr	r2, [pc, #308]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068b0:	78d2      	ldrb	r2, [r2, #3]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	061a      	lsls	r2, r3, #24
 80068b6:	4b4b      	ldr	r3, [pc, #300]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	0619      	lsls	r1, r3, #24
 80068bc:	4b49      	ldr	r3, [pc, #292]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068be:	785b      	ldrb	r3, [r3, #1]
 80068c0:	041b      	lsls	r3, r3, #16
 80068c2:	4319      	orrs	r1, r3
 80068c4:	4b47      	ldr	r3, [pc, #284]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068c6:	789b      	ldrb	r3, [r3, #2]
 80068c8:	021b      	lsls	r3, r3, #8
 80068ca:	430b      	orrs	r3, r1
 80068cc:	4945      	ldr	r1, [pc, #276]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068ce:	78c9      	ldrb	r1, [r1, #3]
 80068d0:	430b      	orrs	r3, r1
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80068d8:	431a      	orrs	r2, r3
 80068da:	4b42      	ldr	r3, [pc, #264]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	0619      	lsls	r1, r3, #24
 80068e0:	4b40      	ldr	r3, [pc, #256]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068e2:	785b      	ldrb	r3, [r3, #1]
 80068e4:	041b      	lsls	r3, r3, #16
 80068e6:	4319      	orrs	r1, r3
 80068e8:	4b3e      	ldr	r3, [pc, #248]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068ea:	789b      	ldrb	r3, [r3, #2]
 80068ec:	021b      	lsls	r3, r3, #8
 80068ee:	430b      	orrs	r3, r1
 80068f0:	493c      	ldr	r1, [pc, #240]	@ (80069e4 <MX_LWIP_Init+0x228>)
 80068f2:	78c9      	ldrb	r1, [r1, #3]
 80068f4:	430b      	orrs	r3, r1
 80068f6:	0a1b      	lsrs	r3, r3, #8
 80068f8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80068fc:	431a      	orrs	r2, r3
 80068fe:	4b39      	ldr	r3, [pc, #228]	@ (80069e4 <MX_LWIP_Init+0x228>)
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	0619      	lsls	r1, r3, #24
 8006904:	4b37      	ldr	r3, [pc, #220]	@ (80069e4 <MX_LWIP_Init+0x228>)
 8006906:	785b      	ldrb	r3, [r3, #1]
 8006908:	041b      	lsls	r3, r3, #16
 800690a:	4319      	orrs	r1, r3
 800690c:	4b35      	ldr	r3, [pc, #212]	@ (80069e4 <MX_LWIP_Init+0x228>)
 800690e:	789b      	ldrb	r3, [r3, #2]
 8006910:	021b      	lsls	r3, r3, #8
 8006912:	430b      	orrs	r3, r1
 8006914:	4933      	ldr	r1, [pc, #204]	@ (80069e4 <MX_LWIP_Init+0x228>)
 8006916:	78c9      	ldrb	r1, [r1, #3]
 8006918:	430b      	orrs	r3, r1
 800691a:	0e1b      	lsrs	r3, r3, #24
 800691c:	4313      	orrs	r3, r2
 800691e:	4a34      	ldr	r2, [pc, #208]	@ (80069f0 <MX_LWIP_Init+0x234>)
 8006920:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006922:	4b31      	ldr	r3, [pc, #196]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	061a      	lsls	r2, r3, #24
 8006928:	4b2f      	ldr	r3, [pc, #188]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 800692a:	785b      	ldrb	r3, [r3, #1]
 800692c:	041b      	lsls	r3, r3, #16
 800692e:	431a      	orrs	r2, r3
 8006930:	4b2d      	ldr	r3, [pc, #180]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006932:	789b      	ldrb	r3, [r3, #2]
 8006934:	021b      	lsls	r3, r3, #8
 8006936:	4313      	orrs	r3, r2
 8006938:	4a2b      	ldr	r2, [pc, #172]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 800693a:	78d2      	ldrb	r2, [r2, #3]
 800693c:	4313      	orrs	r3, r2
 800693e:	061a      	lsls	r2, r3, #24
 8006940:	4b29      	ldr	r3, [pc, #164]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	0619      	lsls	r1, r3, #24
 8006946:	4b28      	ldr	r3, [pc, #160]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006948:	785b      	ldrb	r3, [r3, #1]
 800694a:	041b      	lsls	r3, r3, #16
 800694c:	4319      	orrs	r1, r3
 800694e:	4b26      	ldr	r3, [pc, #152]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006950:	789b      	ldrb	r3, [r3, #2]
 8006952:	021b      	lsls	r3, r3, #8
 8006954:	430b      	orrs	r3, r1
 8006956:	4924      	ldr	r1, [pc, #144]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006958:	78c9      	ldrb	r1, [r1, #3]
 800695a:	430b      	orrs	r3, r1
 800695c:	021b      	lsls	r3, r3, #8
 800695e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006962:	431a      	orrs	r2, r3
 8006964:	4b20      	ldr	r3, [pc, #128]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	0619      	lsls	r1, r3, #24
 800696a:	4b1f      	ldr	r3, [pc, #124]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 800696c:	785b      	ldrb	r3, [r3, #1]
 800696e:	041b      	lsls	r3, r3, #16
 8006970:	4319      	orrs	r1, r3
 8006972:	4b1d      	ldr	r3, [pc, #116]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006974:	789b      	ldrb	r3, [r3, #2]
 8006976:	021b      	lsls	r3, r3, #8
 8006978:	430b      	orrs	r3, r1
 800697a:	491b      	ldr	r1, [pc, #108]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 800697c:	78c9      	ldrb	r1, [r1, #3]
 800697e:	430b      	orrs	r3, r1
 8006980:	0a1b      	lsrs	r3, r3, #8
 8006982:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006986:	431a      	orrs	r2, r3
 8006988:	4b17      	ldr	r3, [pc, #92]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	0619      	lsls	r1, r3, #24
 800698e:	4b16      	ldr	r3, [pc, #88]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006990:	785b      	ldrb	r3, [r3, #1]
 8006992:	041b      	lsls	r3, r3, #16
 8006994:	4319      	orrs	r1, r3
 8006996:	4b14      	ldr	r3, [pc, #80]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 8006998:	789b      	ldrb	r3, [r3, #2]
 800699a:	021b      	lsls	r3, r3, #8
 800699c:	430b      	orrs	r3, r1
 800699e:	4912      	ldr	r1, [pc, #72]	@ (80069e8 <MX_LWIP_Init+0x22c>)
 80069a0:	78c9      	ldrb	r1, [r1, #3]
 80069a2:	430b      	orrs	r3, r1
 80069a4:	0e1b      	lsrs	r3, r3, #24
 80069a6:	4313      	orrs	r3, r2
 80069a8:	4a12      	ldr	r2, [pc, #72]	@ (80069f4 <MX_LWIP_Init+0x238>)
 80069aa:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 80069ac:	4b12      	ldr	r3, [pc, #72]	@ (80069f8 <MX_LWIP_Init+0x23c>)
 80069ae:	9302      	str	r3, [sp, #8]
 80069b0:	4b12      	ldr	r3, [pc, #72]	@ (80069fc <MX_LWIP_Init+0x240>)
 80069b2:	9301      	str	r3, [sp, #4]
 80069b4:	2300      	movs	r3, #0
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	4b0e      	ldr	r3, [pc, #56]	@ (80069f4 <MX_LWIP_Init+0x238>)
 80069ba:	4a0d      	ldr	r2, [pc, #52]	@ (80069f0 <MX_LWIP_Init+0x234>)
 80069bc:	490b      	ldr	r1, [pc, #44]	@ (80069ec <MX_LWIP_Init+0x230>)
 80069be:	4810      	ldr	r0, [pc, #64]	@ (8006a00 <MX_LWIP_Init+0x244>)
 80069c0:	f001 f876 	bl	8007ab0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80069c4:	480e      	ldr	r0, [pc, #56]	@ (8006a00 <MX_LWIP_Init+0x244>)
 80069c6:	f001 fa21 	bl	8007e0c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 80069ca:	480d      	ldr	r0, [pc, #52]	@ (8006a00 <MX_LWIP_Init+0x244>)
 80069cc:	f001 fa2e 	bl	8007e2c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80069d0:	490c      	ldr	r1, [pc, #48]	@ (8006a04 <MX_LWIP_Init+0x248>)
 80069d2:	480b      	ldr	r0, [pc, #44]	@ (8006a00 <MX_LWIP_Init+0x244>)
 80069d4:	f001 fb2c 	bl	8008030 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80069d8:	bf00      	nop
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	200003dc 	.word	0x200003dc
 80069e4:	200003e0 	.word	0x200003e0
 80069e8:	200003e4 	.word	0x200003e4
 80069ec:	200003d0 	.word	0x200003d0
 80069f0:	200003d4 	.word	0x200003d4
 80069f4:	200003d8 	.word	0x200003d8
 80069f8:	0800b3d5 	.word	0x0800b3d5
 80069fc:	08006c61 	.word	0x08006c61
 8006a00:	2000039c 	.word	0x2000039c
 8006a04:	08006a09 	.word	0x08006a09

08006a08 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006a28:	4b44      	ldr	r3, [pc, #272]	@ (8006b3c <low_level_init+0x120>)
 8006a2a:	4a45      	ldr	r2, [pc, #276]	@ (8006b40 <low_level_init+0x124>)
 8006a2c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8006a32:	2380      	movs	r3, #128	@ 0x80
 8006a34:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8006a36:	23e1      	movs	r3, #225	@ 0xe1
 8006a38:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8006a42:	2300      	movs	r3, #0
 8006a44:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8006a46:	4a3d      	ldr	r2, [pc, #244]	@ (8006b3c <low_level_init+0x120>)
 8006a48:	f107 0308 	add.w	r3, r7, #8
 8006a4c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8006b3c <low_level_init+0x120>)
 8006a50:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006a54:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8006a56:	4b39      	ldr	r3, [pc, #228]	@ (8006b3c <low_level_init+0x120>)
 8006a58:	4a3a      	ldr	r2, [pc, #232]	@ (8006b44 <low_level_init+0x128>)
 8006a5a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006a5c:	4b37      	ldr	r3, [pc, #220]	@ (8006b3c <low_level_init+0x120>)
 8006a5e:	4a3a      	ldr	r2, [pc, #232]	@ (8006b48 <low_level_init+0x12c>)
 8006a60:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8006a62:	4b36      	ldr	r3, [pc, #216]	@ (8006b3c <low_level_init+0x120>)
 8006a64:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8006a68:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006a6a:	4834      	ldr	r0, [pc, #208]	@ (8006b3c <low_level_init+0x120>)
 8006a6c:	f7fb ff82 	bl	8002974 <HAL_ETH_Init>
 8006a70:	4603      	mov	r3, r0
 8006a72:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006a74:	2238      	movs	r2, #56	@ 0x38
 8006a76:	2100      	movs	r1, #0
 8006a78:	4834      	ldr	r0, [pc, #208]	@ (8006b4c <low_level_init+0x130>)
 8006a7a:	f005 fc2f 	bl	800c2dc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006a7e:	4b33      	ldr	r3, [pc, #204]	@ (8006b4c <low_level_init+0x130>)
 8006a80:	2221      	movs	r2, #33	@ 0x21
 8006a82:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8006a84:	4b31      	ldr	r3, [pc, #196]	@ (8006b4c <low_level_init+0x130>)
 8006a86:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8006a8a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8006a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8006b4c <low_level_init+0x130>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8006a92:	482f      	ldr	r0, [pc, #188]	@ (8006b50 <low_level_init+0x134>)
 8006a94:	f000 fed4 	bl	8007840 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2206      	movs	r2, #6
 8006a9c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006aa0:	4b26      	ldr	r3, [pc, #152]	@ (8006b3c <low_level_init+0x120>)
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	781a      	ldrb	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006aac:	4b23      	ldr	r3, [pc, #140]	@ (8006b3c <low_level_init+0x120>)
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	785a      	ldrb	r2, [r3, #1]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006ab8:	4b20      	ldr	r3, [pc, #128]	@ (8006b3c <low_level_init+0x120>)
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	789a      	ldrb	r2, [r3, #2]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8006b3c <low_level_init+0x120>)
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	78da      	ldrb	r2, [r3, #3]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8006b3c <low_level_init+0x120>)
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	791a      	ldrb	r2, [r3, #4]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006adc:	4b17      	ldr	r3, [pc, #92]	@ (8006b3c <low_level_init+0x120>)
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	795a      	ldrb	r2, [r3, #5]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8006aee:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006af6:	f043 030a 	orr.w	r3, r3, #10
 8006afa:	b2da      	uxtb	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8006b02:	4914      	ldr	r1, [pc, #80]	@ (8006b54 <low_level_init+0x138>)
 8006b04:	4814      	ldr	r0, [pc, #80]	@ (8006b58 <low_level_init+0x13c>)
 8006b06:	f7fb fa14 	bl	8001f32 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8006b0a:	4813      	ldr	r0, [pc, #76]	@ (8006b58 <low_level_init+0x13c>)
 8006b0c:	f7fb fa43 	bl	8001f96 <LAN8742_Init>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d006      	beq.n	8006b24 <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f001 fa5a 	bl	8007fd0 <netif_set_link_down>
    netif_set_down(netif);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f001 f9f1 	bl	8007f04 <netif_set_down>
 8006b22:	e008      	b.n	8006b36 <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d103      	bne.n	8006b32 <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fa04 	bl	8006f38 <ethernet_link_check_state>
 8006b30:	e001      	b.n	8006b36 <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 8006b32:	f7fa fd27 	bl	8001584 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	20004eb4 	.word	0x20004eb4
 8006b40:	40028000 	.word	0x40028000
 8006b44:	20004e14 	.word	0x20004e14
 8006b48:	20004d74 	.word	0x20004d74
 8006b4c:	20004f64 	.word	0x20004f64
 8006b50:	0800f648 	.word	0x0800f648
 8006b54:	2000000c 	.word	0x2000000c
 8006b58:	20004f9c 	.word	0x20004f9c

08006b5c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b092      	sub	sp, #72	@ 0x48
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8006b74:	f107 030c 	add.w	r3, r7, #12
 8006b78:	2230      	movs	r2, #48	@ 0x30
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f005 fbad 	bl	800c2dc <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8006b82:	f107 030c 	add.w	r3, r7, #12
 8006b86:	2230      	movs	r2, #48	@ 0x30
 8006b88:	2100      	movs	r1, #0
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f005 fba6 	bl	800c2dc <memset>

  for(q = p; q != NULL; q = q->next)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b94:	e045      	b.n	8006c22 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8006b96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b98:	2b03      	cmp	r3, #3
 8006b9a:	d902      	bls.n	8006ba2 <low_level_output+0x46>
      return ERR_IF;
 8006b9c:	f06f 030b 	mvn.w	r3, #11
 8006ba0:	e055      	b.n	8006c4e <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 8006ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ba4:	6859      	ldr	r1, [r3, #4]
 8006ba6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ba8:	4613      	mov	r3, r2
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	4413      	add	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	3348      	adds	r3, #72	@ 0x48
 8006bb2:	443b      	add	r3, r7
 8006bb4:	3b3c      	subs	r3, #60	@ 0x3c
 8006bb6:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8006bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bba:	895b      	ldrh	r3, [r3, #10]
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	005b      	lsls	r3, r3, #1
 8006bc4:	4413      	add	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	3348      	adds	r3, #72	@ 0x48
 8006bca:	443b      	add	r3, r7
 8006bcc:	3b38      	subs	r3, #56	@ 0x38
 8006bce:	6019      	str	r1, [r3, #0]

    if(i>0)
 8006bd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d011      	beq.n	8006bfa <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8006bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bd8:	1e5a      	subs	r2, r3, #1
 8006bda:	f107 000c 	add.w	r0, r7, #12
 8006bde:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006be0:	460b      	mov	r3, r1
 8006be2:	005b      	lsls	r3, r3, #1
 8006be4:	440b      	add	r3, r1
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	18c1      	adds	r1, r0, r3
 8006bea:	4613      	mov	r3, r2
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	4413      	add	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	3348      	adds	r3, #72	@ 0x48
 8006bf4:	443b      	add	r3, r7
 8006bf6:	3b34      	subs	r3, #52	@ 0x34
 8006bf8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8006bfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d109      	bne.n	8006c16 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8006c02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c04:	4613      	mov	r3, r2
 8006c06:	005b      	lsls	r3, r3, #1
 8006c08:	4413      	add	r3, r2
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	3348      	adds	r3, #72	@ 0x48
 8006c0e:	443b      	add	r3, r7
 8006c10:	3b34      	subs	r3, #52	@ 0x34
 8006c12:	2200      	movs	r2, #0
 8006c14:	601a      	str	r2, [r3, #0]
    }

    i++;
 8006c16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c18:	3301      	adds	r3, #1
 8006c1a:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8006c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1b6      	bne.n	8006b96 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	891b      	ldrh	r3, [r3, #8]
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8006c58 <low_level_output+0xfc>)
 8006c30:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8006c32:	4a09      	ldr	r2, [pc, #36]	@ (8006c58 <low_level_output+0xfc>)
 8006c34:	f107 030c 	add.w	r3, r7, #12
 8006c38:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8006c3a:	4a07      	ldr	r2, [pc, #28]	@ (8006c58 <low_level_output+0xfc>)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8006c40:	2214      	movs	r2, #20
 8006c42:	4905      	ldr	r1, [pc, #20]	@ (8006c58 <low_level_output+0xfc>)
 8006c44:	4805      	ldr	r0, [pc, #20]	@ (8006c5c <low_level_output+0x100>)
 8006c46:	f7fc f820 	bl	8002c8a <HAL_ETH_Transmit>

  return errval;
 8006c4a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3748      	adds	r7, #72	@ 0x48
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	20004f64 	.word	0x20004f64
 8006c5c:	20004eb4 	.word	0x20004eb4

08006c60 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d106      	bne.n	8006c7c <ethernetif_init+0x1c>
 8006c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ca8 <ethernetif_init+0x48>)
 8006c70:	f240 126f 	movw	r2, #367	@ 0x16f
 8006c74:	490d      	ldr	r1, [pc, #52]	@ (8006cac <ethernetif_init+0x4c>)
 8006c76:	480e      	ldr	r0, [pc, #56]	@ (8006cb0 <ethernetif_init+0x50>)
 8006c78:	f005 f9d8 	bl	800c02c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2273      	movs	r2, #115	@ 0x73
 8006c80:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2274      	movs	r2, #116	@ 0x74
 8006c88:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a09      	ldr	r2, [pc, #36]	@ (8006cb4 <ethernetif_init+0x54>)
 8006c90:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a08      	ldr	r2, [pc, #32]	@ (8006cb8 <ethernetif_init+0x58>)
 8006c96:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f7ff febf 	bl	8006a1c <low_level_init>

  return ERR_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	0800e0c0 	.word	0x0800e0c0
 8006cac:	0800e0dc 	.word	0x0800e0dc
 8006cb0:	0800e0ec 	.word	0x0800e0ec
 8006cb4:	080098a1 	.word	0x080098a1
 8006cb8:	08006b5d 	.word	0x08006b5d

08006cbc <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8006cc8:	68f9      	ldr	r1, [r7, #12]
 8006cca:	4807      	ldr	r0, [pc, #28]	@ (8006ce8 <pbuf_free_custom+0x2c>)
 8006ccc:	f000 fe9a 	bl	8007a04 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8006cd0:	4b06      	ldr	r3, [pc, #24]	@ (8006cec <pbuf_free_custom+0x30>)
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d102      	bne.n	8006cde <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8006cd8:	4b04      	ldr	r3, [pc, #16]	@ (8006cec <pbuf_free_custom+0x30>)
 8006cda:	2200      	movs	r2, #0
 8006cdc:	701a      	strb	r2, [r3, #0]
  }
}
 8006cde:	bf00      	nop
 8006ce0:	3710      	adds	r7, #16
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	0800f648 	.word	0x0800f648
 8006cec:	20004d70 	.word	0x20004d70

08006cf0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8006cf4:	f7fb fa8a 	bl	800220c <HAL_GetTick>
 8006cf8:	4603      	mov	r3, r0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	bd80      	pop	{r7, pc}
	...

08006d00 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b08e      	sub	sp, #56	@ 0x38
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	601a      	str	r2, [r3, #0]
 8006d10:	605a      	str	r2, [r3, #4]
 8006d12:	609a      	str	r2, [r3, #8]
 8006d14:	60da      	str	r2, [r3, #12]
 8006d16:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a59      	ldr	r2, [pc, #356]	@ (8006e84 <HAL_ETH_MspInit+0x184>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	f040 80ac 	bne.w	8006e7c <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8006d24:	2300      	movs	r3, #0
 8006d26:	623b      	str	r3, [r7, #32]
 8006d28:	4b57      	ldr	r3, [pc, #348]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2c:	4a56      	ldr	r2, [pc, #344]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006d32:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d34:	4b54      	ldr	r3, [pc, #336]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d3c:	623b      	str	r3, [r7, #32]
 8006d3e:	6a3b      	ldr	r3, [r7, #32]
 8006d40:	2300      	movs	r3, #0
 8006d42:	61fb      	str	r3, [r7, #28]
 8006d44:	4b50      	ldr	r3, [pc, #320]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d48:	4a4f      	ldr	r2, [pc, #316]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d50:	4b4d      	ldr	r3, [pc, #308]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d58:	61fb      	str	r3, [r7, #28]
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	61bb      	str	r3, [r7, #24]
 8006d60:	4b49      	ldr	r3, [pc, #292]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d64:	4a48      	ldr	r2, [pc, #288]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d66:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006d6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d6c:	4b46      	ldr	r3, [pc, #280]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d74:	61bb      	str	r3, [r7, #24]
 8006d76:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d78:	2300      	movs	r3, #0
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	4b42      	ldr	r3, [pc, #264]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d80:	4a41      	ldr	r2, [pc, #260]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d82:	f043 0304 	orr.w	r3, r3, #4
 8006d86:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d88:	4b3f      	ldr	r3, [pc, #252]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8c:	f003 0304 	and.w	r3, r3, #4
 8006d90:	617b      	str	r3, [r7, #20]
 8006d92:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d94:	2300      	movs	r3, #0
 8006d96:	613b      	str	r3, [r7, #16]
 8006d98:	4b3b      	ldr	r3, [pc, #236]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d9c:	4a3a      	ldr	r2, [pc, #232]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006d9e:	f043 0301 	orr.w	r3, r3, #1
 8006da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8006da4:	4b38      	ldr	r3, [pc, #224]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	613b      	str	r3, [r7, #16]
 8006dae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006db0:	2300      	movs	r3, #0
 8006db2:	60fb      	str	r3, [r7, #12]
 8006db4:	4b34      	ldr	r3, [pc, #208]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db8:	4a33      	ldr	r2, [pc, #204]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006dba:	f043 0302 	orr.w	r3, r3, #2
 8006dbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8006dc0:	4b31      	ldr	r3, [pc, #196]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc4:	f003 0302 	and.w	r3, r3, #2
 8006dc8:	60fb      	str	r3, [r7, #12]
 8006dca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60bb      	str	r3, [r7, #8]
 8006dd0:	4b2d      	ldr	r3, [pc, #180]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd4:	4a2c      	ldr	r2, [pc, #176]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dda:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8006e88 <HAL_ETH_MspInit+0x188>)
 8006dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de4:	60bb      	str	r3, [r7, #8]
 8006de6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8006de8:	2332      	movs	r3, #50	@ 0x32
 8006dea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dec:	2302      	movs	r3, #2
 8006dee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006df0:	2300      	movs	r3, #0
 8006df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006df4:	2303      	movs	r3, #3
 8006df6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006df8:	230b      	movs	r3, #11
 8006dfa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006dfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e00:	4619      	mov	r1, r3
 8006e02:	4822      	ldr	r0, [pc, #136]	@ (8006e8c <HAL_ETH_MspInit+0x18c>)
 8006e04:	f7fc ff48 	bl	8003c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8006e08:	2386      	movs	r3, #134	@ 0x86
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e10:	2300      	movs	r3, #0
 8006e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e14:	2303      	movs	r3, #3
 8006e16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e18:	230b      	movs	r3, #11
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e20:	4619      	mov	r1, r3
 8006e22:	481b      	ldr	r0, [pc, #108]	@ (8006e90 <HAL_ETH_MspInit+0x190>)
 8006e24:	f7fc ff38 	bl	8003c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8006e28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e2e:	2302      	movs	r3, #2
 8006e30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e32:	2300      	movs	r3, #0
 8006e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e36:	2303      	movs	r3, #3
 8006e38:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e3a:	230b      	movs	r3, #11
 8006e3c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8006e3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e42:	4619      	mov	r1, r3
 8006e44:	4813      	ldr	r0, [pc, #76]	@ (8006e94 <HAL_ETH_MspInit+0x194>)
 8006e46:	f7fc ff27 	bl	8003c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8006e4a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8006e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e50:	2302      	movs	r3, #2
 8006e52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e54:	2300      	movs	r3, #0
 8006e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e5c:	230b      	movs	r3, #11
 8006e5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006e60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e64:	4619      	mov	r1, r3
 8006e66:	480c      	ldr	r0, [pc, #48]	@ (8006e98 <HAL_ETH_MspInit+0x198>)
 8006e68:	f7fc ff16 	bl	8003c98 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2105      	movs	r1, #5
 8006e70:	203d      	movs	r0, #61	@ 0x3d
 8006e72:	f7fb fd48 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006e76:	203d      	movs	r0, #61	@ 0x3d
 8006e78:	f7fb fd61 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8006e7c:	bf00      	nop
 8006e7e:	3738      	adds	r7, #56	@ 0x38
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	40028000 	.word	0x40028000
 8006e88:	40023800 	.word	0x40023800
 8006e8c:	40020800 	.word	0x40020800
 8006e90:	40020000 	.word	0x40020000
 8006e94:	40020400 	.word	0x40020400
 8006e98:	40021800 	.word	0x40021800

08006e9c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8006ea0:	4802      	ldr	r0, [pc, #8]	@ (8006eac <ETH_PHY_IO_Init+0x10>)
 8006ea2:	f7fc fa95 	bl	80033d0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	20004eb4 	.word	0x20004eb4

08006eb0 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	af00      	add	r7, sp, #0
  return 0;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68ba      	ldr	r2, [r7, #8]
 8006ed0:	68f9      	ldr	r1, [r7, #12]
 8006ed2:	4807      	ldr	r0, [pc, #28]	@ (8006ef0 <ETH_PHY_IO_ReadReg+0x30>)
 8006ed4:	f7fc f8d6 	bl	8003084 <HAL_ETH_ReadPHYRegister>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d002      	beq.n	8006ee4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8006ede:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee2:	e000      	b.n	8006ee6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	20004eb4 	.word	0x20004eb4

08006ef4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	68f9      	ldr	r1, [r7, #12]
 8006f06:	4807      	ldr	r0, [pc, #28]	@ (8006f24 <ETH_PHY_IO_WriteReg+0x30>)
 8006f08:	f7fc f907 	bl	800311a <HAL_ETH_WritePHYRegister>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d002      	beq.n	8006f18 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8006f12:	f04f 33ff 	mov.w	r3, #4294967295
 8006f16:	e000      	b.n	8006f1a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	20004eb4 	.word	0x20004eb4

08006f28 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8006f2c:	f7fb f96e 	bl	800220c <HAL_GetTick>
 8006f30:	4603      	mov	r3, r0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	bd80      	pop	{r7, pc}
	...

08006f38 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b0a0      	sub	sp, #128	@ 0x80
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8006f40:	f107 030c 	add.w	r3, r7, #12
 8006f44:	2264      	movs	r2, #100	@ 0x64
 8006f46:	2100      	movs	r1, #0
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f005 f9c7 	bl	800c2dc <memset>
  int32_t PHYLinkState = 0;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f56:	2300      	movs	r3, #0
 8006f58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006f5e:	483a      	ldr	r0, [pc, #232]	@ (8007048 <ethernet_link_check_state+0x110>)
 8006f60:	f7fb f866 	bl	8002030 <LAN8742_GetLinkState>
 8006f64:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006f6c:	089b      	lsrs	r3, r3, #2
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00c      	beq.n	8006f92 <ethernet_link_check_state+0x5a>
 8006f78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	dc09      	bgt.n	8006f92 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop_IT(&heth);
 8006f7e:	4833      	ldr	r0, [pc, #204]	@ (800704c <ethernet_link_check_state+0x114>)
 8006f80:	f7fb fe04 	bl	8002b8c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 ffbd 	bl	8007f04 <netif_set_down>
    netif_set_link_down(netif);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f001 f820 	bl	8007fd0 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 8006f90:	e055      	b.n	800703e <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006f98:	f003 0304 	and.w	r3, r3, #4
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d14e      	bne.n	800703e <ethernet_link_check_state+0x106>
 8006fa0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	dd4b      	ble.n	800703e <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 8006fa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fa8:	3b02      	subs	r3, #2
 8006faa:	2b03      	cmp	r3, #3
 8006fac:	d82a      	bhi.n	8007004 <ethernet_link_check_state+0xcc>
 8006fae:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb4 <ethernet_link_check_state+0x7c>)
 8006fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb4:	08006fc5 	.word	0x08006fc5
 8006fb8:	08006fd7 	.word	0x08006fd7
 8006fbc:	08006fe7 	.word	0x08006fe7
 8006fc0:	08006ff7 	.word	0x08006ff7
      duplex = ETH_FULLDUPLEX_MODE;
 8006fc4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006fc8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8006fca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006fce:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006fd4:	e017      	b.n	8007006 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8006fda:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006fde:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006fe4:	e00f      	b.n	8007006 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 8006fe6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006fea:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8006fec:	2300      	movs	r3, #0
 8006fee:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006ff4:	e007      	b.n	8007006 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006ffe:	2301      	movs	r3, #1
 8007000:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007002:	e000      	b.n	8007006 <ethernet_link_check_state+0xce>
      break;
 8007004:	bf00      	nop
    if(linkchanged)
 8007006:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007008:	2b00      	cmp	r3, #0
 800700a:	d018      	beq.n	800703e <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800700c:	f107 030c 	add.w	r3, r7, #12
 8007010:	4619      	mov	r1, r3
 8007012:	480e      	ldr	r0, [pc, #56]	@ (800704c <ethernet_link_check_state+0x114>)
 8007014:	f7fc f8ca 	bl	80031ac <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8007018:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800701a:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 800701c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800701e:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007020:	f107 030c 	add.w	r3, r7, #12
 8007024:	4619      	mov	r1, r3
 8007026:	4809      	ldr	r0, [pc, #36]	@ (800704c <ethernet_link_check_state+0x114>)
 8007028:	f7fc f9b7 	bl	800339a <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800702c:	4807      	ldr	r0, [pc, #28]	@ (800704c <ethernet_link_check_state+0x114>)
 800702e:	f7fb fd3d 	bl	8002aac <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 fefa 	bl	8007e2c <netif_set_up>
      netif_set_link_up(netif);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 ff95 	bl	8007f68 <netif_set_link_up>
}
 800703e:	bf00      	nop
 8007040:	3780      	adds	r7, #128	@ 0x80
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	20004f9c 	.word	0x20004f9c
 800704c:	20004eb4 	.word	0x20004eb4

08007050 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af02      	add	r7, sp, #8
 8007056:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007058:	4812      	ldr	r0, [pc, #72]	@ (80070a4 <HAL_ETH_RxAllocateCallback+0x54>)
 800705a:	f000 fc65 	bl	8007928 <memp_malloc_pool>
 800705e:	60f8      	str	r0, [r7, #12]
  if (p)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d014      	beq.n	8007090 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f103 0220 	add.w	r2, r3, #32
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	4a0d      	ldr	r2, [pc, #52]	@ (80070a8 <HAL_ETH_RxAllocateCallback+0x58>)
 8007074:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800707e:	9201      	str	r2, [sp, #4]
 8007080:	9300      	str	r3, [sp, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2241      	movs	r2, #65	@ 0x41
 8007086:	2100      	movs	r1, #0
 8007088:	2000      	movs	r0, #0
 800708a:	f001 f945 	bl	8008318 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800708e:	e005      	b.n	800709c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8007090:	4b06      	ldr	r3, [pc, #24]	@ (80070ac <HAL_ETH_RxAllocateCallback+0x5c>)
 8007092:	2201      	movs	r2, #1
 8007094:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	601a      	str	r2, [r3, #0]
}
 800709c:	bf00      	nop
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	0800f648 	.word	0x0800f648
 80070a8:	08006cbd 	.word	0x08006cbd
 80070ac:	20004d70 	.word	0x20004d70

080070b0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80070ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070be:	021b      	lsls	r3, r3, #8
 80070c0:	b21a      	sxth	r2, r3
 80070c2:	88fb      	ldrh	r3, [r7, #6]
 80070c4:	0a1b      	lsrs	r3, r3, #8
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	b21b      	sxth	r3, r3
 80070ca:	4313      	orrs	r3, r2
 80070cc:	b21b      	sxth	r3, r3
 80070ce:	b29b      	uxth	r3, r3
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80070e2:	2300      	movs	r3, #0
 80070e4:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 80070e6:	f000 f8d3 	bl	8007290 <mem_init>
  memp_init();
 80070ea:	f000 fbd9 	bl	80078a0 <memp_init>
  pbuf_init();
  netif_init();
 80070ee:	f000 fcd7 	bl	8007aa0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80070f2:	f001 fdcf 	bl	8008c94 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80070f6:	f001 fd85 	bl	8008c04 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80070fa:	bf00      	nop
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
	...

08007104 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	4603      	mov	r3, r0
 800710c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800710e:	4b05      	ldr	r3, [pc, #20]	@ (8007124 <ptr_to_mem+0x20>)
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	88fb      	ldrh	r3, [r7, #6]
 8007114:	4413      	add	r3, r2
}
 8007116:	4618      	mov	r0, r3
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	20006fe8 	.word	0x20006fe8

08007128 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8007130:	4b05      	ldr	r3, [pc, #20]	@ (8007148 <mem_to_ptr+0x20>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	b29b      	uxth	r3, r3
}
 800713a:	4618      	mov	r0, r3
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	20006fe8 	.word	0x20006fe8

0800714c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800714c:	b590      	push	{r4, r7, lr}
 800714e:	b085      	sub	sp, #20
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8007154:	4b45      	ldr	r3, [pc, #276]	@ (800726c <plug_holes+0x120>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	429a      	cmp	r2, r3
 800715c:	d206      	bcs.n	800716c <plug_holes+0x20>
 800715e:	4b44      	ldr	r3, [pc, #272]	@ (8007270 <plug_holes+0x124>)
 8007160:	f240 12df 	movw	r2, #479	@ 0x1df
 8007164:	4943      	ldr	r1, [pc, #268]	@ (8007274 <plug_holes+0x128>)
 8007166:	4844      	ldr	r0, [pc, #272]	@ (8007278 <plug_holes+0x12c>)
 8007168:	f004 ff60 	bl	800c02c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800716c:	4b43      	ldr	r3, [pc, #268]	@ (800727c <plug_holes+0x130>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	429a      	cmp	r2, r3
 8007174:	d306      	bcc.n	8007184 <plug_holes+0x38>
 8007176:	4b3e      	ldr	r3, [pc, #248]	@ (8007270 <plug_holes+0x124>)
 8007178:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800717c:	4940      	ldr	r1, [pc, #256]	@ (8007280 <plug_holes+0x134>)
 800717e:	483e      	ldr	r0, [pc, #248]	@ (8007278 <plug_holes+0x12c>)
 8007180:	f004 ff54 	bl	800c02c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	791b      	ldrb	r3, [r3, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d006      	beq.n	800719a <plug_holes+0x4e>
 800718c:	4b38      	ldr	r3, [pc, #224]	@ (8007270 <plug_holes+0x124>)
 800718e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8007192:	493c      	ldr	r1, [pc, #240]	@ (8007284 <plug_holes+0x138>)
 8007194:	4838      	ldr	r0, [pc, #224]	@ (8007278 <plug_holes+0x12c>)
 8007196:	f004 ff49 	bl	800c02c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	881b      	ldrh	r3, [r3, #0]
 800719e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a2:	d906      	bls.n	80071b2 <plug_holes+0x66>
 80071a4:	4b32      	ldr	r3, [pc, #200]	@ (8007270 <plug_holes+0x124>)
 80071a6:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 80071aa:	4937      	ldr	r1, [pc, #220]	@ (8007288 <plug_holes+0x13c>)
 80071ac:	4832      	ldr	r0, [pc, #200]	@ (8007278 <plug_holes+0x12c>)
 80071ae:	f004 ff3d 	bl	800c02c <iprintf>

  nmem = ptr_to_mem(mem->next);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	881b      	ldrh	r3, [r3, #0]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7ff ffa4 	bl	8007104 <ptr_to_mem>
 80071bc:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d024      	beq.n	8007210 <plug_holes+0xc4>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	791b      	ldrb	r3, [r3, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d120      	bne.n	8007210 <plug_holes+0xc4>
 80071ce:	4b2b      	ldr	r3, [pc, #172]	@ (800727c <plug_holes+0x130>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d01b      	beq.n	8007210 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80071d8:	4b2c      	ldr	r3, [pc, #176]	@ (800728c <plug_holes+0x140>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d102      	bne.n	80071e8 <plug_holes+0x9c>
      lfree = mem;
 80071e2:	4a2a      	ldr	r2, [pc, #168]	@ (800728c <plug_holes+0x140>)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	881a      	ldrh	r2, [r3, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	881b      	ldrh	r3, [r3, #0]
 80071f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071f8:	d00a      	beq.n	8007210 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	881b      	ldrh	r3, [r3, #0]
 80071fe:	4618      	mov	r0, r3
 8007200:	f7ff ff80 	bl	8007104 <ptr_to_mem>
 8007204:	4604      	mov	r4, r0
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7ff ff8e 	bl	8007128 <mem_to_ptr>
 800720c:	4603      	mov	r3, r0
 800720e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	885b      	ldrh	r3, [r3, #2]
 8007214:	4618      	mov	r0, r3
 8007216:	f7ff ff75 	bl	8007104 <ptr_to_mem>
 800721a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800721c:	68ba      	ldr	r2, [r7, #8]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	429a      	cmp	r2, r3
 8007222:	d01f      	beq.n	8007264 <plug_holes+0x118>
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	791b      	ldrb	r3, [r3, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d11b      	bne.n	8007264 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800722c:	4b17      	ldr	r3, [pc, #92]	@ (800728c <plug_holes+0x140>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	429a      	cmp	r2, r3
 8007234:	d102      	bne.n	800723c <plug_holes+0xf0>
      lfree = pmem;
 8007236:	4a15      	ldr	r2, [pc, #84]	@ (800728c <plug_holes+0x140>)
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	881a      	ldrh	r2, [r3, #0]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	881b      	ldrh	r3, [r3, #0]
 8007248:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800724c:	d00a      	beq.n	8007264 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	881b      	ldrh	r3, [r3, #0]
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff ff56 	bl	8007104 <ptr_to_mem>
 8007258:	4604      	mov	r4, r0
 800725a:	68b8      	ldr	r0, [r7, #8]
 800725c:	f7ff ff64 	bl	8007128 <mem_to_ptr>
 8007260:	4603      	mov	r3, r0
 8007262:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8007264:	bf00      	nop
 8007266:	3714      	adds	r7, #20
 8007268:	46bd      	mov	sp, r7
 800726a:	bd90      	pop	{r4, r7, pc}
 800726c:	20006fe8 	.word	0x20006fe8
 8007270:	0800e114 	.word	0x0800e114
 8007274:	0800e144 	.word	0x0800e144
 8007278:	0800e15c 	.word	0x0800e15c
 800727c:	20006fec 	.word	0x20006fec
 8007280:	0800e184 	.word	0x0800e184
 8007284:	0800e1a0 	.word	0x0800e1a0
 8007288:	0800e1bc 	.word	0x0800e1bc
 800728c:	20006ff0 	.word	0x20006ff0

08007290 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b082      	sub	sp, #8
 8007294:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8007296:	4b18      	ldr	r3, [pc, #96]	@ (80072f8 <mem_init+0x68>)
 8007298:	3303      	adds	r3, #3
 800729a:	f023 0303 	bic.w	r3, r3, #3
 800729e:	461a      	mov	r2, r3
 80072a0:	4b16      	ldr	r3, [pc, #88]	@ (80072fc <mem_init+0x6c>)
 80072a2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80072a4:	4b15      	ldr	r3, [pc, #84]	@ (80072fc <mem_init+0x6c>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80072b0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80072be:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80072c2:	f7ff ff1f 	bl	8007104 <ptr_to_mem>
 80072c6:	4603      	mov	r3, r0
 80072c8:	4a0d      	ldr	r2, [pc, #52]	@ (8007300 <mem_init+0x70>)
 80072ca:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80072cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007300 <mem_init+0x70>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2201      	movs	r2, #1
 80072d2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80072d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007300 <mem_init+0x70>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80072dc:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80072de:	4b08      	ldr	r3, [pc, #32]	@ (8007300 <mem_init+0x70>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80072e6:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80072e8:	4b04      	ldr	r3, [pc, #16]	@ (80072fc <mem_init+0x6c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a05      	ldr	r2, [pc, #20]	@ (8007304 <mem_init+0x74>)
 80072ee:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 80072f0:	bf00      	nop
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	20004fd4 	.word	0x20004fd4
 80072fc:	20006fe8 	.word	0x20006fe8
 8007300:	20006fec 	.word	0x20006fec
 8007304:	20006ff0 	.word	0x20006ff0

08007308 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b086      	sub	sp, #24
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f7ff ff09 	bl	8007128 <mem_to_ptr>
 8007316:	4603      	mov	r3, r0
 8007318:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	4618      	mov	r0, r3
 8007320:	f7ff fef0 	bl	8007104 <ptr_to_mem>
 8007324:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	885b      	ldrh	r3, [r3, #2]
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff feea 	bl	8007104 <ptr_to_mem>
 8007330:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	881b      	ldrh	r3, [r3, #0]
 8007336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800733a:	d818      	bhi.n	800736e <mem_link_valid+0x66>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	885b      	ldrh	r3, [r3, #2]
 8007340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007344:	d813      	bhi.n	800736e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800734a:	8afa      	ldrh	r2, [r7, #22]
 800734c:	429a      	cmp	r2, r3
 800734e:	d004      	beq.n	800735a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	881b      	ldrh	r3, [r3, #0]
 8007354:	8afa      	ldrh	r2, [r7, #22]
 8007356:	429a      	cmp	r2, r3
 8007358:	d109      	bne.n	800736e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800735a:	4b08      	ldr	r3, [pc, #32]	@ (800737c <mem_link_valid+0x74>)
 800735c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	429a      	cmp	r2, r3
 8007362:	d006      	beq.n	8007372 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	885b      	ldrh	r3, [r3, #2]
 8007368:	8afa      	ldrh	r2, [r7, #22]
 800736a:	429a      	cmp	r2, r3
 800736c:	d001      	beq.n	8007372 <mem_link_valid+0x6a>
    return 0;
 800736e:	2300      	movs	r3, #0
 8007370:	e000      	b.n	8007374 <mem_link_valid+0x6c>
  }
  return 1;
 8007372:	2301      	movs	r3, #1
}
 8007374:	4618      	mov	r0, r3
 8007376:	3718      	adds	r7, #24
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}
 800737c:	20006fec 	.word	0x20006fec

08007380 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d04c      	beq.n	8007428 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f003 0303 	and.w	r3, r3, #3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d007      	beq.n	80073a8 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8007398:	4b25      	ldr	r3, [pc, #148]	@ (8007430 <mem_free+0xb0>)
 800739a:	f240 2273 	movw	r2, #627	@ 0x273
 800739e:	4925      	ldr	r1, [pc, #148]	@ (8007434 <mem_free+0xb4>)
 80073a0:	4825      	ldr	r0, [pc, #148]	@ (8007438 <mem_free+0xb8>)
 80073a2:	f004 fe43 	bl	800c02c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80073a6:	e040      	b.n	800742a <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	3b08      	subs	r3, #8
 80073ac:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80073ae:	4b23      	ldr	r3, [pc, #140]	@ (800743c <mem_free+0xbc>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d306      	bcc.n	80073c6 <mem_free+0x46>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f103 020c 	add.w	r2, r3, #12
 80073be:	4b20      	ldr	r3, [pc, #128]	@ (8007440 <mem_free+0xc0>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d907      	bls.n	80073d6 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80073c6:	4b1a      	ldr	r3, [pc, #104]	@ (8007430 <mem_free+0xb0>)
 80073c8:	f240 227f 	movw	r2, #639	@ 0x27f
 80073cc:	491d      	ldr	r1, [pc, #116]	@ (8007444 <mem_free+0xc4>)
 80073ce:	481a      	ldr	r0, [pc, #104]	@ (8007438 <mem_free+0xb8>)
 80073d0:	f004 fe2c 	bl	800c02c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80073d4:	e029      	b.n	800742a <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	791b      	ldrb	r3, [r3, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d107      	bne.n	80073ee <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80073de:	4b14      	ldr	r3, [pc, #80]	@ (8007430 <mem_free+0xb0>)
 80073e0:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80073e4:	4918      	ldr	r1, [pc, #96]	@ (8007448 <mem_free+0xc8>)
 80073e6:	4814      	ldr	r0, [pc, #80]	@ (8007438 <mem_free+0xb8>)
 80073e8:	f004 fe20 	bl	800c02c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80073ec:	e01d      	b.n	800742a <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f7ff ff8a 	bl	8007308 <mem_link_valid>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d107      	bne.n	800740a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80073fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007430 <mem_free+0xb0>)
 80073fc:	f240 2295 	movw	r2, #661	@ 0x295
 8007400:	4912      	ldr	r1, [pc, #72]	@ (800744c <mem_free+0xcc>)
 8007402:	480d      	ldr	r0, [pc, #52]	@ (8007438 <mem_free+0xb8>)
 8007404:	f004 fe12 	bl	800c02c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8007408:	e00f      	b.n	800742a <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8007410:	4b0f      	ldr	r3, [pc, #60]	@ (8007450 <mem_free+0xd0>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	429a      	cmp	r2, r3
 8007418:	d202      	bcs.n	8007420 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800741a:	4a0d      	ldr	r2, [pc, #52]	@ (8007450 <mem_free+0xd0>)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f7ff fe93 	bl	800714c <plug_holes>
 8007426:	e000      	b.n	800742a <mem_free+0xaa>
    return;
 8007428:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800742a:	3710      	adds	r7, #16
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	0800e114 	.word	0x0800e114
 8007434:	0800e1e8 	.word	0x0800e1e8
 8007438:	0800e15c 	.word	0x0800e15c
 800743c:	20006fe8 	.word	0x20006fe8
 8007440:	20006fec 	.word	0x20006fec
 8007444:	0800e20c 	.word	0x0800e20c
 8007448:	0800e228 	.word	0x0800e228
 800744c:	0800e250 	.word	0x0800e250
 8007450:	20006ff0 	.word	0x20006ff0

08007454 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b088      	sub	sp, #32
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8007460:	887b      	ldrh	r3, [r7, #2]
 8007462:	3303      	adds	r3, #3
 8007464:	b29b      	uxth	r3, r3
 8007466:	f023 0303 	bic.w	r3, r3, #3
 800746a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800746c:	8bfb      	ldrh	r3, [r7, #30]
 800746e:	2b0b      	cmp	r3, #11
 8007470:	d801      	bhi.n	8007476 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8007472:	230c      	movs	r3, #12
 8007474:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8007476:	8bfb      	ldrh	r3, [r7, #30]
 8007478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800747c:	d803      	bhi.n	8007486 <mem_trim+0x32>
 800747e:	8bfa      	ldrh	r2, [r7, #30]
 8007480:	887b      	ldrh	r3, [r7, #2]
 8007482:	429a      	cmp	r2, r3
 8007484:	d201      	bcs.n	800748a <mem_trim+0x36>
    return NULL;
 8007486:	2300      	movs	r3, #0
 8007488:	e0cc      	b.n	8007624 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800748a:	4b68      	ldr	r3, [pc, #416]	@ (800762c <mem_trim+0x1d8>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	429a      	cmp	r2, r3
 8007492:	d304      	bcc.n	800749e <mem_trim+0x4a>
 8007494:	4b66      	ldr	r3, [pc, #408]	@ (8007630 <mem_trim+0x1dc>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	429a      	cmp	r2, r3
 800749c:	d306      	bcc.n	80074ac <mem_trim+0x58>
 800749e:	4b65      	ldr	r3, [pc, #404]	@ (8007634 <mem_trim+0x1e0>)
 80074a0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80074a4:	4964      	ldr	r1, [pc, #400]	@ (8007638 <mem_trim+0x1e4>)
 80074a6:	4865      	ldr	r0, [pc, #404]	@ (800763c <mem_trim+0x1e8>)
 80074a8:	f004 fdc0 	bl	800c02c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80074ac:	4b5f      	ldr	r3, [pc, #380]	@ (800762c <mem_trim+0x1d8>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d304      	bcc.n	80074c0 <mem_trim+0x6c>
 80074b6:	4b5e      	ldr	r3, [pc, #376]	@ (8007630 <mem_trim+0x1dc>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d301      	bcc.n	80074c4 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	e0af      	b.n	8007624 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3b08      	subs	r3, #8
 80074c8:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80074ca:	69b8      	ldr	r0, [r7, #24]
 80074cc:	f7ff fe2c 	bl	8007128 <mem_to_ptr>
 80074d0:	4603      	mov	r3, r0
 80074d2:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	881a      	ldrh	r2, [r3, #0]
 80074d8:	8afb      	ldrh	r3, [r7, #22]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	b29b      	uxth	r3, r3
 80074de:	3b08      	subs	r3, #8
 80074e0:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80074e2:	8bfa      	ldrh	r2, [r7, #30]
 80074e4:	8abb      	ldrh	r3, [r7, #20]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d906      	bls.n	80074f8 <mem_trim+0xa4>
 80074ea:	4b52      	ldr	r3, [pc, #328]	@ (8007634 <mem_trim+0x1e0>)
 80074ec:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80074f0:	4953      	ldr	r1, [pc, #332]	@ (8007640 <mem_trim+0x1ec>)
 80074f2:	4852      	ldr	r0, [pc, #328]	@ (800763c <mem_trim+0x1e8>)
 80074f4:	f004 fd9a 	bl	800c02c <iprintf>
  if (newsize > size) {
 80074f8:	8bfa      	ldrh	r2, [r7, #30]
 80074fa:	8abb      	ldrh	r3, [r7, #20]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d901      	bls.n	8007504 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 8007500:	2300      	movs	r3, #0
 8007502:	e08f      	b.n	8007624 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 8007504:	8bfa      	ldrh	r2, [r7, #30]
 8007506:	8abb      	ldrh	r3, [r7, #20]
 8007508:	429a      	cmp	r2, r3
 800750a:	d101      	bne.n	8007510 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	e089      	b.n	8007624 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	881b      	ldrh	r3, [r3, #0]
 8007514:	4618      	mov	r0, r3
 8007516:	f7ff fdf5 	bl	8007104 <ptr_to_mem>
 800751a:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	791b      	ldrb	r3, [r3, #4]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d13f      	bne.n	80075a4 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8007524:	69bb      	ldr	r3, [r7, #24]
 8007526:	881b      	ldrh	r3, [r3, #0]
 8007528:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800752c:	d106      	bne.n	800753c <mem_trim+0xe8>
 800752e:	4b41      	ldr	r3, [pc, #260]	@ (8007634 <mem_trim+0x1e0>)
 8007530:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8007534:	4943      	ldr	r1, [pc, #268]	@ (8007644 <mem_trim+0x1f0>)
 8007536:	4841      	ldr	r0, [pc, #260]	@ (800763c <mem_trim+0x1e8>)
 8007538:	f004 fd78 	bl	800c02c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	881b      	ldrh	r3, [r3, #0]
 8007540:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8007542:	8afa      	ldrh	r2, [r7, #22]
 8007544:	8bfb      	ldrh	r3, [r7, #30]
 8007546:	4413      	add	r3, r2
 8007548:	b29b      	uxth	r3, r3
 800754a:	3308      	adds	r3, #8
 800754c:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800754e:	4b3e      	ldr	r3, [pc, #248]	@ (8007648 <mem_trim+0x1f4>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	693a      	ldr	r2, [r7, #16]
 8007554:	429a      	cmp	r2, r3
 8007556:	d106      	bne.n	8007566 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 8007558:	89fb      	ldrh	r3, [r7, #14]
 800755a:	4618      	mov	r0, r3
 800755c:	f7ff fdd2 	bl	8007104 <ptr_to_mem>
 8007560:	4603      	mov	r3, r0
 8007562:	4a39      	ldr	r2, [pc, #228]	@ (8007648 <mem_trim+0x1f4>)
 8007564:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8007566:	89fb      	ldrh	r3, [r7, #14]
 8007568:	4618      	mov	r0, r3
 800756a:	f7ff fdcb 	bl	8007104 <ptr_to_mem>
 800756e:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	2200      	movs	r2, #0
 8007574:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	89ba      	ldrh	r2, [r7, #12]
 800757a:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	8afa      	ldrh	r2, [r7, #22]
 8007580:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	89fa      	ldrh	r2, [r7, #14]
 8007586:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007590:	d047      	beq.n	8007622 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	881b      	ldrh	r3, [r3, #0]
 8007596:	4618      	mov	r0, r3
 8007598:	f7ff fdb4 	bl	8007104 <ptr_to_mem>
 800759c:	4602      	mov	r2, r0
 800759e:	89fb      	ldrh	r3, [r7, #14]
 80075a0:	8053      	strh	r3, [r2, #2]
 80075a2:	e03e      	b.n	8007622 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80075a4:	8bfb      	ldrh	r3, [r7, #30]
 80075a6:	f103 0214 	add.w	r2, r3, #20
 80075aa:	8abb      	ldrh	r3, [r7, #20]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d838      	bhi.n	8007622 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80075b0:	8afa      	ldrh	r2, [r7, #22]
 80075b2:	8bfb      	ldrh	r3, [r7, #30]
 80075b4:	4413      	add	r3, r2
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	3308      	adds	r3, #8
 80075ba:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	881b      	ldrh	r3, [r3, #0]
 80075c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075c4:	d106      	bne.n	80075d4 <mem_trim+0x180>
 80075c6:	4b1b      	ldr	r3, [pc, #108]	@ (8007634 <mem_trim+0x1e0>)
 80075c8:	f240 3216 	movw	r2, #790	@ 0x316
 80075cc:	491d      	ldr	r1, [pc, #116]	@ (8007644 <mem_trim+0x1f0>)
 80075ce:	481b      	ldr	r0, [pc, #108]	@ (800763c <mem_trim+0x1e8>)
 80075d0:	f004 fd2c 	bl	800c02c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80075d4:	89fb      	ldrh	r3, [r7, #14]
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7ff fd94 	bl	8007104 <ptr_to_mem>
 80075dc:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80075de:	4b1a      	ldr	r3, [pc, #104]	@ (8007648 <mem_trim+0x1f4>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d202      	bcs.n	80075ee <mem_trim+0x19a>
      lfree = mem2;
 80075e8:	4a17      	ldr	r2, [pc, #92]	@ (8007648 <mem_trim+0x1f4>)
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	2200      	movs	r2, #0
 80075f2:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	881a      	ldrh	r2, [r3, #0]
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	8afa      	ldrh	r2, [r7, #22]
 8007600:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	89fa      	ldrh	r2, [r7, #14]
 8007606:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007610:	d007      	beq.n	8007622 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	4618      	mov	r0, r3
 8007618:	f7ff fd74 	bl	8007104 <ptr_to_mem>
 800761c:	4602      	mov	r2, r0
 800761e:	89fb      	ldrh	r3, [r7, #14]
 8007620:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8007622:	687b      	ldr	r3, [r7, #4]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3720      	adds	r7, #32
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	20006fe8 	.word	0x20006fe8
 8007630:	20006fec 	.word	0x20006fec
 8007634:	0800e114 	.word	0x0800e114
 8007638:	0800e284 	.word	0x0800e284
 800763c:	0800e15c 	.word	0x0800e15c
 8007640:	0800e29c 	.word	0x0800e29c
 8007644:	0800e2bc 	.word	0x0800e2bc
 8007648:	20006ff0 	.word	0x20006ff0

0800764c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b088      	sub	sp, #32
 8007650:	af00      	add	r7, sp, #0
 8007652:	4603      	mov	r3, r0
 8007654:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8007656:	88fb      	ldrh	r3, [r7, #6]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d101      	bne.n	8007660 <mem_malloc+0x14>
    return NULL;
 800765c:	2300      	movs	r3, #0
 800765e:	e0d9      	b.n	8007814 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8007660:	88fb      	ldrh	r3, [r7, #6]
 8007662:	3303      	adds	r3, #3
 8007664:	b29b      	uxth	r3, r3
 8007666:	f023 0303 	bic.w	r3, r3, #3
 800766a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800766c:	8bbb      	ldrh	r3, [r7, #28]
 800766e:	2b0b      	cmp	r3, #11
 8007670:	d801      	bhi.n	8007676 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8007672:	230c      	movs	r3, #12
 8007674:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8007676:	8bbb      	ldrh	r3, [r7, #28]
 8007678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800767c:	d803      	bhi.n	8007686 <mem_malloc+0x3a>
 800767e:	8bba      	ldrh	r2, [r7, #28]
 8007680:	88fb      	ldrh	r3, [r7, #6]
 8007682:	429a      	cmp	r2, r3
 8007684:	d201      	bcs.n	800768a <mem_malloc+0x3e>
    return NULL;
 8007686:	2300      	movs	r3, #0
 8007688:	e0c4      	b.n	8007814 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800768a:	4b64      	ldr	r3, [pc, #400]	@ (800781c <mem_malloc+0x1d0>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4618      	mov	r0, r3
 8007690:	f7ff fd4a 	bl	8007128 <mem_to_ptr>
 8007694:	4603      	mov	r3, r0
 8007696:	83fb      	strh	r3, [r7, #30]
 8007698:	e0b4      	b.n	8007804 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800769a:	8bfb      	ldrh	r3, [r7, #30]
 800769c:	4618      	mov	r0, r3
 800769e:	f7ff fd31 	bl	8007104 <ptr_to_mem>
 80076a2:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	791b      	ldrb	r3, [r3, #4]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f040 80a4 	bne.w	80077f6 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	881b      	ldrh	r3, [r3, #0]
 80076b2:	461a      	mov	r2, r3
 80076b4:	8bfb      	ldrh	r3, [r7, #30]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	f1a3 0208 	sub.w	r2, r3, #8
 80076bc:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80076be:	429a      	cmp	r2, r3
 80076c0:	f0c0 8099 	bcc.w	80077f6 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	8bfb      	ldrh	r3, [r7, #30]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	f1a3 0208 	sub.w	r2, r3, #8
 80076d2:	8bbb      	ldrh	r3, [r7, #28]
 80076d4:	3314      	adds	r3, #20
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d333      	bcc.n	8007742 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80076da:	8bfa      	ldrh	r2, [r7, #30]
 80076dc:	8bbb      	ldrh	r3, [r7, #28]
 80076de:	4413      	add	r3, r2
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	3308      	adds	r3, #8
 80076e4:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80076e6:	8a7b      	ldrh	r3, [r7, #18]
 80076e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076ec:	d106      	bne.n	80076fc <mem_malloc+0xb0>
 80076ee:	4b4c      	ldr	r3, [pc, #304]	@ (8007820 <mem_malloc+0x1d4>)
 80076f0:	f240 3287 	movw	r2, #903	@ 0x387
 80076f4:	494b      	ldr	r1, [pc, #300]	@ (8007824 <mem_malloc+0x1d8>)
 80076f6:	484c      	ldr	r0, [pc, #304]	@ (8007828 <mem_malloc+0x1dc>)
 80076f8:	f004 fc98 	bl	800c02c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80076fc:	8a7b      	ldrh	r3, [r7, #18]
 80076fe:	4618      	mov	r0, r3
 8007700:	f7ff fd00 	bl	8007104 <ptr_to_mem>
 8007704:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	881a      	ldrh	r2, [r3, #0]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8bfa      	ldrh	r2, [r7, #30]
 8007718:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	8a7a      	ldrh	r2, [r7, #18]
 800771e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	2201      	movs	r2, #1
 8007724:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	881b      	ldrh	r3, [r3, #0]
 800772a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800772e:	d00b      	beq.n	8007748 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	881b      	ldrh	r3, [r3, #0]
 8007734:	4618      	mov	r0, r3
 8007736:	f7ff fce5 	bl	8007104 <ptr_to_mem>
 800773a:	4602      	mov	r2, r0
 800773c:	8a7b      	ldrh	r3, [r7, #18]
 800773e:	8053      	strh	r3, [r2, #2]
 8007740:	e002      	b.n	8007748 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2201      	movs	r2, #1
 8007746:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8007748:	4b34      	ldr	r3, [pc, #208]	@ (800781c <mem_malloc+0x1d0>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	429a      	cmp	r2, r3
 8007750:	d127      	bne.n	80077a2 <mem_malloc+0x156>
          struct mem *cur = lfree;
 8007752:	4b32      	ldr	r3, [pc, #200]	@ (800781c <mem_malloc+0x1d0>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8007758:	e005      	b.n	8007766 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	881b      	ldrh	r3, [r3, #0]
 800775e:	4618      	mov	r0, r3
 8007760:	f7ff fcd0 	bl	8007104 <ptr_to_mem>
 8007764:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	791b      	ldrb	r3, [r3, #4]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d004      	beq.n	8007778 <mem_malloc+0x12c>
 800776e:	4b2f      	ldr	r3, [pc, #188]	@ (800782c <mem_malloc+0x1e0>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	429a      	cmp	r2, r3
 8007776:	d1f0      	bne.n	800775a <mem_malloc+0x10e>
          }
          lfree = cur;
 8007778:	4a28      	ldr	r2, [pc, #160]	@ (800781c <mem_malloc+0x1d0>)
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800777e:	4b27      	ldr	r3, [pc, #156]	@ (800781c <mem_malloc+0x1d0>)
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	4b2a      	ldr	r3, [pc, #168]	@ (800782c <mem_malloc+0x1e0>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	429a      	cmp	r2, r3
 8007788:	d00b      	beq.n	80077a2 <mem_malloc+0x156>
 800778a:	4b24      	ldr	r3, [pc, #144]	@ (800781c <mem_malloc+0x1d0>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	791b      	ldrb	r3, [r3, #4]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d006      	beq.n	80077a2 <mem_malloc+0x156>
 8007794:	4b22      	ldr	r3, [pc, #136]	@ (8007820 <mem_malloc+0x1d4>)
 8007796:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800779a:	4925      	ldr	r1, [pc, #148]	@ (8007830 <mem_malloc+0x1e4>)
 800779c:	4822      	ldr	r0, [pc, #136]	@ (8007828 <mem_malloc+0x1dc>)
 800779e:	f004 fc45 	bl	800c02c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80077a2:	8bba      	ldrh	r2, [r7, #28]
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	4413      	add	r3, r2
 80077a8:	3308      	adds	r3, #8
 80077aa:	4a20      	ldr	r2, [pc, #128]	@ (800782c <mem_malloc+0x1e0>)
 80077ac:	6812      	ldr	r2, [r2, #0]
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d906      	bls.n	80077c0 <mem_malloc+0x174>
 80077b2:	4b1b      	ldr	r3, [pc, #108]	@ (8007820 <mem_malloc+0x1d4>)
 80077b4:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80077b8:	491e      	ldr	r1, [pc, #120]	@ (8007834 <mem_malloc+0x1e8>)
 80077ba:	481b      	ldr	r0, [pc, #108]	@ (8007828 <mem_malloc+0x1dc>)
 80077bc:	f004 fc36 	bl	800c02c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	f003 0303 	and.w	r3, r3, #3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d006      	beq.n	80077d8 <mem_malloc+0x18c>
 80077ca:	4b15      	ldr	r3, [pc, #84]	@ (8007820 <mem_malloc+0x1d4>)
 80077cc:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80077d0:	4919      	ldr	r1, [pc, #100]	@ (8007838 <mem_malloc+0x1ec>)
 80077d2:	4815      	ldr	r0, [pc, #84]	@ (8007828 <mem_malloc+0x1dc>)
 80077d4:	f004 fc2a 	bl	800c02c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	f003 0303 	and.w	r3, r3, #3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d006      	beq.n	80077f0 <mem_malloc+0x1a4>
 80077e2:	4b0f      	ldr	r3, [pc, #60]	@ (8007820 <mem_malloc+0x1d4>)
 80077e4:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80077e8:	4914      	ldr	r1, [pc, #80]	@ (800783c <mem_malloc+0x1f0>)
 80077ea:	480f      	ldr	r0, [pc, #60]	@ (8007828 <mem_malloc+0x1dc>)
 80077ec:	f004 fc1e 	bl	800c02c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	3308      	adds	r3, #8
 80077f4:	e00e      	b.n	8007814 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 80077f6:	8bfb      	ldrh	r3, [r7, #30]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7ff fc83 	bl	8007104 <ptr_to_mem>
 80077fe:	4603      	mov	r3, r0
 8007800:	881b      	ldrh	r3, [r3, #0]
 8007802:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8007804:	8bfa      	ldrh	r2, [r7, #30]
 8007806:	8bbb      	ldrh	r3, [r7, #28]
 8007808:	f5c3 5300 	rsb	r3, r3, #8192	@ 0x2000
 800780c:	429a      	cmp	r2, r3
 800780e:	f4ff af44 	bcc.w	800769a <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3720      	adds	r7, #32
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	20006ff0 	.word	0x20006ff0
 8007820:	0800e114 	.word	0x0800e114
 8007824:	0800e2bc 	.word	0x0800e2bc
 8007828:	0800e15c 	.word	0x0800e15c
 800782c:	20006fec 	.word	0x20006fec
 8007830:	0800e2d0 	.word	0x0800e2d0
 8007834:	0800e2ec 	.word	0x0800e2ec
 8007838:	0800e31c 	.word	0x0800e31c
 800783c:	0800e34c 	.word	0x0800e34c

08007840 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	2200      	movs	r2, #0
 800784e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	3303      	adds	r3, #3
 8007856:	f023 0303 	bic.w	r3, r3, #3
 800785a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800785c:	2300      	movs	r3, #0
 800785e:	60fb      	str	r3, [r7, #12]
 8007860:	e011      	b.n	8007886 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	881b      	ldrh	r3, [r3, #0]
 8007878:	461a      	mov	r2, r3
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	4413      	add	r3, r2
 800787e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	3301      	adds	r3, #1
 8007884:	60fb      	str	r3, [r7, #12]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	885b      	ldrh	r3, [r3, #2]
 800788a:	461a      	mov	r2, r3
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	4293      	cmp	r3, r2
 8007890:	dbe7      	blt.n	8007862 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8007892:	bf00      	nop
 8007894:	bf00      	nop
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80078a6:	2300      	movs	r3, #0
 80078a8:	80fb      	strh	r3, [r7, #6]
 80078aa:	e009      	b.n	80078c0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80078ac:	88fb      	ldrh	r3, [r7, #6]
 80078ae:	4a08      	ldr	r2, [pc, #32]	@ (80078d0 <memp_init+0x30>)
 80078b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f7ff ffc3 	bl	8007840 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80078ba:	88fb      	ldrh	r3, [r7, #6]
 80078bc:	3301      	adds	r3, #1
 80078be:	80fb      	strh	r3, [r7, #6]
 80078c0:	88fb      	ldrh	r3, [r7, #6]
 80078c2:	2b05      	cmp	r3, #5
 80078c4:	d9f2      	bls.n	80078ac <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80078c6:	bf00      	nop
 80078c8:	bf00      	nop
 80078ca:	3708      	adds	r7, #8
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	0800f69c 	.word	0x0800f69c

080078d4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d012      	beq.n	8007910 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	6812      	ldr	r2, [r2, #0]
 80078f2:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0303 	and.w	r3, r3, #3
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d006      	beq.n	800790c <do_memp_malloc_pool+0x38>
 80078fe:	4b07      	ldr	r3, [pc, #28]	@ (800791c <do_memp_malloc_pool+0x48>)
 8007900:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8007904:	4906      	ldr	r1, [pc, #24]	@ (8007920 <do_memp_malloc_pool+0x4c>)
 8007906:	4807      	ldr	r0, [pc, #28]	@ (8007924 <do_memp_malloc_pool+0x50>)
 8007908:	f004 fb90 	bl	800c02c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	e000      	b.n	8007912 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	0800e370 	.word	0x0800e370
 8007920:	0800e3a0 	.word	0x0800e3a0
 8007924:	0800e3c4 	.word	0x0800e3c4

08007928 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d106      	bne.n	8007944 <memp_malloc_pool+0x1c>
 8007936:	4b0a      	ldr	r3, [pc, #40]	@ (8007960 <memp_malloc_pool+0x38>)
 8007938:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800793c:	4909      	ldr	r1, [pc, #36]	@ (8007964 <memp_malloc_pool+0x3c>)
 800793e:	480a      	ldr	r0, [pc, #40]	@ (8007968 <memp_malloc_pool+0x40>)
 8007940:	f004 fb74 	bl	800c02c <iprintf>
  if (desc == NULL) {
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d101      	bne.n	800794e <memp_malloc_pool+0x26>
    return NULL;
 800794a:	2300      	movs	r3, #0
 800794c:	e003      	b.n	8007956 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff ffc0 	bl	80078d4 <do_memp_malloc_pool>
 8007954:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8007956:	4618      	mov	r0, r3
 8007958:	3708      	adds	r7, #8
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	0800e370 	.word	0x0800e370
 8007964:	0800e3ec 	.word	0x0800e3ec
 8007968:	0800e3c4 	.word	0x0800e3c4

0800796c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	4603      	mov	r3, r0
 8007974:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	2b05      	cmp	r3, #5
 800797a:	d908      	bls.n	800798e <memp_malloc+0x22>
 800797c:	4b0a      	ldr	r3, [pc, #40]	@ (80079a8 <memp_malloc+0x3c>)
 800797e:	f240 1257 	movw	r2, #343	@ 0x157
 8007982:	490a      	ldr	r1, [pc, #40]	@ (80079ac <memp_malloc+0x40>)
 8007984:	480a      	ldr	r0, [pc, #40]	@ (80079b0 <memp_malloc+0x44>)
 8007986:	f004 fb51 	bl	800c02c <iprintf>
 800798a:	2300      	movs	r3, #0
 800798c:	e008      	b.n	80079a0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800798e:	79fb      	ldrb	r3, [r7, #7]
 8007990:	4a08      	ldr	r2, [pc, #32]	@ (80079b4 <memp_malloc+0x48>)
 8007992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007996:	4618      	mov	r0, r3
 8007998:	f7ff ff9c 	bl	80078d4 <do_memp_malloc_pool>
 800799c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800799e:	68fb      	ldr	r3, [r7, #12]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3710      	adds	r7, #16
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	0800e370 	.word	0x0800e370
 80079ac:	0800e400 	.word	0x0800e400
 80079b0:	0800e3c4 	.word	0x0800e3c4
 80079b4:	0800f69c 	.word	0x0800f69c

080079b8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	f003 0303 	and.w	r3, r3, #3
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d006      	beq.n	80079da <do_memp_free_pool+0x22>
 80079cc:	4b0a      	ldr	r3, [pc, #40]	@ (80079f8 <do_memp_free_pool+0x40>)
 80079ce:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80079d2:	490a      	ldr	r1, [pc, #40]	@ (80079fc <do_memp_free_pool+0x44>)
 80079d4:	480a      	ldr	r0, [pc, #40]	@ (8007a00 <do_memp_free_pool+0x48>)
 80079d6:	f004 fb29 	bl	800c02c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 80079f0:	bf00      	nop
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	0800e370 	.word	0x0800e370
 80079fc:	0800e420 	.word	0x0800e420
 8007a00:	0800e3c4 	.word	0x0800e3c4

08007a04 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b082      	sub	sp, #8
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d106      	bne.n	8007a22 <memp_free_pool+0x1e>
 8007a14:	4b0a      	ldr	r3, [pc, #40]	@ (8007a40 <memp_free_pool+0x3c>)
 8007a16:	f240 1295 	movw	r2, #405	@ 0x195
 8007a1a:	490a      	ldr	r1, [pc, #40]	@ (8007a44 <memp_free_pool+0x40>)
 8007a1c:	480a      	ldr	r0, [pc, #40]	@ (8007a48 <memp_free_pool+0x44>)
 8007a1e:	f004 fb05 	bl	800c02c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d007      	beq.n	8007a38 <memp_free_pool+0x34>
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d004      	beq.n	8007a38 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8007a2e:	6839      	ldr	r1, [r7, #0]
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7ff ffc1 	bl	80079b8 <do_memp_free_pool>
 8007a36:	e000      	b.n	8007a3a <memp_free_pool+0x36>
    return;
 8007a38:	bf00      	nop
}
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	0800e370 	.word	0x0800e370
 8007a44:	0800e3ec 	.word	0x0800e3ec
 8007a48:	0800e3c4 	.word	0x0800e3c4

08007a4c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	4603      	mov	r3, r0
 8007a54:	6039      	str	r1, [r7, #0]
 8007a56:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8007a58:	79fb      	ldrb	r3, [r7, #7]
 8007a5a:	2b05      	cmp	r3, #5
 8007a5c:	d907      	bls.n	8007a6e <memp_free+0x22>
 8007a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a90 <memp_free+0x44>)
 8007a60:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8007a64:	490b      	ldr	r1, [pc, #44]	@ (8007a94 <memp_free+0x48>)
 8007a66:	480c      	ldr	r0, [pc, #48]	@ (8007a98 <memp_free+0x4c>)
 8007a68:	f004 fae0 	bl	800c02c <iprintf>
 8007a6c:	e00c      	b.n	8007a88 <memp_free+0x3c>

  if (mem == NULL) {
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d008      	beq.n	8007a86 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8007a74:	79fb      	ldrb	r3, [r7, #7]
 8007a76:	4a09      	ldr	r2, [pc, #36]	@ (8007a9c <memp_free+0x50>)
 8007a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a7c:	6839      	ldr	r1, [r7, #0]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7ff ff9a 	bl	80079b8 <do_memp_free_pool>
 8007a84:	e000      	b.n	8007a88 <memp_free+0x3c>
    return;
 8007a86:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	0800e370 	.word	0x0800e370
 8007a94:	0800e440 	.word	0x0800e440
 8007a98:	0800e3c4 	.word	0x0800e3c4
 8007a9c:	0800f69c 	.word	0x0800f69c

08007aa0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8007aa4:	bf00      	nop
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
	...

08007ab0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b086      	sub	sp, #24
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
 8007abc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d108      	bne.n	8007ad6 <netif_add+0x26>
 8007ac4:	4b57      	ldr	r3, [pc, #348]	@ (8007c24 <netif_add+0x174>)
 8007ac6:	f240 1227 	movw	r2, #295	@ 0x127
 8007aca:	4957      	ldr	r1, [pc, #348]	@ (8007c28 <netif_add+0x178>)
 8007acc:	4857      	ldr	r0, [pc, #348]	@ (8007c2c <netif_add+0x17c>)
 8007ace:	f004 faad 	bl	800c02c <iprintf>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e0a2      	b.n	8007c1c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d108      	bne.n	8007aee <netif_add+0x3e>
 8007adc:	4b51      	ldr	r3, [pc, #324]	@ (8007c24 <netif_add+0x174>)
 8007ade:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8007ae2:	4953      	ldr	r1, [pc, #332]	@ (8007c30 <netif_add+0x180>)
 8007ae4:	4851      	ldr	r0, [pc, #324]	@ (8007c2c <netif_add+0x17c>)
 8007ae6:	f004 faa1 	bl	800c02c <iprintf>
 8007aea:	2300      	movs	r3, #0
 8007aec:	e096      	b.n	8007c1c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8007af4:	4b4f      	ldr	r3, [pc, #316]	@ (8007c34 <netif_add+0x184>)
 8007af6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8007afe:	4b4d      	ldr	r3, [pc, #308]	@ (8007c34 <netif_add+0x184>)
 8007b00:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d101      	bne.n	8007b0c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8007b08:	4b4a      	ldr	r3, [pc, #296]	@ (8007c34 <netif_add+0x184>)
 8007b0a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2200      	movs	r2, #0
 8007b16:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	4a45      	ldr	r2, [pc, #276]	@ (8007c38 <netif_add+0x188>)
 8007b22:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2200      	movs	r2, #0
 8007b36:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a3a      	ldr	r2, [r7, #32]
 8007b3c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8007b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c3c <netif_add+0x18c>)
 8007b40:	781a      	ldrb	r2, [r3, #0]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b4c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	68b9      	ldr	r1, [r7, #8]
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 f90f 	bl	8007d78 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	4798      	blx	r3
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <netif_add+0xba>
    return NULL;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e058      	b.n	8007c1c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007b70:	2bff      	cmp	r3, #255	@ 0xff
 8007b72:	d103      	bne.n	8007b7c <netif_add+0xcc>
        netif->num = 0;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8007b80:	4b2f      	ldr	r3, [pc, #188]	@ (8007c40 <netif_add+0x190>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	617b      	str	r3, [r7, #20]
 8007b86:	e02b      	b.n	8007be0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8007b88:	697a      	ldr	r2, [r7, #20]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d106      	bne.n	8007b9e <netif_add+0xee>
 8007b90:	4b24      	ldr	r3, [pc, #144]	@ (8007c24 <netif_add+0x174>)
 8007b92:	f240 128b 	movw	r2, #395	@ 0x18b
 8007b96:	492b      	ldr	r1, [pc, #172]	@ (8007c44 <netif_add+0x194>)
 8007b98:	4824      	ldr	r0, [pc, #144]	@ (8007c2c <netif_add+0x17c>)
 8007b9a:	f004 fa47 	bl	800c02c <iprintf>
        num_netifs++;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	2bff      	cmp	r3, #255	@ 0xff
 8007ba8:	dd06      	ble.n	8007bb8 <netif_add+0x108>
 8007baa:	4b1e      	ldr	r3, [pc, #120]	@ (8007c24 <netif_add+0x174>)
 8007bac:	f240 128d 	movw	r2, #397	@ 0x18d
 8007bb0:	4925      	ldr	r1, [pc, #148]	@ (8007c48 <netif_add+0x198>)
 8007bb2:	481e      	ldr	r0, [pc, #120]	@ (8007c2c <netif_add+0x17c>)
 8007bb4:	f004 fa3a 	bl	800c02c <iprintf>
        if (netif2->num == netif->num) {
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d108      	bne.n	8007bda <netif_add+0x12a>
          netif->num++;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bce:	3301      	adds	r3, #1
 8007bd0:	b2da      	uxtb	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8007bd8:	e005      	b.n	8007be6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	617b      	str	r3, [r7, #20]
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1d0      	bne.n	8007b88 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1be      	bne.n	8007b6a <netif_add+0xba>
  }
  if (netif->num == 254) {
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bf2:	2bfe      	cmp	r3, #254	@ 0xfe
 8007bf4:	d103      	bne.n	8007bfe <netif_add+0x14e>
    netif_num = 0;
 8007bf6:	4b11      	ldr	r3, [pc, #68]	@ (8007c3c <netif_add+0x18c>)
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	701a      	strb	r2, [r3, #0]
 8007bfc:	e006      	b.n	8007c0c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007c04:	3301      	adds	r3, #1
 8007c06:	b2da      	uxtb	r2, r3
 8007c08:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <netif_add+0x18c>)
 8007c0a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8007c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c40 <netif_add+0x190>)
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8007c14:	4a0a      	ldr	r2, [pc, #40]	@ (8007c40 <netif_add+0x190>)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	0800e45c 	.word	0x0800e45c
 8007c28:	0800e4f0 	.word	0x0800e4f0
 8007c2c:	0800e4ac 	.word	0x0800e4ac
 8007c30:	0800e50c 	.word	0x0800e50c
 8007c34:	0800f6c4 	.word	0x0800f6c4
 8007c38:	08008053 	.word	0x08008053
 8007c3c:	2000d414 	.word	0x2000d414
 8007c40:	2000d40c 	.word	0x2000d40c
 8007c44:	0800e530 	.word	0x0800e530
 8007c48:	0800e544 	.word	0x0800e544

08007c4c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8007c56:	6839      	ldr	r1, [r7, #0]
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f001 f9a5 	bl	8008fa8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8007c5e:	bf00      	nop
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
	...

08007c68 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d106      	bne.n	8007c88 <netif_do_set_ipaddr+0x20>
 8007c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf0 <netif_do_set_ipaddr+0x88>)
 8007c7c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8007c80:	491c      	ldr	r1, [pc, #112]	@ (8007cf4 <netif_do_set_ipaddr+0x8c>)
 8007c82:	481d      	ldr	r0, [pc, #116]	@ (8007cf8 <netif_do_set_ipaddr+0x90>)
 8007c84:	f004 f9d2 	bl	800c02c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d106      	bne.n	8007c9c <netif_do_set_ipaddr+0x34>
 8007c8e:	4b18      	ldr	r3, [pc, #96]	@ (8007cf0 <netif_do_set_ipaddr+0x88>)
 8007c90:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8007c94:	4917      	ldr	r1, [pc, #92]	@ (8007cf4 <netif_do_set_ipaddr+0x8c>)
 8007c96:	4818      	ldr	r0, [pc, #96]	@ (8007cf8 <netif_do_set_ipaddr+0x90>)
 8007c98:	f004 f9c8 	bl	800c02c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d01c      	beq.n	8007ce4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8007cba:	f107 0314 	add.w	r3, r7, #20
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7ff ffc3 	bl	8007c4c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <netif_do_set_ipaddr+0x6a>
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	e000      	b.n	8007cd4 <netif_do_set_ipaddr+0x6c>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8007cd8:	2101      	movs	r1, #1
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f000 f8d2 	bl	8007e84 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e000      	b.n	8007ce6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3718      	adds	r7, #24
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	0800e45c 	.word	0x0800e45c
 8007cf4:	0800e574 	.word	0x0800e574
 8007cf8:	0800e4ac 	.word	0x0800e4ac

08007cfc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60f8      	str	r0, [r7, #12]
 8007d04:	60b9      	str	r1, [r7, #8]
 8007d06:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	3308      	adds	r3, #8
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d00a      	beq.n	8007d2c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d002      	beq.n	8007d22 <netif_do_set_netmask+0x26>
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	e000      	b.n	8007d24 <netif_do_set_netmask+0x28>
 8007d22:	2300      	movs	r3, #0
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e000      	b.n	8007d2e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr

08007d3a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8007d3a:	b480      	push	{r7}
 8007d3c:	b085      	sub	sp, #20
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	60f8      	str	r0, [r7, #12]
 8007d42:	60b9      	str	r1, [r7, #8]
 8007d44:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	330c      	adds	r3, #12
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d00a      	beq.n	8007d6a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d002      	beq.n	8007d60 <netif_do_set_gw+0x26>
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	e000      	b.n	8007d62 <netif_do_set_gw+0x28>
 8007d60:	2300      	movs	r3, #0
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8007d66:	2301      	movs	r3, #1
 8007d68:	e000      	b.n	8007d6c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b088      	sub	sp, #32
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8007d86:	2300      	movs	r3, #0
 8007d88:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d101      	bne.n	8007d98 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8007d94:	4b1c      	ldr	r3, [pc, #112]	@ (8007e08 <netif_set_addr+0x90>)
 8007d96:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d101      	bne.n	8007da2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8007d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8007e08 <netif_set_addr+0x90>)
 8007da0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d101      	bne.n	8007dac <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8007da8:	4b17      	ldr	r3, [pc, #92]	@ (8007e08 <netif_set_addr+0x90>)
 8007daa:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d003      	beq.n	8007dba <netif_set_addr+0x42>
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <netif_set_addr+0x46>
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e000      	b.n	8007dc0 <netif_set_addr+0x48>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	617b      	str	r3, [r7, #20]
  if (remove) {
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d006      	beq.n	8007dd6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8007dc8:	f107 0310 	add.w	r3, r7, #16
 8007dcc:	461a      	mov	r2, r3
 8007dce:	68b9      	ldr	r1, [r7, #8]
 8007dd0:	68f8      	ldr	r0, [r7, #12]
 8007dd2:	f7ff ff49 	bl	8007c68 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8007dd6:	69fa      	ldr	r2, [r7, #28]
 8007dd8:	6879      	ldr	r1, [r7, #4]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f7ff ff8e 	bl	8007cfc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8007de0:	69ba      	ldr	r2, [r7, #24]
 8007de2:	6839      	ldr	r1, [r7, #0]
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f7ff ffa8 	bl	8007d3a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d106      	bne.n	8007dfe <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8007df0:	f107 0310 	add.w	r3, r7, #16
 8007df4:	461a      	mov	r2, r3
 8007df6:	68b9      	ldr	r1, [r7, #8]
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f7ff ff35 	bl	8007c68 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8007dfe:	bf00      	nop
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	0800f6c4 	.word	0x0800f6c4

08007e0c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8007e14:	4a04      	ldr	r2, [pc, #16]	@ (8007e28 <netif_set_default+0x1c>)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8007e1a:	bf00      	nop
 8007e1c:	370c      	adds	r7, #12
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	2000d410 	.word	0x2000d410

08007e2c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d107      	bne.n	8007e4a <netif_set_up+0x1e>
 8007e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8007e78 <netif_set_up+0x4c>)
 8007e3c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8007e40:	490e      	ldr	r1, [pc, #56]	@ (8007e7c <netif_set_up+0x50>)
 8007e42:	480f      	ldr	r0, [pc, #60]	@ (8007e80 <netif_set_up+0x54>)
 8007e44:	f004 f8f2 	bl	800c02c <iprintf>
 8007e48:	e013      	b.n	8007e72 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10c      	bne.n	8007e72 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007e5e:	f043 0301 	orr.w	r3, r3, #1
 8007e62:	b2da      	uxtb	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8007e6a:	2103      	movs	r1, #3
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f809 	bl	8007e84 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8007e72:	3708      	adds	r7, #8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	0800e45c 	.word	0x0800e45c
 8007e7c:	0800e5e4 	.word	0x0800e5e4
 8007e80:	0800e4ac 	.word	0x0800e4ac

08007e84 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d106      	bne.n	8007ea4 <netif_issue_reports+0x20>
 8007e96:	4b18      	ldr	r3, [pc, #96]	@ (8007ef8 <netif_issue_reports+0x74>)
 8007e98:	f240 326d 	movw	r2, #877	@ 0x36d
 8007e9c:	4917      	ldr	r1, [pc, #92]	@ (8007efc <netif_issue_reports+0x78>)
 8007e9e:	4818      	ldr	r0, [pc, #96]	@ (8007f00 <netif_issue_reports+0x7c>)
 8007ea0:	f004 f8c4 	bl	800c02c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007eaa:	f003 0304 	and.w	r3, r3, #4
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d01e      	beq.n	8007ef0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007eb8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d017      	beq.n	8007ef0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8007ec0:	78fb      	ldrb	r3, [r7, #3]
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d013      	beq.n	8007ef2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	3304      	adds	r3, #4
 8007ece:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00e      	beq.n	8007ef2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007eda:	f003 0308 	and.w	r3, r3, #8
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d007      	beq.n	8007ef2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	3304      	adds	r3, #4
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f001 ffc7 	bl	8009e7c <etharp_request>
 8007eee:	e000      	b.n	8007ef2 <netif_issue_reports+0x6e>
    return;
 8007ef0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8007ef2:	3708      	adds	r7, #8
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}
 8007ef8:	0800e45c 	.word	0x0800e45c
 8007efc:	0800e600 	.word	0x0800e600
 8007f00:	0800e4ac 	.word	0x0800e4ac

08007f04 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b082      	sub	sp, #8
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d107      	bne.n	8007f22 <netif_set_down+0x1e>
 8007f12:	4b12      	ldr	r3, [pc, #72]	@ (8007f5c <netif_set_down+0x58>)
 8007f14:	f240 329b 	movw	r2, #923	@ 0x39b
 8007f18:	4911      	ldr	r1, [pc, #68]	@ (8007f60 <netif_set_down+0x5c>)
 8007f1a:	4812      	ldr	r0, [pc, #72]	@ (8007f64 <netif_set_down+0x60>)
 8007f1c:	f004 f886 	bl	800c02c <iprintf>
 8007f20:	e019      	b.n	8007f56 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007f28:	f003 0301 	and.w	r3, r3, #1
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d012      	beq.n	8007f56 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007f36:	f023 0301 	bic.w	r3, r3, #1
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007f48:	f003 0308 	and.w	r3, r3, #8
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d002      	beq.n	8007f56 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f001 fb51 	bl	80095f8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8007f56:	3708      	adds	r7, #8
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	0800e45c 	.word	0x0800e45c
 8007f60:	0800e624 	.word	0x0800e624
 8007f64:	0800e4ac 	.word	0x0800e4ac

08007f68 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d107      	bne.n	8007f86 <netif_set_link_up+0x1e>
 8007f76:	4b13      	ldr	r3, [pc, #76]	@ (8007fc4 <netif_set_link_up+0x5c>)
 8007f78:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8007f7c:	4912      	ldr	r1, [pc, #72]	@ (8007fc8 <netif_set_link_up+0x60>)
 8007f7e:	4813      	ldr	r0, [pc, #76]	@ (8007fcc <netif_set_link_up+0x64>)
 8007f80:	f004 f854 	bl	800c02c <iprintf>
 8007f84:	e01b      	b.n	8007fbe <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d114      	bne.n	8007fbe <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007f9a:	f043 0304 	orr.w	r3, r3, #4
 8007f9e:	b2da      	uxtb	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8007fa6:	2103      	movs	r1, #3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f7ff ff6b 	bl	8007e84 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	69db      	ldr	r3, [r3, #28]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d003      	beq.n	8007fbe <netif_set_link_up+0x56>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8007fbe:	3708      	adds	r7, #8
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	0800e45c 	.word	0x0800e45c
 8007fc8:	0800e644 	.word	0x0800e644
 8007fcc:	0800e4ac 	.word	0x0800e4ac

08007fd0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d107      	bne.n	8007fee <netif_set_link_down+0x1e>
 8007fde:	4b11      	ldr	r3, [pc, #68]	@ (8008024 <netif_set_link_down+0x54>)
 8007fe0:	f240 4206 	movw	r2, #1030	@ 0x406
 8007fe4:	4910      	ldr	r1, [pc, #64]	@ (8008028 <netif_set_link_down+0x58>)
 8007fe6:	4811      	ldr	r0, [pc, #68]	@ (800802c <netif_set_link_down+0x5c>)
 8007fe8:	f004 f820 	bl	800c02c <iprintf>
 8007fec:	e017      	b.n	800801e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007ff4:	f003 0304 	and.w	r3, r3, #4
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d010      	beq.n	800801e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008002:	f023 0304 	bic.w	r3, r3, #4
 8008006:	b2da      	uxtb	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <netif_set_link_down+0x4e>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	69db      	ldr	r3, [r3, #28]
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800801e:	3708      	adds	r7, #8
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	0800e45c 	.word	0x0800e45c
 8008028:	0800e668 	.word	0x0800e668
 800802c:	0800e4ac 	.word	0x0800e4ac

08008030 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d002      	beq.n	8008046 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	683a      	ldr	r2, [r7, #0]
 8008044:	61da      	str	r2, [r3, #28]
  }
}
 8008046:	bf00      	nop
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800805e:	f06f 030b 	mvn.w	r3, #11
}
 8008062:	4618      	mov	r0, r3
 8008064:	3714      	adds	r7, #20
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr

0800806e <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800806e:	b480      	push	{r7}
 8008070:	b085      	sub	sp, #20
 8008072:	af00      	add	r7, sp, #0
 8008074:	60f8      	str	r0, [r7, #12]
 8008076:	60b9      	str	r1, [r7, #8]
 8008078:	4611      	mov	r1, r2
 800807a:	461a      	mov	r2, r3
 800807c:	460b      	mov	r3, r1
 800807e:	80fb      	strh	r3, [r7, #6]
 8008080:	4613      	mov	r3, r2
 8008082:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2200      	movs	r2, #0
 8008088:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	88fa      	ldrh	r2, [r7, #6]
 8008094:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	88ba      	ldrh	r2, [r7, #4]
 800809a:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800809c:	8b3b      	ldrh	r3, [r7, #24]
 800809e:	b2da      	uxtb	r2, r3
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	7f3a      	ldrb	r2, [r7, #28]
 80080a8:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2201      	movs	r2, #1
 80080ae:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	73da      	strb	r2, [r3, #15]
}
 80080b6:	bf00      	nop
 80080b8:	3714      	adds	r7, #20
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr
	...

080080c4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b08c      	sub	sp, #48	@ 0x30
 80080c8:	af02      	add	r7, sp, #8
 80080ca:	4603      	mov	r3, r0
 80080cc:	71fb      	strb	r3, [r7, #7]
 80080ce:	460b      	mov	r3, r1
 80080d0:	80bb      	strh	r3, [r7, #4]
 80080d2:	4613      	mov	r3, r2
 80080d4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80080d6:	79fb      	ldrb	r3, [r7, #7]
 80080d8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80080da:	887b      	ldrh	r3, [r7, #2]
 80080dc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80080e0:	d07f      	beq.n	80081e2 <pbuf_alloc+0x11e>
 80080e2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80080e6:	f300 80c8 	bgt.w	800827a <pbuf_alloc+0x1b6>
 80080ea:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80080ee:	d010      	beq.n	8008112 <pbuf_alloc+0x4e>
 80080f0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80080f4:	f300 80c1 	bgt.w	800827a <pbuf_alloc+0x1b6>
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d002      	beq.n	8008102 <pbuf_alloc+0x3e>
 80080fc:	2b41      	cmp	r3, #65	@ 0x41
 80080fe:	f040 80bc 	bne.w	800827a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8008102:	887a      	ldrh	r2, [r7, #2]
 8008104:	88bb      	ldrh	r3, [r7, #4]
 8008106:	4619      	mov	r1, r3
 8008108:	2000      	movs	r0, #0
 800810a:	f000 f8d1 	bl	80082b0 <pbuf_alloc_reference>
 800810e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8008110:	e0bd      	b.n	800828e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8008112:	2300      	movs	r3, #0
 8008114:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8008116:	2300      	movs	r3, #0
 8008118:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800811a:	88bb      	ldrh	r3, [r7, #4]
 800811c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800811e:	2005      	movs	r0, #5
 8008120:	f7ff fc24 	bl	800796c <memp_malloc>
 8008124:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d107      	bne.n	800813c <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	2b00      	cmp	r3, #0
 8008130:	d002      	beq.n	8008138 <pbuf_alloc+0x74>
            pbuf_free(p);
 8008132:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008134:	f000 faaa 	bl	800868c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8008138:	2300      	movs	r3, #0
 800813a:	e0a9      	b.n	8008290 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800813c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800813e:	3303      	adds	r3, #3
 8008140:	b29b      	uxth	r3, r3
 8008142:	f023 0303 	bic.w	r3, r3, #3
 8008146:	b29b      	uxth	r3, r3
 8008148:	f5c3 63be 	rsb	r3, r3, #1520	@ 0x5f0
 800814c:	3304      	adds	r3, #4
 800814e:	b29b      	uxth	r3, r3
 8008150:	8b7a      	ldrh	r2, [r7, #26]
 8008152:	4293      	cmp	r3, r2
 8008154:	bf28      	it	cs
 8008156:	4613      	movcs	r3, r2
 8008158:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800815a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800815c:	3310      	adds	r3, #16
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	4413      	add	r3, r2
 8008162:	3303      	adds	r3, #3
 8008164:	f023 0303 	bic.w	r3, r3, #3
 8008168:	4618      	mov	r0, r3
 800816a:	89f9      	ldrh	r1, [r7, #14]
 800816c:	8b7a      	ldrh	r2, [r7, #26]
 800816e:	2300      	movs	r3, #0
 8008170:	9301      	str	r3, [sp, #4]
 8008172:	887b      	ldrh	r3, [r7, #2]
 8008174:	9300      	str	r3, [sp, #0]
 8008176:	460b      	mov	r3, r1
 8008178:	4601      	mov	r1, r0
 800817a:	6938      	ldr	r0, [r7, #16]
 800817c:	f7ff ff77 	bl	800806e <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	f003 0303 	and.w	r3, r3, #3
 8008188:	2b00      	cmp	r3, #0
 800818a:	d006      	beq.n	800819a <pbuf_alloc+0xd6>
 800818c:	4b42      	ldr	r3, [pc, #264]	@ (8008298 <pbuf_alloc+0x1d4>)
 800818e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008192:	4942      	ldr	r1, [pc, #264]	@ (800829c <pbuf_alloc+0x1d8>)
 8008194:	4842      	ldr	r0, [pc, #264]	@ (80082a0 <pbuf_alloc+0x1dc>)
 8008196:	f003 ff49 	bl	800c02c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800819a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800819c:	3303      	adds	r3, #3
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d106      	bne.n	80081b8 <pbuf_alloc+0xf4>
 80081aa:	4b3b      	ldr	r3, [pc, #236]	@ (8008298 <pbuf_alloc+0x1d4>)
 80081ac:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80081b0:	493c      	ldr	r1, [pc, #240]	@ (80082a4 <pbuf_alloc+0x1e0>)
 80081b2:	483b      	ldr	r0, [pc, #236]	@ (80082a0 <pbuf_alloc+0x1dc>)
 80081b4:	f003 ff3a 	bl	800c02c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80081b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d102      	bne.n	80081c4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80081c2:	e002      	b.n	80081ca <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	693a      	ldr	r2, [r7, #16]
 80081c8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80081ce:	8b7a      	ldrh	r2, [r7, #26]
 80081d0:	89fb      	ldrh	r3, [r7, #14]
 80081d2:	1ad3      	subs	r3, r2, r3
 80081d4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80081d6:	2300      	movs	r3, #0
 80081d8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 80081da:	8b7b      	ldrh	r3, [r7, #26]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d19e      	bne.n	800811e <pbuf_alloc+0x5a>
      break;
 80081e0:	e055      	b.n	800828e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80081e2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80081e4:	3303      	adds	r3, #3
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	f023 0303 	bic.w	r3, r3, #3
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	88bb      	ldrh	r3, [r7, #4]
 80081f0:	3303      	adds	r3, #3
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	f023 0303 	bic.w	r3, r3, #3
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	4413      	add	r3, r2
 80081fc:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80081fe:	8b3b      	ldrh	r3, [r7, #24]
 8008200:	3310      	adds	r3, #16
 8008202:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8008204:	8b3a      	ldrh	r2, [r7, #24]
 8008206:	88bb      	ldrh	r3, [r7, #4]
 8008208:	3303      	adds	r3, #3
 800820a:	f023 0303 	bic.w	r3, r3, #3
 800820e:	429a      	cmp	r2, r3
 8008210:	d306      	bcc.n	8008220 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8008212:	8afa      	ldrh	r2, [r7, #22]
 8008214:	88bb      	ldrh	r3, [r7, #4]
 8008216:	3303      	adds	r3, #3
 8008218:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800821c:	429a      	cmp	r2, r3
 800821e:	d201      	bcs.n	8008224 <pbuf_alloc+0x160>
        return NULL;
 8008220:	2300      	movs	r3, #0
 8008222:	e035      	b.n	8008290 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8008224:	8afb      	ldrh	r3, [r7, #22]
 8008226:	4618      	mov	r0, r3
 8008228:	f7ff fa10 	bl	800764c <mem_malloc>
 800822c:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008230:	2b00      	cmp	r3, #0
 8008232:	d101      	bne.n	8008238 <pbuf_alloc+0x174>
        return NULL;
 8008234:	2300      	movs	r3, #0
 8008236:	e02b      	b.n	8008290 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8008238:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800823a:	3310      	adds	r3, #16
 800823c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800823e:	4413      	add	r3, r2
 8008240:	3303      	adds	r3, #3
 8008242:	f023 0303 	bic.w	r3, r3, #3
 8008246:	4618      	mov	r0, r3
 8008248:	88b9      	ldrh	r1, [r7, #4]
 800824a:	88ba      	ldrh	r2, [r7, #4]
 800824c:	2300      	movs	r3, #0
 800824e:	9301      	str	r3, [sp, #4]
 8008250:	887b      	ldrh	r3, [r7, #2]
 8008252:	9300      	str	r3, [sp, #0]
 8008254:	460b      	mov	r3, r1
 8008256:	4601      	mov	r1, r0
 8008258:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800825a:	f7ff ff08 	bl	800806e <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800825e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	f003 0303 	and.w	r3, r3, #3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d010      	beq.n	800828c <pbuf_alloc+0x1c8>
 800826a:	4b0b      	ldr	r3, [pc, #44]	@ (8008298 <pbuf_alloc+0x1d4>)
 800826c:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8008270:	490d      	ldr	r1, [pc, #52]	@ (80082a8 <pbuf_alloc+0x1e4>)
 8008272:	480b      	ldr	r0, [pc, #44]	@ (80082a0 <pbuf_alloc+0x1dc>)
 8008274:	f003 feda 	bl	800c02c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8008278:	e008      	b.n	800828c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800827a:	4b07      	ldr	r3, [pc, #28]	@ (8008298 <pbuf_alloc+0x1d4>)
 800827c:	f240 1227 	movw	r2, #295	@ 0x127
 8008280:	490a      	ldr	r1, [pc, #40]	@ (80082ac <pbuf_alloc+0x1e8>)
 8008282:	4807      	ldr	r0, [pc, #28]	@ (80082a0 <pbuf_alloc+0x1dc>)
 8008284:	f003 fed2 	bl	800c02c <iprintf>
      return NULL;
 8008288:	2300      	movs	r3, #0
 800828a:	e001      	b.n	8008290 <pbuf_alloc+0x1cc>
      break;
 800828c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008290:	4618      	mov	r0, r3
 8008292:	3728      	adds	r7, #40	@ 0x28
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	0800e68c 	.word	0x0800e68c
 800829c:	0800e6bc 	.word	0x0800e6bc
 80082a0:	0800e6ec 	.word	0x0800e6ec
 80082a4:	0800e714 	.word	0x0800e714
 80082a8:	0800e748 	.word	0x0800e748
 80082ac:	0800e774 	.word	0x0800e774

080082b0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af02      	add	r7, sp, #8
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	460b      	mov	r3, r1
 80082ba:	807b      	strh	r3, [r7, #2]
 80082bc:	4613      	mov	r3, r2
 80082be:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80082c0:	883b      	ldrh	r3, [r7, #0]
 80082c2:	2b41      	cmp	r3, #65	@ 0x41
 80082c4:	d009      	beq.n	80082da <pbuf_alloc_reference+0x2a>
 80082c6:	883b      	ldrh	r3, [r7, #0]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d006      	beq.n	80082da <pbuf_alloc_reference+0x2a>
 80082cc:	4b0f      	ldr	r3, [pc, #60]	@ (800830c <pbuf_alloc_reference+0x5c>)
 80082ce:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 80082d2:	490f      	ldr	r1, [pc, #60]	@ (8008310 <pbuf_alloc_reference+0x60>)
 80082d4:	480f      	ldr	r0, [pc, #60]	@ (8008314 <pbuf_alloc_reference+0x64>)
 80082d6:	f003 fea9 	bl	800c02c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80082da:	2004      	movs	r0, #4
 80082dc:	f7ff fb46 	bl	800796c <memp_malloc>
 80082e0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80082e8:	2300      	movs	r3, #0
 80082ea:	e00b      	b.n	8008304 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80082ec:	8879      	ldrh	r1, [r7, #2]
 80082ee:	887a      	ldrh	r2, [r7, #2]
 80082f0:	2300      	movs	r3, #0
 80082f2:	9301      	str	r3, [sp, #4]
 80082f4:	883b      	ldrh	r3, [r7, #0]
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	460b      	mov	r3, r1
 80082fa:	6879      	ldr	r1, [r7, #4]
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f7ff feb6 	bl	800806e <pbuf_init_alloced_pbuf>
  return p;
 8008302:	68fb      	ldr	r3, [r7, #12]
}
 8008304:	4618      	mov	r0, r3
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	0800e68c 	.word	0x0800e68c
 8008310:	0800e790 	.word	0x0800e790
 8008314:	0800e6ec 	.word	0x0800e6ec

08008318 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b088      	sub	sp, #32
 800831c:	af02      	add	r7, sp, #8
 800831e:	607b      	str	r3, [r7, #4]
 8008320:	4603      	mov	r3, r0
 8008322:	73fb      	strb	r3, [r7, #15]
 8008324:	460b      	mov	r3, r1
 8008326:	81bb      	strh	r3, [r7, #12]
 8008328:	4613      	mov	r3, r2
 800832a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800832c:	7bfb      	ldrb	r3, [r7, #15]
 800832e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8008330:	8a7b      	ldrh	r3, [r7, #18]
 8008332:	3303      	adds	r3, #3
 8008334:	f023 0203 	bic.w	r2, r3, #3
 8008338:	89bb      	ldrh	r3, [r7, #12]
 800833a:	441a      	add	r2, r3
 800833c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800833e:	429a      	cmp	r2, r3
 8008340:	d901      	bls.n	8008346 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8008342:	2300      	movs	r3, #0
 8008344:	e018      	b.n	8008378 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8008346:	6a3b      	ldr	r3, [r7, #32]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d007      	beq.n	800835c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800834c:	8a7b      	ldrh	r3, [r7, #18]
 800834e:	3303      	adds	r3, #3
 8008350:	f023 0303 	bic.w	r3, r3, #3
 8008354:	6a3a      	ldr	r2, [r7, #32]
 8008356:	4413      	add	r3, r2
 8008358:	617b      	str	r3, [r7, #20]
 800835a:	e001      	b.n	8008360 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800835c:	2300      	movs	r3, #0
 800835e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	89b9      	ldrh	r1, [r7, #12]
 8008364:	89ba      	ldrh	r2, [r7, #12]
 8008366:	2302      	movs	r3, #2
 8008368:	9301      	str	r3, [sp, #4]
 800836a:	897b      	ldrh	r3, [r7, #10]
 800836c:	9300      	str	r3, [sp, #0]
 800836e:	460b      	mov	r3, r1
 8008370:	6979      	ldr	r1, [r7, #20]
 8008372:	f7ff fe7c 	bl	800806e <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8008376:	687b      	ldr	r3, [r7, #4]
}
 8008378:	4618      	mov	r0, r3
 800837a:	3718      	adds	r7, #24
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}

08008380 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	460b      	mov	r3, r1
 800838a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d106      	bne.n	80083a0 <pbuf_realloc+0x20>
 8008392:	4b3a      	ldr	r3, [pc, #232]	@ (800847c <pbuf_realloc+0xfc>)
 8008394:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8008398:	4939      	ldr	r1, [pc, #228]	@ (8008480 <pbuf_realloc+0x100>)
 800839a:	483a      	ldr	r0, [pc, #232]	@ (8008484 <pbuf_realloc+0x104>)
 800839c:	f003 fe46 	bl	800c02c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	891b      	ldrh	r3, [r3, #8]
 80083a4:	887a      	ldrh	r2, [r7, #2]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d263      	bcs.n	8008472 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	891a      	ldrh	r2, [r3, #8]
 80083ae:	887b      	ldrh	r3, [r7, #2]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80083b4:	887b      	ldrh	r3, [r7, #2]
 80083b6:	817b      	strh	r3, [r7, #10]
  q = p;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80083bc:	e018      	b.n	80083f0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	895b      	ldrh	r3, [r3, #10]
 80083c2:	897a      	ldrh	r2, [r7, #10]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	891a      	ldrh	r2, [r3, #8]
 80083cc:	893b      	ldrh	r3, [r7, #8]
 80083ce:	1ad3      	subs	r3, r2, r3
 80083d0:	b29a      	uxth	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d106      	bne.n	80083f0 <pbuf_realloc+0x70>
 80083e2:	4b26      	ldr	r3, [pc, #152]	@ (800847c <pbuf_realloc+0xfc>)
 80083e4:	f240 12af 	movw	r2, #431	@ 0x1af
 80083e8:	4927      	ldr	r1, [pc, #156]	@ (8008488 <pbuf_realloc+0x108>)
 80083ea:	4826      	ldr	r0, [pc, #152]	@ (8008484 <pbuf_realloc+0x104>)
 80083ec:	f003 fe1e 	bl	800c02c <iprintf>
  while (rem_len > q->len) {
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	895b      	ldrh	r3, [r3, #10]
 80083f4:	897a      	ldrh	r2, [r7, #10]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d8e1      	bhi.n	80083be <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	7b1b      	ldrb	r3, [r3, #12]
 80083fe:	f003 030f 	and.w	r3, r3, #15
 8008402:	2b00      	cmp	r3, #0
 8008404:	d121      	bne.n	800844a <pbuf_realloc+0xca>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	895b      	ldrh	r3, [r3, #10]
 800840a:	897a      	ldrh	r2, [r7, #10]
 800840c:	429a      	cmp	r2, r3
 800840e:	d01c      	beq.n	800844a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	7b5b      	ldrb	r3, [r3, #13]
 8008414:	f003 0302 	and.w	r3, r3, #2
 8008418:	2b00      	cmp	r3, #0
 800841a:	d116      	bne.n	800844a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	1ad3      	subs	r3, r2, r3
 8008424:	b29a      	uxth	r2, r3
 8008426:	897b      	ldrh	r3, [r7, #10]
 8008428:	4413      	add	r3, r2
 800842a:	b29b      	uxth	r3, r3
 800842c:	4619      	mov	r1, r3
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f7ff f810 	bl	8007454 <mem_trim>
 8008434:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d106      	bne.n	800844a <pbuf_realloc+0xca>
 800843c:	4b0f      	ldr	r3, [pc, #60]	@ (800847c <pbuf_realloc+0xfc>)
 800843e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8008442:	4912      	ldr	r1, [pc, #72]	@ (800848c <pbuf_realloc+0x10c>)
 8008444:	480f      	ldr	r0, [pc, #60]	@ (8008484 <pbuf_realloc+0x104>)
 8008446:	f003 fdf1 	bl	800c02c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	897a      	ldrh	r2, [r7, #10]
 800844e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	895a      	ldrh	r2, [r3, #10]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d004      	beq.n	800846a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4618      	mov	r0, r3
 8008466:	f000 f911 	bl	800868c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	601a      	str	r2, [r3, #0]
 8008470:	e000      	b.n	8008474 <pbuf_realloc+0xf4>
    return;
 8008472:	bf00      	nop

}
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	0800e68c 	.word	0x0800e68c
 8008480:	0800e7a4 	.word	0x0800e7a4
 8008484:	0800e6ec 	.word	0x0800e6ec
 8008488:	0800e7bc 	.word	0x0800e7bc
 800848c:	0800e7d4 	.word	0x0800e7d4

08008490 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b086      	sub	sp, #24
 8008494:	af00      	add	r7, sp, #0
 8008496:	60f8      	str	r0, [r7, #12]
 8008498:	60b9      	str	r1, [r7, #8]
 800849a:	4613      	mov	r3, r2
 800849c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d106      	bne.n	80084b2 <pbuf_add_header_impl+0x22>
 80084a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008554 <pbuf_add_header_impl+0xc4>)
 80084a6:	f240 12df 	movw	r2, #479	@ 0x1df
 80084aa:	492b      	ldr	r1, [pc, #172]	@ (8008558 <pbuf_add_header_impl+0xc8>)
 80084ac:	482b      	ldr	r0, [pc, #172]	@ (800855c <pbuf_add_header_impl+0xcc>)
 80084ae:	f003 fdbd 	bl	800c02c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d003      	beq.n	80084c0 <pbuf_add_header_impl+0x30>
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084be:	d301      	bcc.n	80084c4 <pbuf_add_header_impl+0x34>
    return 1;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e043      	b.n	800854c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d101      	bne.n	80084ce <pbuf_add_header_impl+0x3e>
    return 0;
 80084ca:	2300      	movs	r3, #0
 80084cc:	e03e      	b.n	800854c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	891a      	ldrh	r2, [r3, #8]
 80084d6:	8a7b      	ldrh	r3, [r7, #18]
 80084d8:	4413      	add	r3, r2
 80084da:	b29b      	uxth	r3, r3
 80084dc:	8a7a      	ldrh	r2, [r7, #18]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d901      	bls.n	80084e6 <pbuf_add_header_impl+0x56>
    return 1;
 80084e2:	2301      	movs	r3, #1
 80084e4:	e032      	b.n	800854c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	7b1b      	ldrb	r3, [r3, #12]
 80084ea:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80084ec:	8a3b      	ldrh	r3, [r7, #16]
 80084ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00c      	beq.n	8008510 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	685a      	ldr	r2, [r3, #4]
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	425b      	negs	r3, r3
 80084fe:	4413      	add	r3, r2
 8008500:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	3310      	adds	r3, #16
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	429a      	cmp	r2, r3
 800850a:	d20d      	bcs.n	8008528 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800850c:	2301      	movs	r3, #1
 800850e:	e01d      	b.n	800854c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8008510:	79fb      	ldrb	r3, [r7, #7]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d006      	beq.n	8008524 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	425b      	negs	r3, r3
 800851e:	4413      	add	r3, r2
 8008520:	617b      	str	r3, [r7, #20]
 8008522:	e001      	b.n	8008528 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8008524:	2301      	movs	r3, #1
 8008526:	e011      	b.n	800854c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	895a      	ldrh	r2, [r3, #10]
 8008532:	8a7b      	ldrh	r3, [r7, #18]
 8008534:	4413      	add	r3, r2
 8008536:	b29a      	uxth	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	891a      	ldrh	r2, [r3, #8]
 8008540:	8a7b      	ldrh	r3, [r7, #18]
 8008542:	4413      	add	r3, r2
 8008544:	b29a      	uxth	r2, r3
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	811a      	strh	r2, [r3, #8]


  return 0;
 800854a:	2300      	movs	r3, #0
}
 800854c:	4618      	mov	r0, r3
 800854e:	3718      	adds	r7, #24
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	0800e68c 	.word	0x0800e68c
 8008558:	0800e7f0 	.word	0x0800e7f0
 800855c:	0800e6ec 	.word	0x0800e6ec

08008560 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800856a:	2200      	movs	r2, #0
 800856c:	6839      	ldr	r1, [r7, #0]
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7ff ff8e 	bl	8008490 <pbuf_add_header_impl>
 8008574:	4603      	mov	r3, r0
}
 8008576:	4618      	mov	r0, r3
 8008578:	3708      	adds	r7, #8
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
	...

08008580 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d106      	bne.n	800859e <pbuf_remove_header+0x1e>
 8008590:	4b20      	ldr	r3, [pc, #128]	@ (8008614 <pbuf_remove_header+0x94>)
 8008592:	f240 224b 	movw	r2, #587	@ 0x24b
 8008596:	4920      	ldr	r1, [pc, #128]	@ (8008618 <pbuf_remove_header+0x98>)
 8008598:	4820      	ldr	r0, [pc, #128]	@ (800861c <pbuf_remove_header+0x9c>)
 800859a:	f003 fd47 	bl	800c02c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d003      	beq.n	80085ac <pbuf_remove_header+0x2c>
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085aa:	d301      	bcc.n	80085b0 <pbuf_remove_header+0x30>
    return 1;
 80085ac:	2301      	movs	r3, #1
 80085ae:	e02c      	b.n	800860a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <pbuf_remove_header+0x3a>
    return 0;
 80085b6:	2300      	movs	r3, #0
 80085b8:	e027      	b.n	800860a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	895b      	ldrh	r3, [r3, #10]
 80085c2:	89fa      	ldrh	r2, [r7, #14]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d908      	bls.n	80085da <pbuf_remove_header+0x5a>
 80085c8:	4b12      	ldr	r3, [pc, #72]	@ (8008614 <pbuf_remove_header+0x94>)
 80085ca:	f240 2255 	movw	r2, #597	@ 0x255
 80085ce:	4914      	ldr	r1, [pc, #80]	@ (8008620 <pbuf_remove_header+0xa0>)
 80085d0:	4812      	ldr	r0, [pc, #72]	@ (800861c <pbuf_remove_header+0x9c>)
 80085d2:	f003 fd2b 	bl	800c02c <iprintf>
 80085d6:	2301      	movs	r3, #1
 80085d8:	e017      	b.n	800860a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	441a      	add	r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	895a      	ldrh	r2, [r3, #10]
 80085f0:	89fb      	ldrh	r3, [r7, #14]
 80085f2:	1ad3      	subs	r3, r2, r3
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	891a      	ldrh	r2, [r3, #8]
 80085fe:	89fb      	ldrh	r3, [r7, #14]
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	b29a      	uxth	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	0800e68c 	.word	0x0800e68c
 8008618:	0800e7f0 	.word	0x0800e7f0
 800861c:	0800e6ec 	.word	0x0800e6ec
 8008620:	0800e7fc 	.word	0x0800e7fc

08008624 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	807b      	strh	r3, [r7, #2]
 8008630:	4613      	mov	r3, r2
 8008632:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8008634:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008638:	2b00      	cmp	r3, #0
 800863a:	da08      	bge.n	800864e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800863c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008640:	425b      	negs	r3, r3
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7ff ff9b 	bl	8008580 <pbuf_remove_header>
 800864a:	4603      	mov	r3, r0
 800864c:	e007      	b.n	800865e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800864e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008652:	787a      	ldrb	r2, [r7, #1]
 8008654:	4619      	mov	r1, r3
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f7ff ff1a 	bl	8008490 <pbuf_add_header_impl>
 800865c:	4603      	mov	r3, r0
  }
}
 800865e:	4618      	mov	r0, r3
 8008660:	3708      	adds	r7, #8
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b082      	sub	sp, #8
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
 800866e:	460b      	mov	r3, r1
 8008670:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8008672:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008676:	2201      	movs	r2, #1
 8008678:	4619      	mov	r1, r3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7ff ffd2 	bl	8008624 <pbuf_header_impl>
 8008680:	4603      	mov	r3, r0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3708      	adds	r7, #8
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
	...

0800868c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b086      	sub	sp, #24
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10b      	bne.n	80086b2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d106      	bne.n	80086ae <pbuf_free+0x22>
 80086a0:	4b38      	ldr	r3, [pc, #224]	@ (8008784 <pbuf_free+0xf8>)
 80086a2:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80086a6:	4938      	ldr	r1, [pc, #224]	@ (8008788 <pbuf_free+0xfc>)
 80086a8:	4838      	ldr	r0, [pc, #224]	@ (800878c <pbuf_free+0x100>)
 80086aa:	f003 fcbf 	bl	800c02c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e063      	b.n	800877a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80086b2:	2300      	movs	r3, #0
 80086b4:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80086b6:	e05c      	b.n	8008772 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	7b9b      	ldrb	r3, [r3, #14]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d106      	bne.n	80086ce <pbuf_free+0x42>
 80086c0:	4b30      	ldr	r3, [pc, #192]	@ (8008784 <pbuf_free+0xf8>)
 80086c2:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80086c6:	4932      	ldr	r1, [pc, #200]	@ (8008790 <pbuf_free+0x104>)
 80086c8:	4830      	ldr	r0, [pc, #192]	@ (800878c <pbuf_free+0x100>)
 80086ca:	f003 fcaf 	bl	800c02c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	7b9b      	ldrb	r3, [r3, #14]
 80086d2:	3b01      	subs	r3, #1
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	739a      	strb	r2, [r3, #14]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	7b9b      	ldrb	r3, [r3, #14]
 80086de:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80086e0:	7dbb      	ldrb	r3, [r7, #22]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d143      	bne.n	800876e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	7b1b      	ldrb	r3, [r3, #12]
 80086f0:	f003 030f 	and.w	r3, r3, #15
 80086f4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	7b5b      	ldrb	r3, [r3, #13]
 80086fa:	f003 0302 	and.w	r3, r3, #2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d011      	beq.n	8008726 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d106      	bne.n	800871c <pbuf_free+0x90>
 800870e:	4b1d      	ldr	r3, [pc, #116]	@ (8008784 <pbuf_free+0xf8>)
 8008710:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8008714:	491f      	ldr	r1, [pc, #124]	@ (8008794 <pbuf_free+0x108>)
 8008716:	481d      	ldr	r0, [pc, #116]	@ (800878c <pbuf_free+0x100>)
 8008718:	f003 fc88 	bl	800c02c <iprintf>
        pc->custom_free_function(p);
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	4798      	blx	r3
 8008724:	e01d      	b.n	8008762 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8008726:	7bfb      	ldrb	r3, [r7, #15]
 8008728:	2b02      	cmp	r3, #2
 800872a:	d104      	bne.n	8008736 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800872c:	6879      	ldr	r1, [r7, #4]
 800872e:	2005      	movs	r0, #5
 8008730:	f7ff f98c 	bl	8007a4c <memp_free>
 8008734:	e015      	b.n	8008762 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8008736:	7bfb      	ldrb	r3, [r7, #15]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d104      	bne.n	8008746 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800873c:	6879      	ldr	r1, [r7, #4]
 800873e:	2004      	movs	r0, #4
 8008740:	f7ff f984 	bl	8007a4c <memp_free>
 8008744:	e00d      	b.n	8008762 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8008746:	7bfb      	ldrb	r3, [r7, #15]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d103      	bne.n	8008754 <pbuf_free+0xc8>
          mem_free(p);
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f7fe fe17 	bl	8007380 <mem_free>
 8008752:	e006      	b.n	8008762 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8008754:	4b0b      	ldr	r3, [pc, #44]	@ (8008784 <pbuf_free+0xf8>)
 8008756:	f240 320f 	movw	r2, #783	@ 0x30f
 800875a:	490f      	ldr	r1, [pc, #60]	@ (8008798 <pbuf_free+0x10c>)
 800875c:	480b      	ldr	r0, [pc, #44]	@ (800878c <pbuf_free+0x100>)
 800875e:	f003 fc65 	bl	800c02c <iprintf>
        }
      }
      count++;
 8008762:	7dfb      	ldrb	r3, [r7, #23]
 8008764:	3301      	adds	r3, #1
 8008766:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	607b      	str	r3, [r7, #4]
 800876c:	e001      	b.n	8008772 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800876e:	2300      	movs	r3, #0
 8008770:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d19f      	bne.n	80086b8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8008778:	7dfb      	ldrb	r3, [r7, #23]
}
 800877a:	4618      	mov	r0, r3
 800877c:	3718      	adds	r7, #24
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	0800e68c 	.word	0x0800e68c
 8008788:	0800e7f0 	.word	0x0800e7f0
 800878c:	0800e6ec 	.word	0x0800e6ec
 8008790:	0800e81c 	.word	0x0800e81c
 8008794:	0800e834 	.word	0x0800e834
 8008798:	0800e858 	.word	0x0800e858

0800879c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800879c:	b480      	push	{r7}
 800879e:	b085      	sub	sp, #20
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80087a4:	2300      	movs	r3, #0
 80087a6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80087a8:	e005      	b.n	80087b6 <pbuf_clen+0x1a>
    ++len;
 80087aa:	89fb      	ldrh	r3, [r7, #14]
 80087ac:	3301      	adds	r3, #1
 80087ae:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1f6      	bne.n	80087aa <pbuf_clen+0xe>
  }
  return len;
 80087bc:	89fb      	ldrh	r3, [r7, #14]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr
	...

080087cc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d010      	beq.n	80087fc <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	7b9b      	ldrb	r3, [r3, #14]
 80087de:	3301      	adds	r3, #1
 80087e0:	b2da      	uxtb	r2, r3
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	7b9b      	ldrb	r3, [r3, #14]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d106      	bne.n	80087fc <pbuf_ref+0x30>
 80087ee:	4b05      	ldr	r3, [pc, #20]	@ (8008804 <pbuf_ref+0x38>)
 80087f0:	f240 3242 	movw	r2, #834	@ 0x342
 80087f4:	4904      	ldr	r1, [pc, #16]	@ (8008808 <pbuf_ref+0x3c>)
 80087f6:	4805      	ldr	r0, [pc, #20]	@ (800880c <pbuf_ref+0x40>)
 80087f8:	f003 fc18 	bl	800c02c <iprintf>
  }
}
 80087fc:	bf00      	nop
 80087fe:	3708      	adds	r7, #8
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	0800e68c 	.word	0x0800e68c
 8008808:	0800e86c 	.word	0x0800e86c
 800880c:	0800e6ec 	.word	0x0800e6ec

08008810 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <pbuf_cat+0x16>
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d107      	bne.n	8008836 <pbuf_cat+0x26>
 8008826:	4b20      	ldr	r3, [pc, #128]	@ (80088a8 <pbuf_cat+0x98>)
 8008828:	f240 3259 	movw	r2, #857	@ 0x359
 800882c:	491f      	ldr	r1, [pc, #124]	@ (80088ac <pbuf_cat+0x9c>)
 800882e:	4820      	ldr	r0, [pc, #128]	@ (80088b0 <pbuf_cat+0xa0>)
 8008830:	f003 fbfc 	bl	800c02c <iprintf>
 8008834:	e034      	b.n	80088a0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	60fb      	str	r3, [r7, #12]
 800883a:	e00a      	b.n	8008852 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	891a      	ldrh	r2, [r3, #8]
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	891b      	ldrh	r3, [r3, #8]
 8008844:	4413      	add	r3, r2
 8008846:	b29a      	uxth	r2, r3
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	60fb      	str	r3, [r7, #12]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1f0      	bne.n	800883c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	891a      	ldrh	r2, [r3, #8]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	895b      	ldrh	r3, [r3, #10]
 8008862:	429a      	cmp	r2, r3
 8008864:	d006      	beq.n	8008874 <pbuf_cat+0x64>
 8008866:	4b10      	ldr	r3, [pc, #64]	@ (80088a8 <pbuf_cat+0x98>)
 8008868:	f240 3262 	movw	r2, #866	@ 0x362
 800886c:	4911      	ldr	r1, [pc, #68]	@ (80088b4 <pbuf_cat+0xa4>)
 800886e:	4810      	ldr	r0, [pc, #64]	@ (80088b0 <pbuf_cat+0xa0>)
 8008870:	f003 fbdc 	bl	800c02c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d006      	beq.n	800888a <pbuf_cat+0x7a>
 800887c:	4b0a      	ldr	r3, [pc, #40]	@ (80088a8 <pbuf_cat+0x98>)
 800887e:	f240 3263 	movw	r2, #867	@ 0x363
 8008882:	490d      	ldr	r1, [pc, #52]	@ (80088b8 <pbuf_cat+0xa8>)
 8008884:	480a      	ldr	r0, [pc, #40]	@ (80088b0 <pbuf_cat+0xa0>)
 8008886:	f003 fbd1 	bl	800c02c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	891a      	ldrh	r2, [r3, #8]
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	891b      	ldrh	r3, [r3, #8]
 8008892:	4413      	add	r3, r2
 8008894:	b29a      	uxth	r2, r3
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	0800e68c 	.word	0x0800e68c
 80088ac:	0800e880 	.word	0x0800e880
 80088b0:	0800e6ec 	.word	0x0800e6ec
 80088b4:	0800e8b8 	.word	0x0800e8b8
 80088b8:	0800e8e8 	.word	0x0800e8e8

080088bc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80088c6:	2300      	movs	r3, #0
 80088c8:	617b      	str	r3, [r7, #20]
 80088ca:	2300      	movs	r3, #0
 80088cc:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d008      	beq.n	80088e6 <pbuf_copy+0x2a>
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d005      	beq.n	80088e6 <pbuf_copy+0x2a>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	891a      	ldrh	r2, [r3, #8]
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	891b      	ldrh	r3, [r3, #8]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d209      	bcs.n	80088fa <pbuf_copy+0x3e>
 80088e6:	4b57      	ldr	r3, [pc, #348]	@ (8008a44 <pbuf_copy+0x188>)
 80088e8:	f240 32c9 	movw	r2, #969	@ 0x3c9
 80088ec:	4956      	ldr	r1, [pc, #344]	@ (8008a48 <pbuf_copy+0x18c>)
 80088ee:	4857      	ldr	r0, [pc, #348]	@ (8008a4c <pbuf_copy+0x190>)
 80088f0:	f003 fb9c 	bl	800c02c <iprintf>
 80088f4:	f06f 030f 	mvn.w	r3, #15
 80088f8:	e09f      	b.n	8008a3a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	895b      	ldrh	r3, [r3, #10]
 80088fe:	461a      	mov	r2, r3
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	1ad2      	subs	r2, r2, r3
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	895b      	ldrh	r3, [r3, #10]
 8008908:	4619      	mov	r1, r3
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	1acb      	subs	r3, r1, r3
 800890e:	429a      	cmp	r2, r3
 8008910:	d306      	bcc.n	8008920 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	895b      	ldrh	r3, [r3, #10]
 8008916:	461a      	mov	r2, r3
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	1ad3      	subs	r3, r2, r3
 800891c:	60fb      	str	r3, [r7, #12]
 800891e:	e005      	b.n	800892c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	895b      	ldrh	r3, [r3, #10]
 8008924:	461a      	mov	r2, r3
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	1ad3      	subs	r3, r2, r3
 800892a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	18d0      	adds	r0, r2, r3
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	685a      	ldr	r2, [r3, #4]
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	4413      	add	r3, r2
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	4619      	mov	r1, r3
 8008940:	f003 fd45 	bl	800c3ce <memcpy>
    offset_to += len;
 8008944:	697a      	ldr	r2, [r7, #20]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	4413      	add	r3, r2
 800894a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800894c:	693a      	ldr	r2, [r7, #16]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	4413      	add	r3, r2
 8008952:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	895b      	ldrh	r3, [r3, #10]
 8008958:	461a      	mov	r2, r3
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	4293      	cmp	r3, r2
 800895e:	d906      	bls.n	800896e <pbuf_copy+0xb2>
 8008960:	4b38      	ldr	r3, [pc, #224]	@ (8008a44 <pbuf_copy+0x188>)
 8008962:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8008966:	493a      	ldr	r1, [pc, #232]	@ (8008a50 <pbuf_copy+0x194>)
 8008968:	4838      	ldr	r0, [pc, #224]	@ (8008a4c <pbuf_copy+0x190>)
 800896a:	f003 fb5f 	bl	800c02c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	895b      	ldrh	r3, [r3, #10]
 8008972:	461a      	mov	r2, r3
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	4293      	cmp	r3, r2
 8008978:	d906      	bls.n	8008988 <pbuf_copy+0xcc>
 800897a:	4b32      	ldr	r3, [pc, #200]	@ (8008a44 <pbuf_copy+0x188>)
 800897c:	f240 32da 	movw	r2, #986	@ 0x3da
 8008980:	4934      	ldr	r1, [pc, #208]	@ (8008a54 <pbuf_copy+0x198>)
 8008982:	4832      	ldr	r0, [pc, #200]	@ (8008a4c <pbuf_copy+0x190>)
 8008984:	f003 fb52 	bl	800c02c <iprintf>
    if (offset_from >= p_from->len) {
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	895b      	ldrh	r3, [r3, #10]
 800898c:	461a      	mov	r2, r3
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	4293      	cmp	r3, r2
 8008992:	d304      	bcc.n	800899e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8008994:	2300      	movs	r3, #0
 8008996:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	895b      	ldrh	r3, [r3, #10]
 80089a2:	461a      	mov	r2, r3
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d114      	bne.n	80089d4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80089aa:	2300      	movs	r3, #0
 80089ac:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d10c      	bne.n	80089d4 <pbuf_copy+0x118>
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d009      	beq.n	80089d4 <pbuf_copy+0x118>
 80089c0:	4b20      	ldr	r3, [pc, #128]	@ (8008a44 <pbuf_copy+0x188>)
 80089c2:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 80089c6:	4924      	ldr	r1, [pc, #144]	@ (8008a58 <pbuf_copy+0x19c>)
 80089c8:	4820      	ldr	r0, [pc, #128]	@ (8008a4c <pbuf_copy+0x190>)
 80089ca:	f003 fb2f 	bl	800c02c <iprintf>
 80089ce:	f06f 030f 	mvn.w	r3, #15
 80089d2:	e032      	b.n	8008a3a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d013      	beq.n	8008a02 <pbuf_copy+0x146>
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	895a      	ldrh	r2, [r3, #10]
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	891b      	ldrh	r3, [r3, #8]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d10d      	bne.n	8008a02 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d009      	beq.n	8008a02 <pbuf_copy+0x146>
 80089ee:	4b15      	ldr	r3, [pc, #84]	@ (8008a44 <pbuf_copy+0x188>)
 80089f0:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 80089f4:	4919      	ldr	r1, [pc, #100]	@ (8008a5c <pbuf_copy+0x1a0>)
 80089f6:	4815      	ldr	r0, [pc, #84]	@ (8008a4c <pbuf_copy+0x190>)
 80089f8:	f003 fb18 	bl	800c02c <iprintf>
 80089fc:	f06f 0305 	mvn.w	r3, #5
 8008a00:	e01b      	b.n	8008a3a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d013      	beq.n	8008a30 <pbuf_copy+0x174>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	895a      	ldrh	r2, [r3, #10]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	891b      	ldrh	r3, [r3, #8]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d10d      	bne.n	8008a30 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d009      	beq.n	8008a30 <pbuf_copy+0x174>
 8008a1c:	4b09      	ldr	r3, [pc, #36]	@ (8008a44 <pbuf_copy+0x188>)
 8008a1e:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8008a22:	490e      	ldr	r1, [pc, #56]	@ (8008a5c <pbuf_copy+0x1a0>)
 8008a24:	4809      	ldr	r0, [pc, #36]	@ (8008a4c <pbuf_copy+0x190>)
 8008a26:	f003 fb01 	bl	800c02c <iprintf>
 8008a2a:	f06f 0305 	mvn.w	r3, #5
 8008a2e:	e004      	b.n	8008a3a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f47f af61 	bne.w	80088fa <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3718      	adds	r7, #24
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	0800e68c 	.word	0x0800e68c
 8008a48:	0800e934 	.word	0x0800e934
 8008a4c:	0800e6ec 	.word	0x0800e6ec
 8008a50:	0800e964 	.word	0x0800e964
 8008a54:	0800e97c 	.word	0x0800e97c
 8008a58:	0800e998 	.word	0x0800e998
 8008a5c:	0800e9a8 	.word	0x0800e9a8

08008a60 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	4603      	mov	r3, r0
 8008a68:	603a      	str	r2, [r7, #0]
 8008a6a:	71fb      	strb	r3, [r7, #7]
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	8919      	ldrh	r1, [r3, #8]
 8008a74:	88ba      	ldrh	r2, [r7, #4]
 8008a76:	79fb      	ldrb	r3, [r7, #7]
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f7ff fb23 	bl	80080c4 <pbuf_alloc>
 8008a7e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d101      	bne.n	8008a8a <pbuf_clone+0x2a>
    return NULL;
 8008a86:	2300      	movs	r3, #0
 8008a88:	e011      	b.n	8008aae <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8008a8a:	6839      	ldr	r1, [r7, #0]
 8008a8c:	68f8      	ldr	r0, [r7, #12]
 8008a8e:	f7ff ff15 	bl	80088bc <pbuf_copy>
 8008a92:	4603      	mov	r3, r0
 8008a94:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8008a96:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d006      	beq.n	8008aac <pbuf_clone+0x4c>
 8008a9e:	4b06      	ldr	r3, [pc, #24]	@ (8008ab8 <pbuf_clone+0x58>)
 8008aa0:	f240 5224 	movw	r2, #1316	@ 0x524
 8008aa4:	4905      	ldr	r1, [pc, #20]	@ (8008abc <pbuf_clone+0x5c>)
 8008aa6:	4806      	ldr	r0, [pc, #24]	@ (8008ac0 <pbuf_clone+0x60>)
 8008aa8:	f003 fac0 	bl	800c02c <iprintf>
  return q;
 8008aac:	68fb      	ldr	r3, [r7, #12]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	0800e68c 	.word	0x0800e68c
 8008abc:	0800eb00 	.word	0x0800eb00
 8008ac0:	0800e6ec 	.word	0x0800e6ec

08008ac4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b086      	sub	sp, #24
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8008ad0:	2003      	movs	r0, #3
 8008ad2:	f7fe ff4b 	bl	800796c <memp_malloc>
 8008ad6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d109      	bne.n	8008af2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d151      	bne.n	8008b88 <sys_timeout_abs+0xc4>
 8008ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8008b90 <sys_timeout_abs+0xcc>)
 8008ae6:	22be      	movs	r2, #190	@ 0xbe
 8008ae8:	492a      	ldr	r1, [pc, #168]	@ (8008b94 <sys_timeout_abs+0xd0>)
 8008aea:	482b      	ldr	r0, [pc, #172]	@ (8008b98 <sys_timeout_abs+0xd4>)
 8008aec:	f003 fa9e 	bl	800c02c <iprintf>
    return;
 8008af0:	e04a      	b.n	8008b88 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	2200      	movs	r2, #0
 8008af6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	68ba      	ldr	r2, [r7, #8]
 8008afc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8008b0a:	4b24      	ldr	r3, [pc, #144]	@ (8008b9c <sys_timeout_abs+0xd8>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d103      	bne.n	8008b1a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8008b12:	4a22      	ldr	r2, [pc, #136]	@ (8008b9c <sys_timeout_abs+0xd8>)
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	6013      	str	r3, [r2, #0]
    return;
 8008b18:	e037      	b.n	8008b8a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8008b9c <sys_timeout_abs+0xd8>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	0fdb      	lsrs	r3, r3, #31
 8008b28:	f003 0301 	and.w	r3, r3, #1
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d007      	beq.n	8008b42 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8008b32:	4b1a      	ldr	r3, [pc, #104]	@ (8008b9c <sys_timeout_abs+0xd8>)
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8008b3a:	4a18      	ldr	r2, [pc, #96]	@ (8008b9c <sys_timeout_abs+0xd8>)
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	6013      	str	r3, [r2, #0]
 8008b40:	e023      	b.n	8008b8a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8008b42:	4b16      	ldr	r3, [pc, #88]	@ (8008b9c <sys_timeout_abs+0xd8>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	617b      	str	r3, [r7, #20]
 8008b48:	e01a      	b.n	8008b80 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00b      	beq.n	8008b6a <sys_timeout_abs+0xa6>
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	685a      	ldr	r2, [r3, #4]
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	0fdb      	lsrs	r3, r3, #31
 8008b60:	f003 0301 	and.w	r3, r3, #1
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d007      	beq.n	8008b7a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	693a      	ldr	r2, [r7, #16]
 8008b76:	601a      	str	r2, [r3, #0]
        break;
 8008b78:	e007      	b.n	8008b8a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	617b      	str	r3, [r7, #20]
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1e1      	bne.n	8008b4a <sys_timeout_abs+0x86>
 8008b86:	e000      	b.n	8008b8a <sys_timeout_abs+0xc6>
    return;
 8008b88:	bf00      	nop
      }
    }
  }
}
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	0800eb14 	.word	0x0800eb14
 8008b94:	0800eb48 	.word	0x0800eb48
 8008b98:	0800eb88 	.word	0x0800eb88
 8008b9c:	2000d418 	.word	0x2000d418

08008ba0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	4798      	blx	r3

  now = sys_now();
 8008bb2:	f7fe f89d 	bl	8006cf0 <sys_now>
 8008bb6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8008bfc <lwip_cyclic_timer+0x5c>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	0fdb      	lsrs	r3, r3, #31
 8008bcc:	f003 0301 	and.w	r3, r3, #1
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d009      	beq.n	8008bea <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	4413      	add	r3, r2
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	4907      	ldr	r1, [pc, #28]	@ (8008c00 <lwip_cyclic_timer+0x60>)
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7ff ff6e 	bl	8008ac4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8008be8:	e004      	b.n	8008bf4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	4904      	ldr	r1, [pc, #16]	@ (8008c00 <lwip_cyclic_timer+0x60>)
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f7ff ff68 	bl	8008ac4 <sys_timeout_abs>
}
 8008bf4:	bf00      	nop
 8008bf6:	3718      	adds	r7, #24
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	2000d41c 	.word	0x2000d41c
 8008c00:	08008ba1 	.word	0x08008ba1

08008c04 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b082      	sub	sp, #8
 8008c08:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	607b      	str	r3, [r7, #4]
 8008c0e:	e00e      	b.n	8008c2e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8008c10:	4a0b      	ldr	r2, [pc, #44]	@ (8008c40 <sys_timeouts_init+0x3c>)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	00db      	lsls	r3, r3, #3
 8008c1c:	4a08      	ldr	r2, [pc, #32]	@ (8008c40 <sys_timeouts_init+0x3c>)
 8008c1e:	4413      	add	r3, r2
 8008c20:	461a      	mov	r2, r3
 8008c22:	4908      	ldr	r1, [pc, #32]	@ (8008c44 <sys_timeouts_init+0x40>)
 8008c24:	f000 f810 	bl	8008c48 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	607b      	str	r3, [r7, #4]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d9ed      	bls.n	8008c10 <sys_timeouts_init+0xc>
  }
}
 8008c34:	bf00      	nop
 8008c36:	bf00      	nop
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	0800f6b4 	.word	0x0800f6b4
 8008c44:	08008ba1 	.word	0x08008ba1

08008c48 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b086      	sub	sp, #24
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c5a:	d306      	bcc.n	8008c6a <sys_timeout+0x22>
 8008c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c88 <sys_timeout+0x40>)
 8008c5e:	f240 1229 	movw	r2, #297	@ 0x129
 8008c62:	490a      	ldr	r1, [pc, #40]	@ (8008c8c <sys_timeout+0x44>)
 8008c64:	480a      	ldr	r0, [pc, #40]	@ (8008c90 <sys_timeout+0x48>)
 8008c66:	f003 f9e1 	bl	800c02c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8008c6a:	f7fe f841 	bl	8006cf0 <sys_now>
 8008c6e:	4602      	mov	r2, r0
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4413      	add	r3, r2
 8008c74:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	68b9      	ldr	r1, [r7, #8]
 8008c7a:	6978      	ldr	r0, [r7, #20]
 8008c7c:	f7ff ff22 	bl	8008ac4 <sys_timeout_abs>
#endif
}
 8008c80:	bf00      	nop
 8008c82:	3718      	adds	r7, #24
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}
 8008c88:	0800eb14 	.word	0x0800eb14
 8008c8c:	0800ebb0 	.word	0x0800ebb0
 8008c90:	0800eb88 	.word	0x0800eb88

08008c94 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8008c98:	f002 fc72 	bl	800b580 <rand>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	4b01      	ldr	r3, [pc, #4]	@ (8008cb4 <udp_init+0x20>)
 8008cae:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8008cb0:	bf00      	nop
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	20000020 	.word	0x20000020

08008cb8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	4613      	mov	r3, r2
 8008cc4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d105      	bne.n	8008cd8 <udp_input_local_match+0x20>
 8008ccc:	4b27      	ldr	r3, [pc, #156]	@ (8008d6c <udp_input_local_match+0xb4>)
 8008cce:	2287      	movs	r2, #135	@ 0x87
 8008cd0:	4927      	ldr	r1, [pc, #156]	@ (8008d70 <udp_input_local_match+0xb8>)
 8008cd2:	4828      	ldr	r0, [pc, #160]	@ (8008d74 <udp_input_local_match+0xbc>)
 8008cd4:	f003 f9aa 	bl	800c02c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d105      	bne.n	8008cea <udp_input_local_match+0x32>
 8008cde:	4b23      	ldr	r3, [pc, #140]	@ (8008d6c <udp_input_local_match+0xb4>)
 8008ce0:	2288      	movs	r2, #136	@ 0x88
 8008ce2:	4925      	ldr	r1, [pc, #148]	@ (8008d78 <udp_input_local_match+0xc0>)
 8008ce4:	4823      	ldr	r0, [pc, #140]	@ (8008d74 <udp_input_local_match+0xbc>)
 8008ce6:	f003 f9a1 	bl	800c02c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	7a1b      	ldrb	r3, [r3, #8]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d00b      	beq.n	8008d0a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	7a1a      	ldrb	r2, [r3, #8]
 8008cf6:	4b21      	ldr	r3, [pc, #132]	@ (8008d7c <udp_input_local_match+0xc4>)
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008cfe:	3301      	adds	r3, #1
 8008d00:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d001      	beq.n	8008d0a <udp_input_local_match+0x52>
    return 0;
 8008d06:	2300      	movs	r3, #0
 8008d08:	e02b      	b.n	8008d62 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8008d0a:	79fb      	ldrb	r3, [r7, #7]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d018      	beq.n	8008d42 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d013      	beq.n	8008d3e <udp_input_local_match+0x86>
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00f      	beq.n	8008d3e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8008d1e:	4b17      	ldr	r3, [pc, #92]	@ (8008d7c <udp_input_local_match+0xc4>)
 8008d20:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8008d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d26:	d00a      	beq.n	8008d3e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	4b13      	ldr	r3, [pc, #76]	@ (8008d7c <udp_input_local_match+0xc4>)
 8008d2e:	695b      	ldr	r3, [r3, #20]
 8008d30:	405a      	eors	r2, r3
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	3308      	adds	r3, #8
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d110      	bne.n	8008d60 <udp_input_local_match+0xa8>
          return 1;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	e00f      	b.n	8008d62 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d009      	beq.n	8008d5c <udp_input_local_match+0xa4>
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d005      	beq.n	8008d5c <udp_input_local_match+0xa4>
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	4b09      	ldr	r3, [pc, #36]	@ (8008d7c <udp_input_local_match+0xc4>)
 8008d56:	695b      	ldr	r3, [r3, #20]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d101      	bne.n	8008d60 <udp_input_local_match+0xa8>
        return 1;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e000      	b.n	8008d62 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3710      	adds	r7, #16
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	0800ebfc 	.word	0x0800ebfc
 8008d70:	0800ec2c 	.word	0x0800ec2c
 8008d74:	0800ec50 	.word	0x0800ec50
 8008d78:	0800ec78 	.word	0x0800ec78
 8008d7c:	20004fbc 	.word	0x20004fbc

08008d80 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8008d80:	b590      	push	{r4, r7, lr}
 8008d82:	b08d      	sub	sp, #52	@ 0x34
 8008d84:	af02      	add	r7, sp, #8
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d105      	bne.n	8008da0 <udp_input+0x20>
 8008d94:	4b7c      	ldr	r3, [pc, #496]	@ (8008f88 <udp_input+0x208>)
 8008d96:	22cf      	movs	r2, #207	@ 0xcf
 8008d98:	497c      	ldr	r1, [pc, #496]	@ (8008f8c <udp_input+0x20c>)
 8008d9a:	487d      	ldr	r0, [pc, #500]	@ (8008f90 <udp_input+0x210>)
 8008d9c:	f003 f946 	bl	800c02c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d105      	bne.n	8008db2 <udp_input+0x32>
 8008da6:	4b78      	ldr	r3, [pc, #480]	@ (8008f88 <udp_input+0x208>)
 8008da8:	22d0      	movs	r2, #208	@ 0xd0
 8008daa:	497a      	ldr	r1, [pc, #488]	@ (8008f94 <udp_input+0x214>)
 8008dac:	4878      	ldr	r0, [pc, #480]	@ (8008f90 <udp_input+0x210>)
 8008dae:	f003 f93d 	bl	800c02c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	895b      	ldrh	r3, [r3, #10]
 8008db6:	2b07      	cmp	r3, #7
 8008db8:	d803      	bhi.n	8008dc2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f7ff fc66 	bl	800868c <pbuf_free>
    goto end;
 8008dc0:	e0de      	b.n	8008f80 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8008dc8:	4b73      	ldr	r3, [pc, #460]	@ (8008f98 <udp_input+0x218>)
 8008dca:	695b      	ldr	r3, [r3, #20]
 8008dcc:	4a72      	ldr	r2, [pc, #456]	@ (8008f98 <udp_input+0x218>)
 8008dce:	6812      	ldr	r2, [r2, #0]
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f001 fc7e 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	881b      	ldrh	r3, [r3, #0]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fe f964 	bl	80070b0 <lwip_htons>
 8008de8:	4603      	mov	r3, r0
 8008dea:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	885b      	ldrh	r3, [r3, #2]
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7fe f95c 	bl	80070b0 <lwip_htons>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8008e00:	2300      	movs	r3, #0
 8008e02:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8008e04:	2300      	movs	r3, #0
 8008e06:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8008e08:	4b64      	ldr	r3, [pc, #400]	@ (8008f9c <udp_input+0x21c>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e0e:	e054      	b.n	8008eba <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8008e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e12:	8a5b      	ldrh	r3, [r3, #18]
 8008e14:	89fa      	ldrh	r2, [r7, #14]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d14a      	bne.n	8008eb0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8008e1a:	7cfb      	ldrb	r3, [r7, #19]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	6839      	ldr	r1, [r7, #0]
 8008e20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e22:	f7ff ff49 	bl	8008cb8 <udp_input_local_match>
 8008e26:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d041      	beq.n	8008eb0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2e:	7c1b      	ldrb	r3, [r3, #16]
 8008e30:	f003 0304 	and.w	r3, r3, #4
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d11d      	bne.n	8008e74 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d102      	bne.n	8008e44 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e40:	61fb      	str	r3, [r7, #28]
 8008e42:	e017      	b.n	8008e74 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8008e44:	7cfb      	ldrb	r3, [r7, #19]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d014      	beq.n	8008e74 <udp_input+0xf4>
 8008e4a:	4b53      	ldr	r3, [pc, #332]	@ (8008f98 <udp_input+0x218>)
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e52:	d10f      	bne.n	8008e74 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	3304      	adds	r3, #4
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d008      	beq.n	8008e74 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8008e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	3304      	adds	r3, #4
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d101      	bne.n	8008e74 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8008e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e72:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8008e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e76:	8a9b      	ldrh	r3, [r3, #20]
 8008e78:	8a3a      	ldrh	r2, [r7, #16]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d118      	bne.n	8008eb0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8008e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e80:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d005      	beq.n	8008e92 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	685a      	ldr	r2, [r3, #4]
 8008e8a:	4b43      	ldr	r3, [pc, #268]	@ (8008f98 <udp_input+0x218>)
 8008e8c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d10e      	bne.n	8008eb0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8008e92:	6a3b      	ldr	r3, [r7, #32]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d014      	beq.n	8008ec2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8008e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9a:	68da      	ldr	r2, [r3, #12]
 8008e9c:	6a3b      	ldr	r3, [r7, #32]
 8008e9e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8008ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8008f9c <udp_input+0x21c>)
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8008ea8:	4a3c      	ldr	r2, [pc, #240]	@ (8008f9c <udp_input+0x21c>)
 8008eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eac:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8008eae:	e008      	b.n	8008ec2 <udp_input+0x142>
      }
    }

    prev = pcb;
 8008eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1a7      	bne.n	8008e10 <udp_input+0x90>
 8008ec0:	e000      	b.n	8008ec4 <udp_input+0x144>
        break;
 8008ec2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d101      	bne.n	8008ece <udp_input+0x14e>
    pcb = uncon_pcb;
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8008ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d002      	beq.n	8008eda <udp_input+0x15a>
    for_us = 1;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	76fb      	strb	r3, [r7, #27]
 8008ed8:	e00a      	b.n	8008ef0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	3304      	adds	r3, #4
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8008f98 <udp_input+0x218>)
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	bf0c      	ite	eq
 8008ee8:	2301      	moveq	r3, #1
 8008eea:	2300      	movne	r3, #0
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8008ef0:	7efb      	ldrb	r3, [r7, #27]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d041      	beq.n	8008f7a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8008ef6:	2108      	movs	r1, #8
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f7ff fb41 	bl	8008580 <pbuf_remove_header>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d00a      	beq.n	8008f1a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8008f04:	4b20      	ldr	r3, [pc, #128]	@ (8008f88 <udp_input+0x208>)
 8008f06:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8008f0a:	4925      	ldr	r1, [pc, #148]	@ (8008fa0 <udp_input+0x220>)
 8008f0c:	4820      	ldr	r0, [pc, #128]	@ (8008f90 <udp_input+0x210>)
 8008f0e:	f003 f88d 	bl	800c02c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7ff fbba 	bl	800868c <pbuf_free>
      goto end;
 8008f18:	e032      	b.n	8008f80 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d012      	beq.n	8008f46 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	699b      	ldr	r3, [r3, #24]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00a      	beq.n	8008f3e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8008f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2a:	699c      	ldr	r4, [r3, #24]
 8008f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2e:	69d8      	ldr	r0, [r3, #28]
 8008f30:	8a3b      	ldrh	r3, [r7, #16]
 8008f32:	9300      	str	r3, [sp, #0]
 8008f34:	4b1b      	ldr	r3, [pc, #108]	@ (8008fa4 <udp_input+0x224>)
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f3a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8008f3c:	e021      	b.n	8008f82 <udp_input+0x202>
        pbuf_free(p);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f7ff fba4 	bl	800868c <pbuf_free>
        goto end;
 8008f44:	e01c      	b.n	8008f80 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8008f46:	7cfb      	ldrb	r3, [r7, #19]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d112      	bne.n	8008f72 <udp_input+0x1f2>
 8008f4c:	4b12      	ldr	r3, [pc, #72]	@ (8008f98 <udp_input+0x218>)
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f54:	2be0      	cmp	r3, #224	@ 0xe0
 8008f56:	d00c      	beq.n	8008f72 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8008f58:	4b0f      	ldr	r3, [pc, #60]	@ (8008f98 <udp_input+0x218>)
 8008f5a:	899b      	ldrh	r3, [r3, #12]
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	b21b      	sxth	r3, r3
 8008f62:	4619      	mov	r1, r3
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f7ff fb7e 	bl	8008666 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8008f6a:	2103      	movs	r1, #3
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f001 f89b 	bl	800a0a8 <icmp_dest_unreach>
      pbuf_free(p);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7ff fb8a 	bl	800868c <pbuf_free>
  return;
 8008f78:	e003      	b.n	8008f82 <udp_input+0x202>
    pbuf_free(p);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f7ff fb86 	bl	800868c <pbuf_free>
  return;
 8008f80:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8008f82:	372c      	adds	r7, #44	@ 0x2c
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd90      	pop	{r4, r7, pc}
 8008f88:	0800ebfc 	.word	0x0800ebfc
 8008f8c:	0800eca0 	.word	0x0800eca0
 8008f90:	0800ec50 	.word	0x0800ec50
 8008f94:	0800ecb8 	.word	0x0800ecb8
 8008f98:	20004fbc 	.word	0x20004fbc
 8008f9c:	2000d420 	.word	0x2000d420
 8008fa0:	0800ecd4 	.word	0x0800ecd4
 8008fa4:	20004fcc 	.word	0x20004fcc

08008fa8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d01e      	beq.n	8008ff6 <udp_netif_ip_addr_changed+0x4e>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d01a      	beq.n	8008ff6 <udp_netif_ip_addr_changed+0x4e>
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d017      	beq.n	8008ff6 <udp_netif_ip_addr_changed+0x4e>
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d013      	beq.n	8008ff6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8008fce:	4b0d      	ldr	r3, [pc, #52]	@ (8009004 <udp_netif_ip_addr_changed+0x5c>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	e00c      	b.n	8008ff0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d103      	bne.n	8008fea <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	60fb      	str	r3, [r7, #12]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1ef      	bne.n	8008fd6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8008ff6:	bf00      	nop
 8008ff8:	3714      	adds	r7, #20
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009000:	4770      	bx	lr
 8009002:	bf00      	nop
 8009004:	2000d420 	.word	0x2000d420

08009008 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b082      	sub	sp, #8
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8009010:	4915      	ldr	r1, [pc, #84]	@ (8009068 <etharp_free_entry+0x60>)
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	4613      	mov	r3, r2
 8009016:	005b      	lsls	r3, r3, #1
 8009018:	4413      	add	r3, r2
 800901a:	00db      	lsls	r3, r3, #3
 800901c:	440b      	add	r3, r1
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d013      	beq.n	800904c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8009024:	4910      	ldr	r1, [pc, #64]	@ (8009068 <etharp_free_entry+0x60>)
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	4613      	mov	r3, r2
 800902a:	005b      	lsls	r3, r3, #1
 800902c:	4413      	add	r3, r2
 800902e:	00db      	lsls	r3, r3, #3
 8009030:	440b      	add	r3, r1
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4618      	mov	r0, r3
 8009036:	f7ff fb29 	bl	800868c <pbuf_free>
    arp_table[i].q = NULL;
 800903a:	490b      	ldr	r1, [pc, #44]	@ (8009068 <etharp_free_entry+0x60>)
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	4613      	mov	r3, r2
 8009040:	005b      	lsls	r3, r3, #1
 8009042:	4413      	add	r3, r2
 8009044:	00db      	lsls	r3, r3, #3
 8009046:	440b      	add	r3, r1
 8009048:	2200      	movs	r2, #0
 800904a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800904c:	4906      	ldr	r1, [pc, #24]	@ (8009068 <etharp_free_entry+0x60>)
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	4613      	mov	r3, r2
 8009052:	005b      	lsls	r3, r3, #1
 8009054:	4413      	add	r3, r2
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	440b      	add	r3, r1
 800905a:	3314      	adds	r3, #20
 800905c:	2200      	movs	r2, #0
 800905e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8009060:	bf00      	nop
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	2000d424 	.word	0x2000d424

0800906c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009072:	2300      	movs	r3, #0
 8009074:	607b      	str	r3, [r7, #4]
 8009076:	e096      	b.n	80091a6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8009078:	494f      	ldr	r1, [pc, #316]	@ (80091b8 <etharp_tmr+0x14c>)
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	4613      	mov	r3, r2
 800907e:	005b      	lsls	r3, r3, #1
 8009080:	4413      	add	r3, r2
 8009082:	00db      	lsls	r3, r3, #3
 8009084:	440b      	add	r3, r1
 8009086:	3314      	adds	r3, #20
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800908c:	78fb      	ldrb	r3, [r7, #3]
 800908e:	2b00      	cmp	r3, #0
 8009090:	f000 8086 	beq.w	80091a0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8009094:	4948      	ldr	r1, [pc, #288]	@ (80091b8 <etharp_tmr+0x14c>)
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	4613      	mov	r3, r2
 800909a:	005b      	lsls	r3, r3, #1
 800909c:	4413      	add	r3, r2
 800909e:	00db      	lsls	r3, r3, #3
 80090a0:	440b      	add	r3, r1
 80090a2:	3312      	adds	r3, #18
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	3301      	adds	r3, #1
 80090a8:	b298      	uxth	r0, r3
 80090aa:	4943      	ldr	r1, [pc, #268]	@ (80091b8 <etharp_tmr+0x14c>)
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	4613      	mov	r3, r2
 80090b0:	005b      	lsls	r3, r3, #1
 80090b2:	4413      	add	r3, r2
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	440b      	add	r3, r1
 80090b8:	3312      	adds	r3, #18
 80090ba:	4602      	mov	r2, r0
 80090bc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80090be:	493e      	ldr	r1, [pc, #248]	@ (80091b8 <etharp_tmr+0x14c>)
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	4613      	mov	r3, r2
 80090c4:	005b      	lsls	r3, r3, #1
 80090c6:	4413      	add	r3, r2
 80090c8:	00db      	lsls	r3, r3, #3
 80090ca:	440b      	add	r3, r1
 80090cc:	3312      	adds	r3, #18
 80090ce:	881b      	ldrh	r3, [r3, #0]
 80090d0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80090d4:	d215      	bcs.n	8009102 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80090d6:	4938      	ldr	r1, [pc, #224]	@ (80091b8 <etharp_tmr+0x14c>)
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	4613      	mov	r3, r2
 80090dc:	005b      	lsls	r3, r3, #1
 80090de:	4413      	add	r3, r2
 80090e0:	00db      	lsls	r3, r3, #3
 80090e2:	440b      	add	r3, r1
 80090e4:	3314      	adds	r3, #20
 80090e6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d10e      	bne.n	800910a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80090ec:	4932      	ldr	r1, [pc, #200]	@ (80091b8 <etharp_tmr+0x14c>)
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	4613      	mov	r3, r2
 80090f2:	005b      	lsls	r3, r3, #1
 80090f4:	4413      	add	r3, r2
 80090f6:	00db      	lsls	r3, r3, #3
 80090f8:	440b      	add	r3, r1
 80090fa:	3312      	adds	r3, #18
 80090fc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80090fe:	2b04      	cmp	r3, #4
 8009100:	d903      	bls.n	800910a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f7ff ff80 	bl	8009008 <etharp_free_entry>
 8009108:	e04a      	b.n	80091a0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800910a:	492b      	ldr	r1, [pc, #172]	@ (80091b8 <etharp_tmr+0x14c>)
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	4613      	mov	r3, r2
 8009110:	005b      	lsls	r3, r3, #1
 8009112:	4413      	add	r3, r2
 8009114:	00db      	lsls	r3, r3, #3
 8009116:	440b      	add	r3, r1
 8009118:	3314      	adds	r3, #20
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	2b03      	cmp	r3, #3
 800911e:	d10a      	bne.n	8009136 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8009120:	4925      	ldr	r1, [pc, #148]	@ (80091b8 <etharp_tmr+0x14c>)
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	4613      	mov	r3, r2
 8009126:	005b      	lsls	r3, r3, #1
 8009128:	4413      	add	r3, r2
 800912a:	00db      	lsls	r3, r3, #3
 800912c:	440b      	add	r3, r1
 800912e:	3314      	adds	r3, #20
 8009130:	2204      	movs	r2, #4
 8009132:	701a      	strb	r2, [r3, #0]
 8009134:	e034      	b.n	80091a0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8009136:	4920      	ldr	r1, [pc, #128]	@ (80091b8 <etharp_tmr+0x14c>)
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	4613      	mov	r3, r2
 800913c:	005b      	lsls	r3, r3, #1
 800913e:	4413      	add	r3, r2
 8009140:	00db      	lsls	r3, r3, #3
 8009142:	440b      	add	r3, r1
 8009144:	3314      	adds	r3, #20
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	2b04      	cmp	r3, #4
 800914a:	d10a      	bne.n	8009162 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800914c:	491a      	ldr	r1, [pc, #104]	@ (80091b8 <etharp_tmr+0x14c>)
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	4613      	mov	r3, r2
 8009152:	005b      	lsls	r3, r3, #1
 8009154:	4413      	add	r3, r2
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	440b      	add	r3, r1
 800915a:	3314      	adds	r3, #20
 800915c:	2202      	movs	r2, #2
 800915e:	701a      	strb	r2, [r3, #0]
 8009160:	e01e      	b.n	80091a0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8009162:	4915      	ldr	r1, [pc, #84]	@ (80091b8 <etharp_tmr+0x14c>)
 8009164:	687a      	ldr	r2, [r7, #4]
 8009166:	4613      	mov	r3, r2
 8009168:	005b      	lsls	r3, r3, #1
 800916a:	4413      	add	r3, r2
 800916c:	00db      	lsls	r3, r3, #3
 800916e:	440b      	add	r3, r1
 8009170:	3314      	adds	r3, #20
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	2b01      	cmp	r3, #1
 8009176:	d113      	bne.n	80091a0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8009178:	490f      	ldr	r1, [pc, #60]	@ (80091b8 <etharp_tmr+0x14c>)
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	4613      	mov	r3, r2
 800917e:	005b      	lsls	r3, r3, #1
 8009180:	4413      	add	r3, r2
 8009182:	00db      	lsls	r3, r3, #3
 8009184:	440b      	add	r3, r1
 8009186:	3308      	adds	r3, #8
 8009188:	6818      	ldr	r0, [r3, #0]
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	4613      	mov	r3, r2
 800918e:	005b      	lsls	r3, r3, #1
 8009190:	4413      	add	r3, r2
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4a08      	ldr	r2, [pc, #32]	@ (80091b8 <etharp_tmr+0x14c>)
 8009196:	4413      	add	r3, r2
 8009198:	3304      	adds	r3, #4
 800919a:	4619      	mov	r1, r3
 800919c:	f000 fe6e 	bl	8009e7c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	3301      	adds	r3, #1
 80091a4:	607b      	str	r3, [r7, #4]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2b09      	cmp	r3, #9
 80091aa:	f77f af65 	ble.w	8009078 <etharp_tmr+0xc>
      }
    }
  }
}
 80091ae:	bf00      	nop
 80091b0:	bf00      	nop
 80091b2:	3708      	adds	r7, #8
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	2000d424 	.word	0x2000d424

080091bc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b08a      	sub	sp, #40	@ 0x28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	460b      	mov	r3, r1
 80091c6:	607a      	str	r2, [r7, #4]
 80091c8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80091ca:	230a      	movs	r3, #10
 80091cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80091ce:	230a      	movs	r3, #10
 80091d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80091d2:	230a      	movs	r3, #10
 80091d4:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 80091d6:	2300      	movs	r3, #0
 80091d8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80091da:	230a      	movs	r3, #10
 80091dc:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80091de:	2300      	movs	r3, #0
 80091e0:	83bb      	strh	r3, [r7, #28]
 80091e2:	2300      	movs	r3, #0
 80091e4:	837b      	strh	r3, [r7, #26]
 80091e6:	2300      	movs	r3, #0
 80091e8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80091ea:	2300      	movs	r3, #0
 80091ec:	843b      	strh	r3, [r7, #32]
 80091ee:	e0ae      	b.n	800934e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80091f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80091f4:	49a6      	ldr	r1, [pc, #664]	@ (8009490 <etharp_find_entry+0x2d4>)
 80091f6:	4613      	mov	r3, r2
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	4413      	add	r3, r2
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	440b      	add	r3, r1
 8009200:	3314      	adds	r3, #20
 8009202:	781b      	ldrb	r3, [r3, #0]
 8009204:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8009206:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800920a:	2b0a      	cmp	r3, #10
 800920c:	d105      	bne.n	800921a <etharp_find_entry+0x5e>
 800920e:	7dfb      	ldrb	r3, [r7, #23]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d102      	bne.n	800921a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8009214:	8c3b      	ldrh	r3, [r7, #32]
 8009216:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009218:	e095      	b.n	8009346 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800921a:	7dfb      	ldrb	r3, [r7, #23]
 800921c:	2b00      	cmp	r3, #0
 800921e:	f000 8092 	beq.w	8009346 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8009222:	7dfb      	ldrb	r3, [r7, #23]
 8009224:	2b01      	cmp	r3, #1
 8009226:	d009      	beq.n	800923c <etharp_find_entry+0x80>
 8009228:	7dfb      	ldrb	r3, [r7, #23]
 800922a:	2b01      	cmp	r3, #1
 800922c:	d806      	bhi.n	800923c <etharp_find_entry+0x80>
 800922e:	4b99      	ldr	r3, [pc, #612]	@ (8009494 <etharp_find_entry+0x2d8>)
 8009230:	f240 1223 	movw	r2, #291	@ 0x123
 8009234:	4998      	ldr	r1, [pc, #608]	@ (8009498 <etharp_find_entry+0x2dc>)
 8009236:	4899      	ldr	r0, [pc, #612]	@ (800949c <etharp_find_entry+0x2e0>)
 8009238:	f002 fef8 	bl	800c02c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d020      	beq.n	8009284 <etharp_find_entry+0xc8>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6819      	ldr	r1, [r3, #0]
 8009246:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800924a:	4891      	ldr	r0, [pc, #580]	@ (8009490 <etharp_find_entry+0x2d4>)
 800924c:	4613      	mov	r3, r2
 800924e:	005b      	lsls	r3, r3, #1
 8009250:	4413      	add	r3, r2
 8009252:	00db      	lsls	r3, r3, #3
 8009254:	4403      	add	r3, r0
 8009256:	3304      	adds	r3, #4
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4299      	cmp	r1, r3
 800925c:	d112      	bne.n	8009284 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00c      	beq.n	800927e <etharp_find_entry+0xc2>
 8009264:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009268:	4989      	ldr	r1, [pc, #548]	@ (8009490 <etharp_find_entry+0x2d4>)
 800926a:	4613      	mov	r3, r2
 800926c:	005b      	lsls	r3, r3, #1
 800926e:	4413      	add	r3, r2
 8009270:	00db      	lsls	r3, r3, #3
 8009272:	440b      	add	r3, r1
 8009274:	3308      	adds	r3, #8
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	429a      	cmp	r2, r3
 800927c:	d102      	bne.n	8009284 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800927e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009282:	e100      	b.n	8009486 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8009284:	7dfb      	ldrb	r3, [r7, #23]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d140      	bne.n	800930c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800928a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800928e:	4980      	ldr	r1, [pc, #512]	@ (8009490 <etharp_find_entry+0x2d4>)
 8009290:	4613      	mov	r3, r2
 8009292:	005b      	lsls	r3, r3, #1
 8009294:	4413      	add	r3, r2
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	440b      	add	r3, r1
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d01a      	beq.n	80092d6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80092a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80092a4:	497a      	ldr	r1, [pc, #488]	@ (8009490 <etharp_find_entry+0x2d4>)
 80092a6:	4613      	mov	r3, r2
 80092a8:	005b      	lsls	r3, r3, #1
 80092aa:	4413      	add	r3, r2
 80092ac:	00db      	lsls	r3, r3, #3
 80092ae:	440b      	add	r3, r1
 80092b0:	3312      	adds	r3, #18
 80092b2:	881b      	ldrh	r3, [r3, #0]
 80092b4:	8bba      	ldrh	r2, [r7, #28]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d845      	bhi.n	8009346 <etharp_find_entry+0x18a>
            old_queue = i;
 80092ba:	8c3b      	ldrh	r3, [r7, #32]
 80092bc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80092be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80092c2:	4973      	ldr	r1, [pc, #460]	@ (8009490 <etharp_find_entry+0x2d4>)
 80092c4:	4613      	mov	r3, r2
 80092c6:	005b      	lsls	r3, r3, #1
 80092c8:	4413      	add	r3, r2
 80092ca:	00db      	lsls	r3, r3, #3
 80092cc:	440b      	add	r3, r1
 80092ce:	3312      	adds	r3, #18
 80092d0:	881b      	ldrh	r3, [r3, #0]
 80092d2:	83bb      	strh	r3, [r7, #28]
 80092d4:	e037      	b.n	8009346 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80092d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80092da:	496d      	ldr	r1, [pc, #436]	@ (8009490 <etharp_find_entry+0x2d4>)
 80092dc:	4613      	mov	r3, r2
 80092de:	005b      	lsls	r3, r3, #1
 80092e0:	4413      	add	r3, r2
 80092e2:	00db      	lsls	r3, r3, #3
 80092e4:	440b      	add	r3, r1
 80092e6:	3312      	adds	r3, #18
 80092e8:	881b      	ldrh	r3, [r3, #0]
 80092ea:	8b7a      	ldrh	r2, [r7, #26]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d82a      	bhi.n	8009346 <etharp_find_entry+0x18a>
            old_pending = i;
 80092f0:	8c3b      	ldrh	r3, [r7, #32]
 80092f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 80092f4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80092f8:	4965      	ldr	r1, [pc, #404]	@ (8009490 <etharp_find_entry+0x2d4>)
 80092fa:	4613      	mov	r3, r2
 80092fc:	005b      	lsls	r3, r3, #1
 80092fe:	4413      	add	r3, r2
 8009300:	00db      	lsls	r3, r3, #3
 8009302:	440b      	add	r3, r1
 8009304:	3312      	adds	r3, #18
 8009306:	881b      	ldrh	r3, [r3, #0]
 8009308:	837b      	strh	r3, [r7, #26]
 800930a:	e01c      	b.n	8009346 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800930c:	7dfb      	ldrb	r3, [r7, #23]
 800930e:	2b01      	cmp	r3, #1
 8009310:	d919      	bls.n	8009346 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8009312:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009316:	495e      	ldr	r1, [pc, #376]	@ (8009490 <etharp_find_entry+0x2d4>)
 8009318:	4613      	mov	r3, r2
 800931a:	005b      	lsls	r3, r3, #1
 800931c:	4413      	add	r3, r2
 800931e:	00db      	lsls	r3, r3, #3
 8009320:	440b      	add	r3, r1
 8009322:	3312      	adds	r3, #18
 8009324:	881b      	ldrh	r3, [r3, #0]
 8009326:	8b3a      	ldrh	r2, [r7, #24]
 8009328:	429a      	cmp	r2, r3
 800932a:	d80c      	bhi.n	8009346 <etharp_find_entry+0x18a>
            old_stable = i;
 800932c:	8c3b      	ldrh	r3, [r7, #32]
 800932e:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8009330:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009334:	4956      	ldr	r1, [pc, #344]	@ (8009490 <etharp_find_entry+0x2d4>)
 8009336:	4613      	mov	r3, r2
 8009338:	005b      	lsls	r3, r3, #1
 800933a:	4413      	add	r3, r2
 800933c:	00db      	lsls	r3, r3, #3
 800933e:	440b      	add	r3, r1
 8009340:	3312      	adds	r3, #18
 8009342:	881b      	ldrh	r3, [r3, #0]
 8009344:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009346:	8c3b      	ldrh	r3, [r7, #32]
 8009348:	3301      	adds	r3, #1
 800934a:	b29b      	uxth	r3, r3
 800934c:	843b      	strh	r3, [r7, #32]
 800934e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009352:	2b09      	cmp	r3, #9
 8009354:	f77f af4c 	ble.w	80091f0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8009358:	7afb      	ldrb	r3, [r7, #11]
 800935a:	f003 0302 	and.w	r3, r3, #2
 800935e:	2b00      	cmp	r3, #0
 8009360:	d108      	bne.n	8009374 <etharp_find_entry+0x1b8>
 8009362:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8009366:	2b0a      	cmp	r3, #10
 8009368:	d107      	bne.n	800937a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800936a:	7afb      	ldrb	r3, [r7, #11]
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d102      	bne.n	800937a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8009374:	f04f 33ff 	mov.w	r3, #4294967295
 8009378:	e085      	b.n	8009486 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800937a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800937e:	2b09      	cmp	r3, #9
 8009380:	dc02      	bgt.n	8009388 <etharp_find_entry+0x1cc>
    i = empty;
 8009382:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009384:	843b      	strh	r3, [r7, #32]
 8009386:	e039      	b.n	80093fc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8009388:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800938c:	2b09      	cmp	r3, #9
 800938e:	dc14      	bgt.n	80093ba <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8009390:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009392:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8009394:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009398:	493d      	ldr	r1, [pc, #244]	@ (8009490 <etharp_find_entry+0x2d4>)
 800939a:	4613      	mov	r3, r2
 800939c:	005b      	lsls	r3, r3, #1
 800939e:	4413      	add	r3, r2
 80093a0:	00db      	lsls	r3, r3, #3
 80093a2:	440b      	add	r3, r1
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d018      	beq.n	80093dc <etharp_find_entry+0x220>
 80093aa:	4b3a      	ldr	r3, [pc, #232]	@ (8009494 <etharp_find_entry+0x2d8>)
 80093ac:	f240 126d 	movw	r2, #365	@ 0x16d
 80093b0:	493b      	ldr	r1, [pc, #236]	@ (80094a0 <etharp_find_entry+0x2e4>)
 80093b2:	483a      	ldr	r0, [pc, #232]	@ (800949c <etharp_find_entry+0x2e0>)
 80093b4:	f002 fe3a 	bl	800c02c <iprintf>
 80093b8:	e010      	b.n	80093dc <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80093ba:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80093be:	2b09      	cmp	r3, #9
 80093c0:	dc02      	bgt.n	80093c8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80093c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80093c4:	843b      	strh	r3, [r7, #32]
 80093c6:	e009      	b.n	80093dc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80093c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80093cc:	2b09      	cmp	r3, #9
 80093ce:	dc02      	bgt.n	80093d6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80093d0:	8bfb      	ldrh	r3, [r7, #30]
 80093d2:	843b      	strh	r3, [r7, #32]
 80093d4:	e002      	b.n	80093dc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80093d6:	f04f 33ff 	mov.w	r3, #4294967295
 80093da:	e054      	b.n	8009486 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80093dc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80093e0:	2b09      	cmp	r3, #9
 80093e2:	dd06      	ble.n	80093f2 <etharp_find_entry+0x236>
 80093e4:	4b2b      	ldr	r3, [pc, #172]	@ (8009494 <etharp_find_entry+0x2d8>)
 80093e6:	f240 127f 	movw	r2, #383	@ 0x17f
 80093ea:	492e      	ldr	r1, [pc, #184]	@ (80094a4 <etharp_find_entry+0x2e8>)
 80093ec:	482b      	ldr	r0, [pc, #172]	@ (800949c <etharp_find_entry+0x2e0>)
 80093ee:	f002 fe1d 	bl	800c02c <iprintf>
    etharp_free_entry(i);
 80093f2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7ff fe06 	bl	8009008 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80093fc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009400:	2b09      	cmp	r3, #9
 8009402:	dd06      	ble.n	8009412 <etharp_find_entry+0x256>
 8009404:	4b23      	ldr	r3, [pc, #140]	@ (8009494 <etharp_find_entry+0x2d8>)
 8009406:	f240 1283 	movw	r2, #387	@ 0x183
 800940a:	4926      	ldr	r1, [pc, #152]	@ (80094a4 <etharp_find_entry+0x2e8>)
 800940c:	4823      	ldr	r0, [pc, #140]	@ (800949c <etharp_find_entry+0x2e0>)
 800940e:	f002 fe0d 	bl	800c02c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8009412:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009416:	491e      	ldr	r1, [pc, #120]	@ (8009490 <etharp_find_entry+0x2d4>)
 8009418:	4613      	mov	r3, r2
 800941a:	005b      	lsls	r3, r3, #1
 800941c:	4413      	add	r3, r2
 800941e:	00db      	lsls	r3, r3, #3
 8009420:	440b      	add	r3, r1
 8009422:	3314      	adds	r3, #20
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d006      	beq.n	8009438 <etharp_find_entry+0x27c>
 800942a:	4b1a      	ldr	r3, [pc, #104]	@ (8009494 <etharp_find_entry+0x2d8>)
 800942c:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8009430:	491d      	ldr	r1, [pc, #116]	@ (80094a8 <etharp_find_entry+0x2ec>)
 8009432:	481a      	ldr	r0, [pc, #104]	@ (800949c <etharp_find_entry+0x2e0>)
 8009434:	f002 fdfa 	bl	800c02c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00b      	beq.n	8009456 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800943e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6819      	ldr	r1, [r3, #0]
 8009446:	4812      	ldr	r0, [pc, #72]	@ (8009490 <etharp_find_entry+0x2d4>)
 8009448:	4613      	mov	r3, r2
 800944a:	005b      	lsls	r3, r3, #1
 800944c:	4413      	add	r3, r2
 800944e:	00db      	lsls	r3, r3, #3
 8009450:	4403      	add	r3, r0
 8009452:	3304      	adds	r3, #4
 8009454:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8009456:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800945a:	490d      	ldr	r1, [pc, #52]	@ (8009490 <etharp_find_entry+0x2d4>)
 800945c:	4613      	mov	r3, r2
 800945e:	005b      	lsls	r3, r3, #1
 8009460:	4413      	add	r3, r2
 8009462:	00db      	lsls	r3, r3, #3
 8009464:	440b      	add	r3, r1
 8009466:	3312      	adds	r3, #18
 8009468:	2200      	movs	r2, #0
 800946a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800946c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009470:	4907      	ldr	r1, [pc, #28]	@ (8009490 <etharp_find_entry+0x2d4>)
 8009472:	4613      	mov	r3, r2
 8009474:	005b      	lsls	r3, r3, #1
 8009476:	4413      	add	r3, r2
 8009478:	00db      	lsls	r3, r3, #3
 800947a:	440b      	add	r3, r1
 800947c:	3308      	adds	r3, #8
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8009482:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3728      	adds	r7, #40	@ 0x28
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}
 800948e:	bf00      	nop
 8009490:	2000d424 	.word	0x2000d424
 8009494:	0800ef60 	.word	0x0800ef60
 8009498:	0800ef98 	.word	0x0800ef98
 800949c:	0800efd8 	.word	0x0800efd8
 80094a0:	0800f000 	.word	0x0800f000
 80094a4:	0800f018 	.word	0x0800f018
 80094a8:	0800f02c 	.word	0x0800f02c

080094ac <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b088      	sub	sp, #32
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	607a      	str	r2, [r7, #4]
 80094b8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80094c0:	2b06      	cmp	r3, #6
 80094c2:	d006      	beq.n	80094d2 <etharp_update_arp_entry+0x26>
 80094c4:	4b48      	ldr	r3, [pc, #288]	@ (80095e8 <etharp_update_arp_entry+0x13c>)
 80094c6:	f240 12a9 	movw	r2, #425	@ 0x1a9
 80094ca:	4948      	ldr	r1, [pc, #288]	@ (80095ec <etharp_update_arp_entry+0x140>)
 80094cc:	4848      	ldr	r0, [pc, #288]	@ (80095f0 <etharp_update_arp_entry+0x144>)
 80094ce:	f002 fdad 	bl	800c02c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d012      	beq.n	80094fe <etharp_update_arp_entry+0x52>
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00e      	beq.n	80094fe <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68f9      	ldr	r1, [r7, #12]
 80094e6:	4618      	mov	r0, r3
 80094e8:	f001 f8f4 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 80094ec:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d105      	bne.n	80094fe <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80094fa:	2be0      	cmp	r3, #224	@ 0xe0
 80094fc:	d102      	bne.n	8009504 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80094fe:	f06f 030f 	mvn.w	r3, #15
 8009502:	e06c      	b.n	80095de <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8009504:	78fb      	ldrb	r3, [r7, #3]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	4619      	mov	r1, r3
 800950a:	68b8      	ldr	r0, [r7, #8]
 800950c:	f7ff fe56 	bl	80091bc <etharp_find_entry>
 8009510:	4603      	mov	r3, r0
 8009512:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8009514:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009518:	2b00      	cmp	r3, #0
 800951a:	da02      	bge.n	8009522 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800951c:	8afb      	ldrh	r3, [r7, #22]
 800951e:	b25b      	sxtb	r3, r3
 8009520:	e05d      	b.n	80095de <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8009522:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009526:	4933      	ldr	r1, [pc, #204]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 8009528:	4613      	mov	r3, r2
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	4413      	add	r3, r2
 800952e:	00db      	lsls	r3, r3, #3
 8009530:	440b      	add	r3, r1
 8009532:	3314      	adds	r3, #20
 8009534:	2202      	movs	r2, #2
 8009536:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8009538:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800953c:	492d      	ldr	r1, [pc, #180]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 800953e:	4613      	mov	r3, r2
 8009540:	005b      	lsls	r3, r3, #1
 8009542:	4413      	add	r3, r2
 8009544:	00db      	lsls	r3, r3, #3
 8009546:	440b      	add	r3, r1
 8009548:	3308      	adds	r3, #8
 800954a:	68fa      	ldr	r2, [r7, #12]
 800954c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800954e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009552:	4613      	mov	r3, r2
 8009554:	005b      	lsls	r3, r3, #1
 8009556:	4413      	add	r3, r2
 8009558:	00db      	lsls	r3, r3, #3
 800955a:	3308      	adds	r3, #8
 800955c:	4a25      	ldr	r2, [pc, #148]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 800955e:	4413      	add	r3, r2
 8009560:	3304      	adds	r3, #4
 8009562:	2206      	movs	r2, #6
 8009564:	6879      	ldr	r1, [r7, #4]
 8009566:	4618      	mov	r0, r3
 8009568:	f002 ff31 	bl	800c3ce <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800956c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009570:	4920      	ldr	r1, [pc, #128]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 8009572:	4613      	mov	r3, r2
 8009574:	005b      	lsls	r3, r3, #1
 8009576:	4413      	add	r3, r2
 8009578:	00db      	lsls	r3, r3, #3
 800957a:	440b      	add	r3, r1
 800957c:	3312      	adds	r3, #18
 800957e:	2200      	movs	r2, #0
 8009580:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8009582:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009586:	491b      	ldr	r1, [pc, #108]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 8009588:	4613      	mov	r3, r2
 800958a:	005b      	lsls	r3, r3, #1
 800958c:	4413      	add	r3, r2
 800958e:	00db      	lsls	r3, r3, #3
 8009590:	440b      	add	r3, r1
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d021      	beq.n	80095dc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8009598:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800959c:	4915      	ldr	r1, [pc, #84]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 800959e:	4613      	mov	r3, r2
 80095a0:	005b      	lsls	r3, r3, #1
 80095a2:	4413      	add	r3, r2
 80095a4:	00db      	lsls	r3, r3, #3
 80095a6:	440b      	add	r3, r1
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80095ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80095b0:	4910      	ldr	r1, [pc, #64]	@ (80095f4 <etharp_update_arp_entry+0x148>)
 80095b2:	4613      	mov	r3, r2
 80095b4:	005b      	lsls	r3, r3, #1
 80095b6:	4413      	add	r3, r2
 80095b8:	00db      	lsls	r3, r3, #3
 80095ba:	440b      	add	r3, r1
 80095bc:	2200      	movs	r2, #0
 80095be:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80095c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6939      	ldr	r1, [r7, #16]
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f001 ff8d 	bl	800b4f0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80095d6:	6938      	ldr	r0, [r7, #16]
 80095d8:	f7ff f858 	bl	800868c <pbuf_free>
  }
  return ERR_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3718      	adds	r7, #24
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	bf00      	nop
 80095e8:	0800ef60 	.word	0x0800ef60
 80095ec:	0800f058 	.word	0x0800f058
 80095f0:	0800efd8 	.word	0x0800efd8
 80095f4:	2000d424 	.word	0x2000d424

080095f8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009600:	2300      	movs	r3, #0
 8009602:	60fb      	str	r3, [r7, #12]
 8009604:	e01e      	b.n	8009644 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8009606:	4913      	ldr	r1, [pc, #76]	@ (8009654 <etharp_cleanup_netif+0x5c>)
 8009608:	68fa      	ldr	r2, [r7, #12]
 800960a:	4613      	mov	r3, r2
 800960c:	005b      	lsls	r3, r3, #1
 800960e:	4413      	add	r3, r2
 8009610:	00db      	lsls	r3, r3, #3
 8009612:	440b      	add	r3, r1
 8009614:	3314      	adds	r3, #20
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800961a:	7afb      	ldrb	r3, [r7, #11]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d00e      	beq.n	800963e <etharp_cleanup_netif+0x46>
 8009620:	490c      	ldr	r1, [pc, #48]	@ (8009654 <etharp_cleanup_netif+0x5c>)
 8009622:	68fa      	ldr	r2, [r7, #12]
 8009624:	4613      	mov	r3, r2
 8009626:	005b      	lsls	r3, r3, #1
 8009628:	4413      	add	r3, r2
 800962a:	00db      	lsls	r3, r3, #3
 800962c:	440b      	add	r3, r1
 800962e:	3308      	adds	r3, #8
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	429a      	cmp	r2, r3
 8009636:	d102      	bne.n	800963e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8009638:	68f8      	ldr	r0, [r7, #12]
 800963a:	f7ff fce5 	bl	8009008 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	3301      	adds	r3, #1
 8009642:	60fb      	str	r3, [r7, #12]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2b09      	cmp	r3, #9
 8009648:	dddd      	ble.n	8009606 <etharp_cleanup_netif+0xe>
    }
  }
}
 800964a:	bf00      	nop
 800964c:	bf00      	nop
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}
 8009654:	2000d424 	.word	0x2000d424

08009658 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8009658:	b5b0      	push	{r4, r5, r7, lr}
 800965a:	b08a      	sub	sp, #40	@ 0x28
 800965c:	af04      	add	r7, sp, #16
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d107      	bne.n	8009678 <etharp_input+0x20>
 8009668:	4b3d      	ldr	r3, [pc, #244]	@ (8009760 <etharp_input+0x108>)
 800966a:	f240 228a 	movw	r2, #650	@ 0x28a
 800966e:	493d      	ldr	r1, [pc, #244]	@ (8009764 <etharp_input+0x10c>)
 8009670:	483d      	ldr	r0, [pc, #244]	@ (8009768 <etharp_input+0x110>)
 8009672:	f002 fcdb 	bl	800c02c <iprintf>
 8009676:	e06f      	b.n	8009758 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	881b      	ldrh	r3, [r3, #0]
 8009682:	b29b      	uxth	r3, r3
 8009684:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009688:	d10c      	bne.n	80096a4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800968e:	2b06      	cmp	r3, #6
 8009690:	d108      	bne.n	80096a4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8009696:	2b04      	cmp	r3, #4
 8009698:	d104      	bne.n	80096a4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	885b      	ldrh	r3, [r3, #2]
 800969e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80096a0:	2b08      	cmp	r3, #8
 80096a2:	d003      	beq.n	80096ac <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f7fe fff1 	bl	800868c <pbuf_free>
    return;
 80096aa:	e055      	b.n	8009758 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	330e      	adds	r3, #14
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	3318      	adds	r3, #24
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	3304      	adds	r3, #4
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d102      	bne.n	80096cc <etharp_input+0x74>
    for_us = 0;
 80096c6:	2300      	movs	r3, #0
 80096c8:	75fb      	strb	r3, [r7, #23]
 80096ca:	e009      	b.n	80096e0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80096cc:	68ba      	ldr	r2, [r7, #8]
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	3304      	adds	r3, #4
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	bf0c      	ite	eq
 80096d8:	2301      	moveq	r3, #1
 80096da:	2300      	movne	r3, #0
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	f103 0208 	add.w	r2, r3, #8
 80096e6:	7dfb      	ldrb	r3, [r7, #23]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <etharp_input+0x98>
 80096ec:	2301      	movs	r3, #1
 80096ee:	e000      	b.n	80096f2 <etharp_input+0x9a>
 80096f0:	2302      	movs	r3, #2
 80096f2:	f107 010c 	add.w	r1, r7, #12
 80096f6:	6838      	ldr	r0, [r7, #0]
 80096f8:	f7ff fed8 	bl	80094ac <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	88db      	ldrh	r3, [r3, #6]
 8009700:	b29b      	uxth	r3, r3
 8009702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009706:	d003      	beq.n	8009710 <etharp_input+0xb8>
 8009708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800970c:	d01e      	beq.n	800974c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800970e:	e020      	b.n	8009752 <etharp_input+0xfa>
      if (for_us) {
 8009710:	7dfb      	ldrb	r3, [r7, #23]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d01c      	beq.n	8009750 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800972c:	693a      	ldr	r2, [r7, #16]
 800972e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8009730:	2102      	movs	r1, #2
 8009732:	9103      	str	r1, [sp, #12]
 8009734:	f107 010c 	add.w	r1, r7, #12
 8009738:	9102      	str	r1, [sp, #8]
 800973a:	9201      	str	r2, [sp, #4]
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	462b      	mov	r3, r5
 8009740:	4622      	mov	r2, r4
 8009742:	4601      	mov	r1, r0
 8009744:	6838      	ldr	r0, [r7, #0]
 8009746:	f000 faeb 	bl	8009d20 <etharp_raw>
      break;
 800974a:	e001      	b.n	8009750 <etharp_input+0xf8>
      break;
 800974c:	bf00      	nop
 800974e:	e000      	b.n	8009752 <etharp_input+0xfa>
      break;
 8009750:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7fe ff9a 	bl	800868c <pbuf_free>
}
 8009758:	3718      	adds	r7, #24
 800975a:	46bd      	mov	sp, r7
 800975c:	bdb0      	pop	{r4, r5, r7, pc}
 800975e:	bf00      	nop
 8009760:	0800ef60 	.word	0x0800ef60
 8009764:	0800f0b0 	.word	0x0800f0b0
 8009768:	0800efd8 	.word	0x0800efd8

0800976c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b086      	sub	sp, #24
 8009770:	af02      	add	r7, sp, #8
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	4613      	mov	r3, r2
 8009778:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800977a:	79fa      	ldrb	r2, [r7, #7]
 800977c:	4944      	ldr	r1, [pc, #272]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 800977e:	4613      	mov	r3, r2
 8009780:	005b      	lsls	r3, r3, #1
 8009782:	4413      	add	r3, r2
 8009784:	00db      	lsls	r3, r3, #3
 8009786:	440b      	add	r3, r1
 8009788:	3314      	adds	r3, #20
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d806      	bhi.n	800979e <etharp_output_to_arp_index+0x32>
 8009790:	4b40      	ldr	r3, [pc, #256]	@ (8009894 <etharp_output_to_arp_index+0x128>)
 8009792:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8009796:	4940      	ldr	r1, [pc, #256]	@ (8009898 <etharp_output_to_arp_index+0x12c>)
 8009798:	4840      	ldr	r0, [pc, #256]	@ (800989c <etharp_output_to_arp_index+0x130>)
 800979a:	f002 fc47 	bl	800c02c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800979e:	79fa      	ldrb	r2, [r7, #7]
 80097a0:	493b      	ldr	r1, [pc, #236]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 80097a2:	4613      	mov	r3, r2
 80097a4:	005b      	lsls	r3, r3, #1
 80097a6:	4413      	add	r3, r2
 80097a8:	00db      	lsls	r3, r3, #3
 80097aa:	440b      	add	r3, r1
 80097ac:	3314      	adds	r3, #20
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d153      	bne.n	800985c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80097b4:	79fa      	ldrb	r2, [r7, #7]
 80097b6:	4936      	ldr	r1, [pc, #216]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 80097b8:	4613      	mov	r3, r2
 80097ba:	005b      	lsls	r3, r3, #1
 80097bc:	4413      	add	r3, r2
 80097be:	00db      	lsls	r3, r3, #3
 80097c0:	440b      	add	r3, r1
 80097c2:	3312      	adds	r3, #18
 80097c4:	881b      	ldrh	r3, [r3, #0]
 80097c6:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80097ca:	d919      	bls.n	8009800 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80097cc:	79fa      	ldrb	r2, [r7, #7]
 80097ce:	4613      	mov	r3, r2
 80097d0:	005b      	lsls	r3, r3, #1
 80097d2:	4413      	add	r3, r2
 80097d4:	00db      	lsls	r3, r3, #3
 80097d6:	4a2e      	ldr	r2, [pc, #184]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 80097d8:	4413      	add	r3, r2
 80097da:	3304      	adds	r3, #4
 80097dc:	4619      	mov	r1, r3
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f000 fb4c 	bl	8009e7c <etharp_request>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d138      	bne.n	800985c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80097ea:	79fa      	ldrb	r2, [r7, #7]
 80097ec:	4928      	ldr	r1, [pc, #160]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 80097ee:	4613      	mov	r3, r2
 80097f0:	005b      	lsls	r3, r3, #1
 80097f2:	4413      	add	r3, r2
 80097f4:	00db      	lsls	r3, r3, #3
 80097f6:	440b      	add	r3, r1
 80097f8:	3314      	adds	r3, #20
 80097fa:	2203      	movs	r2, #3
 80097fc:	701a      	strb	r2, [r3, #0]
 80097fe:	e02d      	b.n	800985c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8009800:	79fa      	ldrb	r2, [r7, #7]
 8009802:	4923      	ldr	r1, [pc, #140]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 8009804:	4613      	mov	r3, r2
 8009806:	005b      	lsls	r3, r3, #1
 8009808:	4413      	add	r3, r2
 800980a:	00db      	lsls	r3, r3, #3
 800980c:	440b      	add	r3, r1
 800980e:	3312      	adds	r3, #18
 8009810:	881b      	ldrh	r3, [r3, #0]
 8009812:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8009816:	d321      	bcc.n	800985c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8009818:	79fa      	ldrb	r2, [r7, #7]
 800981a:	4613      	mov	r3, r2
 800981c:	005b      	lsls	r3, r3, #1
 800981e:	4413      	add	r3, r2
 8009820:	00db      	lsls	r3, r3, #3
 8009822:	4a1b      	ldr	r2, [pc, #108]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 8009824:	4413      	add	r3, r2
 8009826:	1d19      	adds	r1, r3, #4
 8009828:	79fa      	ldrb	r2, [r7, #7]
 800982a:	4613      	mov	r3, r2
 800982c:	005b      	lsls	r3, r3, #1
 800982e:	4413      	add	r3, r2
 8009830:	00db      	lsls	r3, r3, #3
 8009832:	3308      	adds	r3, #8
 8009834:	4a16      	ldr	r2, [pc, #88]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 8009836:	4413      	add	r3, r2
 8009838:	3304      	adds	r3, #4
 800983a:	461a      	mov	r2, r3
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f000 fafb 	bl	8009e38 <etharp_request_dst>
 8009842:	4603      	mov	r3, r0
 8009844:	2b00      	cmp	r3, #0
 8009846:	d109      	bne.n	800985c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8009848:	79fa      	ldrb	r2, [r7, #7]
 800984a:	4911      	ldr	r1, [pc, #68]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 800984c:	4613      	mov	r3, r2
 800984e:	005b      	lsls	r3, r3, #1
 8009850:	4413      	add	r3, r2
 8009852:	00db      	lsls	r3, r3, #3
 8009854:	440b      	add	r3, r1
 8009856:	3314      	adds	r3, #20
 8009858:	2203      	movs	r2, #3
 800985a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8009862:	79fa      	ldrb	r2, [r7, #7]
 8009864:	4613      	mov	r3, r2
 8009866:	005b      	lsls	r3, r3, #1
 8009868:	4413      	add	r3, r2
 800986a:	00db      	lsls	r3, r3, #3
 800986c:	3308      	adds	r3, #8
 800986e:	4a08      	ldr	r2, [pc, #32]	@ (8009890 <etharp_output_to_arp_index+0x124>)
 8009870:	4413      	add	r3, r2
 8009872:	3304      	adds	r3, #4
 8009874:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009878:	9200      	str	r2, [sp, #0]
 800987a:	460a      	mov	r2, r1
 800987c:	68b9      	ldr	r1, [r7, #8]
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	f001 fe36 	bl	800b4f0 <ethernet_output>
 8009884:	4603      	mov	r3, r0
}
 8009886:	4618      	mov	r0, r3
 8009888:	3710      	adds	r7, #16
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	2000d424 	.word	0x2000d424
 8009894:	0800ef60 	.word	0x0800ef60
 8009898:	0800f0d0 	.word	0x0800f0d0
 800989c:	0800efd8 	.word	0x0800efd8

080098a0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b08a      	sub	sp, #40	@ 0x28
 80098a4:	af02      	add	r7, sp, #8
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d106      	bne.n	80098c4 <etharp_output+0x24>
 80098b6:	4b73      	ldr	r3, [pc, #460]	@ (8009a84 <etharp_output+0x1e4>)
 80098b8:	f240 321e 	movw	r2, #798	@ 0x31e
 80098bc:	4972      	ldr	r1, [pc, #456]	@ (8009a88 <etharp_output+0x1e8>)
 80098be:	4873      	ldr	r0, [pc, #460]	@ (8009a8c <etharp_output+0x1ec>)
 80098c0:	f002 fbb4 	bl	800c02c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d106      	bne.n	80098d8 <etharp_output+0x38>
 80098ca:	4b6e      	ldr	r3, [pc, #440]	@ (8009a84 <etharp_output+0x1e4>)
 80098cc:	f240 321f 	movw	r2, #799	@ 0x31f
 80098d0:	496f      	ldr	r1, [pc, #444]	@ (8009a90 <etharp_output+0x1f0>)
 80098d2:	486e      	ldr	r0, [pc, #440]	@ (8009a8c <etharp_output+0x1ec>)
 80098d4:	f002 fbaa 	bl	800c02c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d106      	bne.n	80098ec <etharp_output+0x4c>
 80098de:	4b69      	ldr	r3, [pc, #420]	@ (8009a84 <etharp_output+0x1e4>)
 80098e0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80098e4:	496b      	ldr	r1, [pc, #428]	@ (8009a94 <etharp_output+0x1f4>)
 80098e6:	4869      	ldr	r0, [pc, #420]	@ (8009a8c <etharp_output+0x1ec>)
 80098e8:	f002 fba0 	bl	800c02c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	68f9      	ldr	r1, [r7, #12]
 80098f2:	4618      	mov	r0, r3
 80098f4:	f000 feee 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d002      	beq.n	8009904 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80098fe:	4b66      	ldr	r3, [pc, #408]	@ (8009a98 <etharp_output+0x1f8>)
 8009900:	61fb      	str	r3, [r7, #28]
 8009902:	e0af      	b.n	8009a64 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800990c:	2be0      	cmp	r3, #224	@ 0xe0
 800990e:	d118      	bne.n	8009942 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8009910:	2301      	movs	r3, #1
 8009912:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8009914:	2300      	movs	r3, #0
 8009916:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8009918:	235e      	movs	r3, #94	@ 0x5e
 800991a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	3301      	adds	r3, #1
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009926:	b2db      	uxtb	r3, r3
 8009928:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	3302      	adds	r3, #2
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	3303      	adds	r3, #3
 8009936:	781b      	ldrb	r3, [r3, #0]
 8009938:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800993a:	f107 0310 	add.w	r3, r7, #16
 800993e:	61fb      	str	r3, [r7, #28]
 8009940:	e090      	b.n	8009a64 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	3304      	adds	r3, #4
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	405a      	eors	r2, r3
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	3308      	adds	r3, #8
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4013      	ands	r3, r2
 8009956:	2b00      	cmp	r3, #0
 8009958:	d012      	beq.n	8009980 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8009960:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8009964:	4293      	cmp	r3, r2
 8009966:	d00b      	beq.n	8009980 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	330c      	adds	r3, #12
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d003      	beq.n	800997a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	330c      	adds	r3, #12
 8009976:	61bb      	str	r3, [r7, #24]
 8009978:	e002      	b.n	8009980 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800997a:	f06f 0303 	mvn.w	r3, #3
 800997e:	e07d      	b.n	8009a7c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8009980:	4b46      	ldr	r3, [pc, #280]	@ (8009a9c <etharp_output+0x1fc>)
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	4619      	mov	r1, r3
 8009986:	4a46      	ldr	r2, [pc, #280]	@ (8009aa0 <etharp_output+0x200>)
 8009988:	460b      	mov	r3, r1
 800998a:	005b      	lsls	r3, r3, #1
 800998c:	440b      	add	r3, r1
 800998e:	00db      	lsls	r3, r3, #3
 8009990:	4413      	add	r3, r2
 8009992:	3314      	adds	r3, #20
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	2b01      	cmp	r3, #1
 8009998:	d925      	bls.n	80099e6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800999a:	4b40      	ldr	r3, [pc, #256]	@ (8009a9c <etharp_output+0x1fc>)
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	4619      	mov	r1, r3
 80099a0:	4a3f      	ldr	r2, [pc, #252]	@ (8009aa0 <etharp_output+0x200>)
 80099a2:	460b      	mov	r3, r1
 80099a4:	005b      	lsls	r3, r3, #1
 80099a6:	440b      	add	r3, r1
 80099a8:	00db      	lsls	r3, r3, #3
 80099aa:	4413      	add	r3, r2
 80099ac:	3308      	adds	r3, #8
 80099ae:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d117      	bne.n	80099e6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80099b6:	69bb      	ldr	r3, [r7, #24]
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	4b38      	ldr	r3, [pc, #224]	@ (8009a9c <etharp_output+0x1fc>)
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	4618      	mov	r0, r3
 80099c0:	4937      	ldr	r1, [pc, #220]	@ (8009aa0 <etharp_output+0x200>)
 80099c2:	4603      	mov	r3, r0
 80099c4:	005b      	lsls	r3, r3, #1
 80099c6:	4403      	add	r3, r0
 80099c8:	00db      	lsls	r3, r3, #3
 80099ca:	440b      	add	r3, r1
 80099cc:	3304      	adds	r3, #4
 80099ce:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d108      	bne.n	80099e6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80099d4:	4b31      	ldr	r3, [pc, #196]	@ (8009a9c <etharp_output+0x1fc>)
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	461a      	mov	r2, r3
 80099da:	68b9      	ldr	r1, [r7, #8]
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	f7ff fec5 	bl	800976c <etharp_output_to_arp_index>
 80099e2:	4603      	mov	r3, r0
 80099e4:	e04a      	b.n	8009a7c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80099e6:	2300      	movs	r3, #0
 80099e8:	75fb      	strb	r3, [r7, #23]
 80099ea:	e031      	b.n	8009a50 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80099ec:	7dfa      	ldrb	r2, [r7, #23]
 80099ee:	492c      	ldr	r1, [pc, #176]	@ (8009aa0 <etharp_output+0x200>)
 80099f0:	4613      	mov	r3, r2
 80099f2:	005b      	lsls	r3, r3, #1
 80099f4:	4413      	add	r3, r2
 80099f6:	00db      	lsls	r3, r3, #3
 80099f8:	440b      	add	r3, r1
 80099fa:	3314      	adds	r3, #20
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d923      	bls.n	8009a4a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8009a02:	7dfa      	ldrb	r2, [r7, #23]
 8009a04:	4926      	ldr	r1, [pc, #152]	@ (8009aa0 <etharp_output+0x200>)
 8009a06:	4613      	mov	r3, r2
 8009a08:	005b      	lsls	r3, r3, #1
 8009a0a:	4413      	add	r3, r2
 8009a0c:	00db      	lsls	r3, r3, #3
 8009a0e:	440b      	add	r3, r1
 8009a10:	3308      	adds	r3, #8
 8009a12:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d117      	bne.n	8009a4a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8009a1a:	69bb      	ldr	r3, [r7, #24]
 8009a1c:	6819      	ldr	r1, [r3, #0]
 8009a1e:	7dfa      	ldrb	r2, [r7, #23]
 8009a20:	481f      	ldr	r0, [pc, #124]	@ (8009aa0 <etharp_output+0x200>)
 8009a22:	4613      	mov	r3, r2
 8009a24:	005b      	lsls	r3, r3, #1
 8009a26:	4413      	add	r3, r2
 8009a28:	00db      	lsls	r3, r3, #3
 8009a2a:	4403      	add	r3, r0
 8009a2c:	3304      	adds	r3, #4
 8009a2e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8009a30:	4299      	cmp	r1, r3
 8009a32:	d10a      	bne.n	8009a4a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8009a34:	4a19      	ldr	r2, [pc, #100]	@ (8009a9c <etharp_output+0x1fc>)
 8009a36:	7dfb      	ldrb	r3, [r7, #23]
 8009a38:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8009a3a:	7dfb      	ldrb	r3, [r7, #23]
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	68b9      	ldr	r1, [r7, #8]
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f7ff fe93 	bl	800976c <etharp_output_to_arp_index>
 8009a46:	4603      	mov	r3, r0
 8009a48:	e018      	b.n	8009a7c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8009a4a:	7dfb      	ldrb	r3, [r7, #23]
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	75fb      	strb	r3, [r7, #23]
 8009a50:	7dfb      	ldrb	r3, [r7, #23]
 8009a52:	2b09      	cmp	r3, #9
 8009a54:	d9ca      	bls.n	80099ec <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8009a56:	68ba      	ldr	r2, [r7, #8]
 8009a58:	69b9      	ldr	r1, [r7, #24]
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f000 f822 	bl	8009aa4 <etharp_query>
 8009a60:	4603      	mov	r3, r0
 8009a62:	e00b      	b.n	8009a7c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8009a6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	68b9      	ldr	r1, [r7, #8]
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f001 fd3b 	bl	800b4f0 <ethernet_output>
 8009a7a:	4603      	mov	r3, r0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3720      	adds	r7, #32
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	0800ef60 	.word	0x0800ef60
 8009a88:	0800f0b0 	.word	0x0800f0b0
 8009a8c:	0800efd8 	.word	0x0800efd8
 8009a90:	0800f100 	.word	0x0800f100
 8009a94:	0800f0a0 	.word	0x0800f0a0
 8009a98:	0800f6c8 	.word	0x0800f6c8
 8009a9c:	2000d514 	.word	0x2000d514
 8009aa0:	2000d424 	.word	0x2000d424

08009aa4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b08c      	sub	sp, #48	@ 0x30
 8009aa8:	af02      	add	r7, sp, #8
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	3326      	adds	r3, #38	@ 0x26
 8009ab4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8009ab6:	23ff      	movs	r3, #255	@ 0xff
 8009ab8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8009abc:	2300      	movs	r3, #0
 8009abe:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	68f9      	ldr	r1, [r7, #12]
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 fe04 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d10c      	bne.n	8009aec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8009ada:	2be0      	cmp	r3, #224	@ 0xe0
 8009adc:	d006      	beq.n	8009aec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d003      	beq.n	8009aec <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d102      	bne.n	8009af2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8009aec:	f06f 030f 	mvn.w	r3, #15
 8009af0:	e101      	b.n	8009cf6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8009af2:	68fa      	ldr	r2, [r7, #12]
 8009af4:	2101      	movs	r1, #1
 8009af6:	68b8      	ldr	r0, [r7, #8]
 8009af8:	f7ff fb60 	bl	80091bc <etharp_find_entry>
 8009afc:	4603      	mov	r3, r0
 8009afe:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8009b00:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	da02      	bge.n	8009b0e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8009b08:	8a7b      	ldrh	r3, [r7, #18]
 8009b0a:	b25b      	sxtb	r3, r3
 8009b0c:	e0f3      	b.n	8009cf6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8009b0e:	8a7b      	ldrh	r3, [r7, #18]
 8009b10:	2b7e      	cmp	r3, #126	@ 0x7e
 8009b12:	d906      	bls.n	8009b22 <etharp_query+0x7e>
 8009b14:	4b7a      	ldr	r3, [pc, #488]	@ (8009d00 <etharp_query+0x25c>)
 8009b16:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8009b1a:	497a      	ldr	r1, [pc, #488]	@ (8009d04 <etharp_query+0x260>)
 8009b1c:	487a      	ldr	r0, [pc, #488]	@ (8009d08 <etharp_query+0x264>)
 8009b1e:	f002 fa85 	bl	800c02c <iprintf>
  i = (netif_addr_idx_t)i_err;
 8009b22:	8a7b      	ldrh	r3, [r7, #18]
 8009b24:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8009b26:	7c7a      	ldrb	r2, [r7, #17]
 8009b28:	4978      	ldr	r1, [pc, #480]	@ (8009d0c <etharp_query+0x268>)
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	005b      	lsls	r3, r3, #1
 8009b2e:	4413      	add	r3, r2
 8009b30:	00db      	lsls	r3, r3, #3
 8009b32:	440b      	add	r3, r1
 8009b34:	3314      	adds	r3, #20
 8009b36:	781b      	ldrb	r3, [r3, #0]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d115      	bne.n	8009b68 <etharp_query+0xc4>
    is_new_entry = 1;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8009b40:	7c7a      	ldrb	r2, [r7, #17]
 8009b42:	4972      	ldr	r1, [pc, #456]	@ (8009d0c <etharp_query+0x268>)
 8009b44:	4613      	mov	r3, r2
 8009b46:	005b      	lsls	r3, r3, #1
 8009b48:	4413      	add	r3, r2
 8009b4a:	00db      	lsls	r3, r3, #3
 8009b4c:	440b      	add	r3, r1
 8009b4e:	3314      	adds	r3, #20
 8009b50:	2201      	movs	r2, #1
 8009b52:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8009b54:	7c7a      	ldrb	r2, [r7, #17]
 8009b56:	496d      	ldr	r1, [pc, #436]	@ (8009d0c <etharp_query+0x268>)
 8009b58:	4613      	mov	r3, r2
 8009b5a:	005b      	lsls	r3, r3, #1
 8009b5c:	4413      	add	r3, r2
 8009b5e:	00db      	lsls	r3, r3, #3
 8009b60:	440b      	add	r3, r1
 8009b62:	3308      	adds	r3, #8
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8009b68:	7c7a      	ldrb	r2, [r7, #17]
 8009b6a:	4968      	ldr	r1, [pc, #416]	@ (8009d0c <etharp_query+0x268>)
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	005b      	lsls	r3, r3, #1
 8009b70:	4413      	add	r3, r2
 8009b72:	00db      	lsls	r3, r3, #3
 8009b74:	440b      	add	r3, r1
 8009b76:	3314      	adds	r3, #20
 8009b78:	781b      	ldrb	r3, [r3, #0]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d011      	beq.n	8009ba2 <etharp_query+0xfe>
 8009b7e:	7c7a      	ldrb	r2, [r7, #17]
 8009b80:	4962      	ldr	r1, [pc, #392]	@ (8009d0c <etharp_query+0x268>)
 8009b82:	4613      	mov	r3, r2
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	4413      	add	r3, r2
 8009b88:	00db      	lsls	r3, r3, #3
 8009b8a:	440b      	add	r3, r1
 8009b8c:	3314      	adds	r3, #20
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	2b01      	cmp	r3, #1
 8009b92:	d806      	bhi.n	8009ba2 <etharp_query+0xfe>
 8009b94:	4b5a      	ldr	r3, [pc, #360]	@ (8009d00 <etharp_query+0x25c>)
 8009b96:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8009b9a:	495d      	ldr	r1, [pc, #372]	@ (8009d10 <etharp_query+0x26c>)
 8009b9c:	485a      	ldr	r0, [pc, #360]	@ (8009d08 <etharp_query+0x264>)
 8009b9e:	f002 fa45 	bl	800c02c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d102      	bne.n	8009bae <etharp_query+0x10a>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10c      	bne.n	8009bc8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8009bae:	68b9      	ldr	r1, [r7, #8]
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f000 f963 	bl	8009e7c <etharp_request>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d102      	bne.n	8009bc8 <etharp_query+0x124>
      return result;
 8009bc2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009bc6:	e096      	b.n	8009cf6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d106      	bne.n	8009bdc <etharp_query+0x138>
 8009bce:	4b4c      	ldr	r3, [pc, #304]	@ (8009d00 <etharp_query+0x25c>)
 8009bd0:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8009bd4:	494f      	ldr	r1, [pc, #316]	@ (8009d14 <etharp_query+0x270>)
 8009bd6:	484c      	ldr	r0, [pc, #304]	@ (8009d08 <etharp_query+0x264>)
 8009bd8:	f002 fa28 	bl	800c02c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8009bdc:	7c7a      	ldrb	r2, [r7, #17]
 8009bde:	494b      	ldr	r1, [pc, #300]	@ (8009d0c <etharp_query+0x268>)
 8009be0:	4613      	mov	r3, r2
 8009be2:	005b      	lsls	r3, r3, #1
 8009be4:	4413      	add	r3, r2
 8009be6:	00db      	lsls	r3, r3, #3
 8009be8:	440b      	add	r3, r1
 8009bea:	3314      	adds	r3, #20
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d917      	bls.n	8009c22 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8009bf2:	4a49      	ldr	r2, [pc, #292]	@ (8009d18 <etharp_query+0x274>)
 8009bf4:	7c7b      	ldrb	r3, [r7, #17]
 8009bf6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8009bf8:	7c7a      	ldrb	r2, [r7, #17]
 8009bfa:	4613      	mov	r3, r2
 8009bfc:	005b      	lsls	r3, r3, #1
 8009bfe:	4413      	add	r3, r2
 8009c00:	00db      	lsls	r3, r3, #3
 8009c02:	3308      	adds	r3, #8
 8009c04:	4a41      	ldr	r2, [pc, #260]	@ (8009d0c <etharp_query+0x268>)
 8009c06:	4413      	add	r3, r2
 8009c08:	3304      	adds	r3, #4
 8009c0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c0e:	9200      	str	r2, [sp, #0]
 8009c10:	697a      	ldr	r2, [r7, #20]
 8009c12:	6879      	ldr	r1, [r7, #4]
 8009c14:	68f8      	ldr	r0, [r7, #12]
 8009c16:	f001 fc6b 	bl	800b4f0 <ethernet_output>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009c20:	e067      	b.n	8009cf2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8009c22:	7c7a      	ldrb	r2, [r7, #17]
 8009c24:	4939      	ldr	r1, [pc, #228]	@ (8009d0c <etharp_query+0x268>)
 8009c26:	4613      	mov	r3, r2
 8009c28:	005b      	lsls	r3, r3, #1
 8009c2a:	4413      	add	r3, r2
 8009c2c:	00db      	lsls	r3, r3, #3
 8009c2e:	440b      	add	r3, r1
 8009c30:	3314      	adds	r3, #20
 8009c32:	781b      	ldrb	r3, [r3, #0]
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d15c      	bne.n	8009cf2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8009c40:	e01c      	b.n	8009c7c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8009c42:	69fb      	ldr	r3, [r7, #28]
 8009c44:	895a      	ldrh	r2, [r3, #10]
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	891b      	ldrh	r3, [r3, #8]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d10a      	bne.n	8009c64 <etharp_query+0x1c0>
 8009c4e:	69fb      	ldr	r3, [r7, #28]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d006      	beq.n	8009c64 <etharp_query+0x1c0>
 8009c56:	4b2a      	ldr	r3, [pc, #168]	@ (8009d00 <etharp_query+0x25c>)
 8009c58:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8009c5c:	492f      	ldr	r1, [pc, #188]	@ (8009d1c <etharp_query+0x278>)
 8009c5e:	482a      	ldr	r0, [pc, #168]	@ (8009d08 <etharp_query+0x264>)
 8009c60:	f002 f9e4 	bl	800c02c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8009c64:	69fb      	ldr	r3, [r7, #28]
 8009c66:	7b1b      	ldrb	r3, [r3, #12]
 8009c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d002      	beq.n	8009c76 <etharp_query+0x1d2>
        copy_needed = 1;
 8009c70:	2301      	movs	r3, #1
 8009c72:	61bb      	str	r3, [r7, #24]
        break;
 8009c74:	e005      	b.n	8009c82 <etharp_query+0x1de>
      }
      p = p->next;
 8009c76:	69fb      	ldr	r3, [r7, #28]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	61fb      	str	r3, [r7, #28]
    while (p) {
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1df      	bne.n	8009c42 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8009c82:	69bb      	ldr	r3, [r7, #24]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d007      	beq.n	8009c98 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8009c88:	687a      	ldr	r2, [r7, #4]
 8009c8a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8009c8e:	200e      	movs	r0, #14
 8009c90:	f7fe fee6 	bl	8008a60 <pbuf_clone>
 8009c94:	61f8      	str	r0, [r7, #28]
 8009c96:	e004      	b.n	8009ca2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8009c9c:	69f8      	ldr	r0, [r7, #28]
 8009c9e:	f7fe fd95 	bl	80087cc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d021      	beq.n	8009cec <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8009ca8:	7c7a      	ldrb	r2, [r7, #17]
 8009caa:	4918      	ldr	r1, [pc, #96]	@ (8009d0c <etharp_query+0x268>)
 8009cac:	4613      	mov	r3, r2
 8009cae:	005b      	lsls	r3, r3, #1
 8009cb0:	4413      	add	r3, r2
 8009cb2:	00db      	lsls	r3, r3, #3
 8009cb4:	440b      	add	r3, r1
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d00a      	beq.n	8009cd2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8009cbc:	7c7a      	ldrb	r2, [r7, #17]
 8009cbe:	4913      	ldr	r1, [pc, #76]	@ (8009d0c <etharp_query+0x268>)
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	005b      	lsls	r3, r3, #1
 8009cc4:	4413      	add	r3, r2
 8009cc6:	00db      	lsls	r3, r3, #3
 8009cc8:	440b      	add	r3, r1
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7fe fcdd 	bl	800868c <pbuf_free>
      }
      arp_table[i].q = p;
 8009cd2:	7c7a      	ldrb	r2, [r7, #17]
 8009cd4:	490d      	ldr	r1, [pc, #52]	@ (8009d0c <etharp_query+0x268>)
 8009cd6:	4613      	mov	r3, r2
 8009cd8:	005b      	lsls	r3, r3, #1
 8009cda:	4413      	add	r3, r2
 8009cdc:	00db      	lsls	r3, r3, #3
 8009cde:	440b      	add	r3, r1
 8009ce0:	69fa      	ldr	r2, [r7, #28]
 8009ce2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009cea:	e002      	b.n	8009cf2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8009cec:	23ff      	movs	r3, #255	@ 0xff
 8009cee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8009cf2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3728      	adds	r7, #40	@ 0x28
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	0800ef60 	.word	0x0800ef60
 8009d04:	0800f10c 	.word	0x0800f10c
 8009d08:	0800efd8 	.word	0x0800efd8
 8009d0c:	2000d424 	.word	0x2000d424
 8009d10:	0800f11c 	.word	0x0800f11c
 8009d14:	0800f100 	.word	0x0800f100
 8009d18:	2000d514 	.word	0x2000d514
 8009d1c:	0800f144 	.word	0x0800f144

08009d20 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b08a      	sub	sp, #40	@ 0x28
 8009d24:	af02      	add	r7, sp, #8
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	607a      	str	r2, [r7, #4]
 8009d2c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d106      	bne.n	8009d46 <etharp_raw+0x26>
 8009d38:	4b3a      	ldr	r3, [pc, #232]	@ (8009e24 <etharp_raw+0x104>)
 8009d3a:	f240 4257 	movw	r2, #1111	@ 0x457
 8009d3e:	493a      	ldr	r1, [pc, #232]	@ (8009e28 <etharp_raw+0x108>)
 8009d40:	483a      	ldr	r0, [pc, #232]	@ (8009e2c <etharp_raw+0x10c>)
 8009d42:	f002 f973 	bl	800c02c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8009d46:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8009d4a:	211c      	movs	r1, #28
 8009d4c:	200e      	movs	r0, #14
 8009d4e:	f7fe f9b9 	bl	80080c4 <pbuf_alloc>
 8009d52:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8009d54:	69bb      	ldr	r3, [r7, #24]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d102      	bne.n	8009d60 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8009d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d5e:	e05d      	b.n	8009e1c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8009d60:	69bb      	ldr	r3, [r7, #24]
 8009d62:	895b      	ldrh	r3, [r3, #10]
 8009d64:	2b1b      	cmp	r3, #27
 8009d66:	d806      	bhi.n	8009d76 <etharp_raw+0x56>
 8009d68:	4b2e      	ldr	r3, [pc, #184]	@ (8009e24 <etharp_raw+0x104>)
 8009d6a:	f240 4262 	movw	r2, #1122	@ 0x462
 8009d6e:	4930      	ldr	r1, [pc, #192]	@ (8009e30 <etharp_raw+0x110>)
 8009d70:	482e      	ldr	r0, [pc, #184]	@ (8009e2c <etharp_raw+0x10c>)
 8009d72:	f002 f95b 	bl	800c02c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8009d7c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7fd f996 	bl	80070b0 <lwip_htons>
 8009d84:	4603      	mov	r3, r0
 8009d86:	461a      	mov	r2, r3
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009d92:	2b06      	cmp	r3, #6
 8009d94:	d006      	beq.n	8009da4 <etharp_raw+0x84>
 8009d96:	4b23      	ldr	r3, [pc, #140]	@ (8009e24 <etharp_raw+0x104>)
 8009d98:	f240 4269 	movw	r2, #1129	@ 0x469
 8009d9c:	4925      	ldr	r1, [pc, #148]	@ (8009e34 <etharp_raw+0x114>)
 8009d9e:	4823      	ldr	r0, [pc, #140]	@ (8009e2c <etharp_raw+0x10c>)
 8009da0:	f002 f944 	bl	800c02c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	3308      	adds	r3, #8
 8009da8:	2206      	movs	r2, #6
 8009daa:	6839      	ldr	r1, [r7, #0]
 8009dac:	4618      	mov	r0, r3
 8009dae:	f002 fb0e 	bl	800c3ce <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	3312      	adds	r3, #18
 8009db6:	2206      	movs	r2, #6
 8009db8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f002 fb07 	bl	800c3ce <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	330e      	adds	r3, #14
 8009dc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009dc6:	6812      	ldr	r2, [r2, #0]
 8009dc8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	3318      	adds	r3, #24
 8009dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dd0:	6812      	ldr	r2, [r2, #0]
 8009dd2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	701a      	strb	r2, [r3, #0]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f042 0201 	orr.w	r2, r2, #1
 8009de0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f042 0208 	orr.w	r2, r2, #8
 8009dea:	709a      	strb	r2, [r3, #2]
 8009dec:	2200      	movs	r2, #0
 8009dee:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	2206      	movs	r2, #6
 8009df4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	2204      	movs	r2, #4
 8009dfa:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8009dfc:	f640 0306 	movw	r3, #2054	@ 0x806
 8009e00:	9300      	str	r3, [sp, #0]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	68ba      	ldr	r2, [r7, #8]
 8009e06:	69b9      	ldr	r1, [r7, #24]
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f001 fb71 	bl	800b4f0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8009e0e:	69b8      	ldr	r0, [r7, #24]
 8009e10:	f7fe fc3c 	bl	800868c <pbuf_free>
  p = NULL;
 8009e14:	2300      	movs	r3, #0
 8009e16:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8009e18:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3720      	adds	r7, #32
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	0800ef60 	.word	0x0800ef60
 8009e28:	0800f0b0 	.word	0x0800f0b0
 8009e2c:	0800efd8 	.word	0x0800efd8
 8009e30:	0800f160 	.word	0x0800f160
 8009e34:	0800f194 	.word	0x0800f194

08009e38 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b088      	sub	sp, #32
 8009e3c:	af04      	add	r7, sp, #16
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	60b9      	str	r1, [r7, #8]
 8009e42:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8009e54:	2201      	movs	r2, #1
 8009e56:	9203      	str	r2, [sp, #12]
 8009e58:	68ba      	ldr	r2, [r7, #8]
 8009e5a:	9202      	str	r2, [sp, #8]
 8009e5c:	4a06      	ldr	r2, [pc, #24]	@ (8009e78 <etharp_request_dst+0x40>)
 8009e5e:	9201      	str	r2, [sp, #4]
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	4603      	mov	r3, r0
 8009e64:	687a      	ldr	r2, [r7, #4]
 8009e66:	68f8      	ldr	r0, [r7, #12]
 8009e68:	f7ff ff5a 	bl	8009d20 <etharp_raw>
 8009e6c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3710      	adds	r7, #16
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	0800f6d0 	.word	0x0800f6d0

08009e7c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8009e86:	4a05      	ldr	r2, [pc, #20]	@ (8009e9c <etharp_request+0x20>)
 8009e88:	6839      	ldr	r1, [r7, #0]
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f7ff ffd4 	bl	8009e38 <etharp_request_dst>
 8009e90:	4603      	mov	r3, r0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	0800f6c8 	.word	0x0800f6c8

08009ea0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b08e      	sub	sp, #56	@ 0x38
 8009ea4:	af04      	add	r7, sp, #16
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8009eaa:	4b79      	ldr	r3, [pc, #484]	@ (800a090 <icmp_input+0x1f0>)
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8009eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	f003 030f 	and.w	r3, r3, #15
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8009ec0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009ec2:	2b13      	cmp	r3, #19
 8009ec4:	f240 80cd 	bls.w	800a062 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	895b      	ldrh	r3, [r3, #10]
 8009ecc:	2b03      	cmp	r3, #3
 8009ece:	f240 80ca 	bls.w	800a066 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8009edc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	f000 80b7 	beq.w	800a054 <icmp_input+0x1b4>
 8009ee6:	2b08      	cmp	r3, #8
 8009ee8:	f040 80b7 	bne.w	800a05a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8009eec:	4b69      	ldr	r3, [pc, #420]	@ (800a094 <icmp_input+0x1f4>)
 8009eee:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8009ef0:	4b67      	ldr	r3, [pc, #412]	@ (800a090 <icmp_input+0x1f0>)
 8009ef2:	695b      	ldr	r3, [r3, #20]
 8009ef4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ef8:	2be0      	cmp	r3, #224	@ 0xe0
 8009efa:	f000 80bb 	beq.w	800a074 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8009efe:	4b64      	ldr	r3, [pc, #400]	@ (800a090 <icmp_input+0x1f0>)
 8009f00:	695b      	ldr	r3, [r3, #20]
 8009f02:	4a63      	ldr	r2, [pc, #396]	@ (800a090 <icmp_input+0x1f0>)
 8009f04:	6812      	ldr	r2, [r2, #0]
 8009f06:	4611      	mov	r1, r2
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f000 fbe3 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f040 80b1 	bne.w	800a078 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	891b      	ldrh	r3, [r3, #8]
 8009f1a:	2b07      	cmp	r3, #7
 8009f1c:	f240 80a5 	bls.w	800a06a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8009f20:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f22:	330e      	adds	r3, #14
 8009f24:	4619      	mov	r1, r3
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f7fe fb1a 	bl	8008560 <pbuf_add_header>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d04b      	beq.n	8009fca <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	891a      	ldrh	r2, [r3, #8]
 8009f36:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f38:	4413      	add	r3, r2
 8009f3a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	891b      	ldrh	r3, [r3, #8]
 8009f40:	8b7a      	ldrh	r2, [r7, #26]
 8009f42:	429a      	cmp	r2, r3
 8009f44:	f0c0 809a 	bcc.w	800a07c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8009f48:	8b7b      	ldrh	r3, [r7, #26]
 8009f4a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8009f4e:	4619      	mov	r1, r3
 8009f50:	200e      	movs	r0, #14
 8009f52:	f7fe f8b7 	bl	80080c4 <pbuf_alloc>
 8009f56:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	f000 8090 	beq.w	800a080 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	895b      	ldrh	r3, [r3, #10]
 8009f64:	461a      	mov	r2, r3
 8009f66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f68:	3308      	adds	r3, #8
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d203      	bcs.n	8009f76 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8009f6e:	6978      	ldr	r0, [r7, #20]
 8009f70:	f7fe fb8c 	bl	800868c <pbuf_free>
          goto icmperr;
 8009f74:	e085      	b.n	800a082 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009f7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f002 fa25 	bl	800c3ce <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8009f84:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f86:	4619      	mov	r1, r3
 8009f88:	6978      	ldr	r0, [r7, #20]
 8009f8a:	f7fe faf9 	bl	8008580 <pbuf_remove_header>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d009      	beq.n	8009fa8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8009f94:	4b40      	ldr	r3, [pc, #256]	@ (800a098 <icmp_input+0x1f8>)
 8009f96:	22b6      	movs	r2, #182	@ 0xb6
 8009f98:	4940      	ldr	r1, [pc, #256]	@ (800a09c <icmp_input+0x1fc>)
 8009f9a:	4841      	ldr	r0, [pc, #260]	@ (800a0a0 <icmp_input+0x200>)
 8009f9c:	f002 f846 	bl	800c02c <iprintf>
          pbuf_free(r);
 8009fa0:	6978      	ldr	r0, [r7, #20]
 8009fa2:	f7fe fb73 	bl	800868c <pbuf_free>
          goto icmperr;
 8009fa6:	e06c      	b.n	800a082 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8009fa8:	6879      	ldr	r1, [r7, #4]
 8009faa:	6978      	ldr	r0, [r7, #20]
 8009fac:	f7fe fc86 	bl	80088bc <pbuf_copy>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d003      	beq.n	8009fbe <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8009fb6:	6978      	ldr	r0, [r7, #20]
 8009fb8:	f7fe fb68 	bl	800868c <pbuf_free>
          goto icmperr;
 8009fbc:	e061      	b.n	800a082 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f7fe fb64 	bl	800868c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	607b      	str	r3, [r7, #4]
 8009fc8:	e00f      	b.n	8009fea <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8009fca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009fcc:	330e      	adds	r3, #14
 8009fce:	4619      	mov	r1, r3
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f7fe fad5 	bl	8008580 <pbuf_remove_header>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d006      	beq.n	8009fea <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8009fdc:	4b2e      	ldr	r3, [pc, #184]	@ (800a098 <icmp_input+0x1f8>)
 8009fde:	22c7      	movs	r2, #199	@ 0xc7
 8009fe0:	4930      	ldr	r1, [pc, #192]	@ (800a0a4 <icmp_input+0x204>)
 8009fe2:	482f      	ldr	r0, [pc, #188]	@ (800a0a0 <icmp_input+0x200>)
 8009fe4:	f002 f822 	bl	800c02c <iprintf>
          goto icmperr;
 8009fe8:	e04b      	b.n	800a082 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	685b      	ldr	r3, [r3, #4]
 8009fee:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8009ff0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f7fe fab3 	bl	8008560 <pbuf_add_header>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d12b      	bne.n	800a058 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800a00e:	4b20      	ldr	r3, [pc, #128]	@ (800a090 <icmp_input+0x1f0>)
 800a010:	691a      	ldr	r2, [r3, #16]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	2200      	movs	r2, #0
 800a01a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	2200      	movs	r2, #0
 800a020:	709a      	strb	r2, [r3, #2]
 800a022:	2200      	movs	r2, #0
 800a024:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	22ff      	movs	r2, #255	@ 0xff
 800a02a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2200      	movs	r2, #0
 800a030:	729a      	strb	r2, [r3, #10]
 800a032:	2200      	movs	r2, #0
 800a034:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	9302      	str	r3, [sp, #8]
 800a03a:	2301      	movs	r3, #1
 800a03c:	9301      	str	r3, [sp, #4]
 800a03e:	2300      	movs	r3, #0
 800a040:	9300      	str	r3, [sp, #0]
 800a042:	23ff      	movs	r3, #255	@ 0xff
 800a044:	2200      	movs	r2, #0
 800a046:	69f9      	ldr	r1, [r7, #28]
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 fa6b 	bl	800a524 <ip4_output_if>
 800a04e:	4603      	mov	r3, r0
 800a050:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800a052:	e001      	b.n	800a058 <icmp_input+0x1b8>
      break;
 800a054:	bf00      	nop
 800a056:	e000      	b.n	800a05a <icmp_input+0x1ba>
      break;
 800a058:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f7fe fb16 	bl	800868c <pbuf_free>
  return;
 800a060:	e013      	b.n	800a08a <icmp_input+0x1ea>
    goto lenerr;
 800a062:	bf00      	nop
 800a064:	e002      	b.n	800a06c <icmp_input+0x1cc>
    goto lenerr;
 800a066:	bf00      	nop
 800a068:	e000      	b.n	800a06c <icmp_input+0x1cc>
        goto lenerr;
 800a06a:	bf00      	nop
lenerr:
  pbuf_free(p);
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f7fe fb0d 	bl	800868c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800a072:	e00a      	b.n	800a08a <icmp_input+0x1ea>
        goto icmperr;
 800a074:	bf00      	nop
 800a076:	e004      	b.n	800a082 <icmp_input+0x1e2>
        goto icmperr;
 800a078:	bf00      	nop
 800a07a:	e002      	b.n	800a082 <icmp_input+0x1e2>
          goto icmperr;
 800a07c:	bf00      	nop
 800a07e:	e000      	b.n	800a082 <icmp_input+0x1e2>
          goto icmperr;
 800a080:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f7fe fb02 	bl	800868c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800a088:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800a08a:	3728      	adds	r7, #40	@ 0x28
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	20004fbc 	.word	0x20004fbc
 800a094:	20004fd0 	.word	0x20004fd0
 800a098:	0800f1d8 	.word	0x0800f1d8
 800a09c:	0800f210 	.word	0x0800f210
 800a0a0:	0800f248 	.word	0x0800f248
 800a0a4:	0800f270 	.word	0x0800f270

0800a0a8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800a0b4:	78fb      	ldrb	r3, [r7, #3]
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	2103      	movs	r1, #3
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 f814 	bl	800a0e8 <icmp_send_response>
}
 800a0c0:	bf00      	nop
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	460b      	mov	r3, r1
 800a0d2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800a0d4:	78fb      	ldrb	r3, [r7, #3]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	210b      	movs	r1, #11
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 f804 	bl	800a0e8 <icmp_send_response>
}
 800a0e0:	bf00      	nop
 800a0e2:	3708      	adds	r7, #8
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b08c      	sub	sp, #48	@ 0x30
 800a0ec:	af04      	add	r7, sp, #16
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	70fb      	strb	r3, [r7, #3]
 800a0f4:	4613      	mov	r3, r2
 800a0f6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800a0f8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800a0fc:	2124      	movs	r1, #36	@ 0x24
 800a0fe:	2022      	movs	r0, #34	@ 0x22
 800a100:	f7fd ffe0 	bl	80080c4 <pbuf_alloc>
 800a104:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d04c      	beq.n	800a1a6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	895b      	ldrh	r3, [r3, #10]
 800a110:	2b23      	cmp	r3, #35	@ 0x23
 800a112:	d806      	bhi.n	800a122 <icmp_send_response+0x3a>
 800a114:	4b26      	ldr	r3, [pc, #152]	@ (800a1b0 <icmp_send_response+0xc8>)
 800a116:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800a11a:	4926      	ldr	r1, [pc, #152]	@ (800a1b4 <icmp_send_response+0xcc>)
 800a11c:	4826      	ldr	r0, [pc, #152]	@ (800a1b8 <icmp_send_response+0xd0>)
 800a11e:	f001 ff85 	bl	800c02c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800a128:	69fb      	ldr	r3, [r7, #28]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	78fa      	ldrb	r2, [r7, #3]
 800a132:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	78ba      	ldrb	r2, [r7, #2]
 800a138:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	2200      	movs	r2, #0
 800a13e:	711a      	strb	r2, [r3, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	2200      	movs	r2, #0
 800a148:	719a      	strb	r2, [r3, #6]
 800a14a:	2200      	movs	r2, #0
 800a14c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800a14e:	69fb      	ldr	r3, [r7, #28]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	f103 0008 	add.w	r0, r3, #8
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	221c      	movs	r2, #28
 800a15c:	4619      	mov	r1, r3
 800a15e:	f002 f936 	bl	800c3ce <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800a162:	69bb      	ldr	r3, [r7, #24]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800a168:	f107 030c 	add.w	r3, r7, #12
 800a16c:	4618      	mov	r0, r3
 800a16e:	f000 f825 	bl	800a1bc <ip4_route>
 800a172:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d011      	beq.n	800a19e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	2200      	movs	r2, #0
 800a17e:	709a      	strb	r2, [r3, #2]
 800a180:	2200      	movs	r2, #0
 800a182:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800a184:	f107 020c 	add.w	r2, r7, #12
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	9302      	str	r3, [sp, #8]
 800a18c:	2301      	movs	r3, #1
 800a18e:	9301      	str	r3, [sp, #4]
 800a190:	2300      	movs	r3, #0
 800a192:	9300      	str	r3, [sp, #0]
 800a194:	23ff      	movs	r3, #255	@ 0xff
 800a196:	2100      	movs	r1, #0
 800a198:	69f8      	ldr	r0, [r7, #28]
 800a19a:	f000 f9c3 	bl	800a524 <ip4_output_if>
  }
  pbuf_free(q);
 800a19e:	69f8      	ldr	r0, [r7, #28]
 800a1a0:	f7fe fa74 	bl	800868c <pbuf_free>
 800a1a4:	e000      	b.n	800a1a8 <icmp_send_response+0xc0>
    return;
 800a1a6:	bf00      	nop
}
 800a1a8:	3720      	adds	r7, #32
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	0800f1d8 	.word	0x0800f1d8
 800a1b4:	0800f2a4 	.word	0x0800f2a4
 800a1b8:	0800f248 	.word	0x0800f248

0800a1bc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b085      	sub	sp, #20
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800a1c4:	4b33      	ldr	r3, [pc, #204]	@ (800a294 <ip4_route+0xd8>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	60fb      	str	r3, [r7, #12]
 800a1ca:	e036      	b.n	800a23a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d02b      	beq.n	800a234 <ip4_route+0x78>
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a1e2:	089b      	lsrs	r3, r3, #2
 800a1e4:	f003 0301 	and.w	r3, r3, #1
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d022      	beq.n	800a234 <ip4_route+0x78>
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	3304      	adds	r3, #4
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d01d      	beq.n	800a234 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	3304      	adds	r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	405a      	eors	r2, r3
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	3308      	adds	r3, #8
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4013      	ands	r3, r2
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d101      	bne.n	800a214 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	e038      	b.n	800a286 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a21a:	f003 0302 	and.w	r3, r3, #2
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d108      	bne.n	800a234 <ip4_route+0x78>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681a      	ldr	r2, [r3, #0]
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	330c      	adds	r3, #12
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d101      	bne.n	800a234 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	e028      	b.n	800a286 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	60fb      	str	r3, [r7, #12]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d1c5      	bne.n	800a1cc <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800a240:	4b15      	ldr	r3, [pc, #84]	@ (800a298 <ip4_route+0xdc>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d01a      	beq.n	800a27e <ip4_route+0xc2>
 800a248:	4b13      	ldr	r3, [pc, #76]	@ (800a298 <ip4_route+0xdc>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	2b00      	cmp	r3, #0
 800a256:	d012      	beq.n	800a27e <ip4_route+0xc2>
 800a258:	4b0f      	ldr	r3, [pc, #60]	@ (800a298 <ip4_route+0xdc>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a260:	f003 0304 	and.w	r3, r3, #4
 800a264:	2b00      	cmp	r3, #0
 800a266:	d00a      	beq.n	800a27e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800a268:	4b0b      	ldr	r3, [pc, #44]	@ (800a298 <ip4_route+0xdc>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	3304      	adds	r3, #4
 800a26e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800a270:	2b00      	cmp	r3, #0
 800a272:	d004      	beq.n	800a27e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a27c:	d101      	bne.n	800a282 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800a27e:	2300      	movs	r3, #0
 800a280:	e001      	b.n	800a286 <ip4_route+0xca>
  }

  return netif_default;
 800a282:	4b05      	ldr	r3, [pc, #20]	@ (800a298 <ip4_route+0xdc>)
 800a284:	681b      	ldr	r3, [r3, #0]
}
 800a286:	4618      	mov	r0, r3
 800a288:	3714      	adds	r7, #20
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
 800a292:	bf00      	nop
 800a294:	2000d40c 	.word	0x2000d40c
 800a298:	2000d410 	.word	0x2000d410

0800a29c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d016      	beq.n	800a2e2 <ip4_input_accept+0x46>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	3304      	adds	r3, #4
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d011      	beq.n	800a2e2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800a2be:	4b0b      	ldr	r3, [pc, #44]	@ (800a2ec <ip4_input_accept+0x50>)
 800a2c0:	695a      	ldr	r2, [r3, #20]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d008      	beq.n	800a2de <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800a2cc:	4b07      	ldr	r3, [pc, #28]	@ (800a2ec <ip4_input_accept+0x50>)
 800a2ce:	695b      	ldr	r3, [r3, #20]
 800a2d0:	6879      	ldr	r1, [r7, #4]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f000 f9fe 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 800a2d8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d001      	beq.n	800a2e2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	e000      	b.n	800a2e4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800a2e2:	2300      	movs	r3, #0
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3708      	adds	r7, #8
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}
 800a2ec:	20004fbc 	.word	0x20004fbc

0800a2f0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b086      	sub	sp, #24
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	091b      	lsrs	r3, r3, #4
 800a306:	b2db      	uxtb	r3, r3
 800a308:	2b04      	cmp	r3, #4
 800a30a:	d004      	beq.n	800a316 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f7fe f9bd 	bl	800868c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800a312:	2300      	movs	r3, #0
 800a314:	e0fd      	b.n	800a512 <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	f003 030f 	and.w	r3, r3, #15
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	b2db      	uxtb	r3, r3
 800a324:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	885b      	ldrh	r3, [r3, #2]
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7fc febf 	bl	80070b0 <lwip_htons>
 800a332:	4603      	mov	r3, r0
 800a334:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	891b      	ldrh	r3, [r3, #8]
 800a33a:	89ba      	ldrh	r2, [r7, #12]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d204      	bcs.n	800a34a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800a340:	89bb      	ldrh	r3, [r7, #12]
 800a342:	4619      	mov	r1, r3
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7fe f81b 	bl	8008380 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	895b      	ldrh	r3, [r3, #10]
 800a34e:	89fa      	ldrh	r2, [r7, #14]
 800a350:	429a      	cmp	r2, r3
 800a352:	d807      	bhi.n	800a364 <ip4_input+0x74>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	891b      	ldrh	r3, [r3, #8]
 800a358:	89ba      	ldrh	r2, [r7, #12]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d802      	bhi.n	800a364 <ip4_input+0x74>
 800a35e:	89fb      	ldrh	r3, [r7, #14]
 800a360:	2b13      	cmp	r3, #19
 800a362:	d804      	bhi.n	800a36e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f7fe f991 	bl	800868c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800a36a:	2300      	movs	r3, #0
 800a36c:	e0d1      	b.n	800a512 <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	691b      	ldr	r3, [r3, #16]
 800a372:	4a6a      	ldr	r2, [pc, #424]	@ (800a51c <ip4_input+0x22c>)
 800a374:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	4a68      	ldr	r2, [pc, #416]	@ (800a51c <ip4_input+0x22c>)
 800a37c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a37e:	4b67      	ldr	r3, [pc, #412]	@ (800a51c <ip4_input+0x22c>)
 800a380:	695b      	ldr	r3, [r3, #20]
 800a382:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a386:	2be0      	cmp	r3, #224	@ 0xe0
 800a388:	d112      	bne.n	800a3b0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a390:	f003 0301 	and.w	r3, r3, #1
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b00      	cmp	r3, #0
 800a398:	d007      	beq.n	800a3aa <ip4_input+0xba>
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	3304      	adds	r3, #4
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d002      	beq.n	800a3aa <ip4_input+0xba>
      netif = inp;
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	613b      	str	r3, [r7, #16]
 800a3a8:	e02a      	b.n	800a400 <ip4_input+0x110>
    } else {
      netif = NULL;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	613b      	str	r3, [r7, #16]
 800a3ae:	e027      	b.n	800a400 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800a3b0:	6838      	ldr	r0, [r7, #0]
 800a3b2:	f7ff ff73 	bl	800a29c <ip4_input_accept>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d002      	beq.n	800a3c2 <ip4_input+0xd2>
      netif = inp;
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	613b      	str	r3, [r7, #16]
 800a3c0:	e01e      	b.n	800a400 <ip4_input+0x110>
    } else {
      netif = NULL;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800a3c6:	4b55      	ldr	r3, [pc, #340]	@ (800a51c <ip4_input+0x22c>)
 800a3c8:	695b      	ldr	r3, [r3, #20]
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3ce:	d017      	beq.n	800a400 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800a3d0:	4b53      	ldr	r3, [pc, #332]	@ (800a520 <ip4_input+0x230>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	613b      	str	r3, [r7, #16]
 800a3d6:	e00e      	b.n	800a3f6 <ip4_input+0x106>
          if (netif == inp) {
 800a3d8:	693a      	ldr	r2, [r7, #16]
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d006      	beq.n	800a3ee <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800a3e0:	6938      	ldr	r0, [r7, #16]
 800a3e2:	f7ff ff5b 	bl	800a29c <ip4_input_accept>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d108      	bne.n	800a3fe <ip4_input+0x10e>
 800a3ec:	e000      	b.n	800a3f0 <ip4_input+0x100>
            continue;
 800a3ee:	bf00      	nop
        NETIF_FOREACH(netif) {
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	613b      	str	r3, [r7, #16]
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d1ed      	bne.n	800a3d8 <ip4_input+0xe8>
 800a3fc:	e000      	b.n	800a400 <ip4_input+0x110>
            break;
 800a3fe:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800a400:	4b46      	ldr	r3, [pc, #280]	@ (800a51c <ip4_input+0x22c>)
 800a402:	691b      	ldr	r3, [r3, #16]
 800a404:	6839      	ldr	r1, [r7, #0]
 800a406:	4618      	mov	r0, r3
 800a408:	f000 f964 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d105      	bne.n	800a41e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800a412:	4b42      	ldr	r3, [pc, #264]	@ (800a51c <ip4_input+0x22c>)
 800a414:	691b      	ldr	r3, [r3, #16]
 800a416:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800a41a:	2be0      	cmp	r3, #224	@ 0xe0
 800a41c:	d104      	bne.n	800a428 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f7fe f934 	bl	800868c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800a424:	2300      	movs	r3, #0
 800a426:	e074      	b.n	800a512 <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d104      	bne.n	800a438 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f7fe f92c 	bl	800868c <pbuf_free>
    return ERR_OK;
 800a434:	2300      	movs	r3, #0
 800a436:	e06c      	b.n	800a512 <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	88db      	ldrh	r3, [r3, #6]
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	461a      	mov	r2, r3
 800a440:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800a444:	4013      	ands	r3, r2
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00b      	beq.n	800a462 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 fc88 	bl	800ad60 <ip4_reass>
 800a450:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d101      	bne.n	800a45c <ip4_input+0x16c>
      return ERR_OK;
 800a458:	2300      	movs	r3, #0
 800a45a:	e05a      	b.n	800a512 <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800a462:	4a2e      	ldr	r2, [pc, #184]	@ (800a51c <ip4_input+0x22c>)
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800a468:	4a2c      	ldr	r2, [pc, #176]	@ (800a51c <ip4_input+0x22c>)
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800a46e:	4a2b      	ldr	r2, [pc, #172]	@ (800a51c <ip4_input+0x22c>)
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	f003 030f 	and.w	r3, r3, #15
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	009b      	lsls	r3, r3, #2
 800a480:	b2db      	uxtb	r3, r3
 800a482:	461a      	mov	r2, r3
 800a484:	4b25      	ldr	r3, [pc, #148]	@ (800a51c <ip4_input+0x22c>)
 800a486:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800a488:	89fb      	ldrh	r3, [r7, #14]
 800a48a:	4619      	mov	r1, r3
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f7fe f877 	bl	8008580 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	7a5b      	ldrb	r3, [r3, #9]
 800a496:	2b01      	cmp	r3, #1
 800a498:	d006      	beq.n	800a4a8 <ip4_input+0x1b8>
 800a49a:	2b11      	cmp	r3, #17
 800a49c:	d109      	bne.n	800a4b2 <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800a49e:	6839      	ldr	r1, [r7, #0]
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f7fe fc6d 	bl	8008d80 <udp_input>
        break;
 800a4a6:	e021      	b.n	800a4ec <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800a4a8:	6839      	ldr	r1, [r7, #0]
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f7ff fcf8 	bl	8009ea0 <icmp_input>
        break;
 800a4b0:	e01c      	b.n	800a4ec <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800a4b2:	4b1a      	ldr	r3, [pc, #104]	@ (800a51c <ip4_input+0x22c>)
 800a4b4:	695b      	ldr	r3, [r3, #20]
 800a4b6:	6939      	ldr	r1, [r7, #16]
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f000 f90b 	bl	800a6d4 <ip4_addr_isbroadcast_u32>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d10f      	bne.n	800a4e4 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a4c4:	4b15      	ldr	r3, [pc, #84]	@ (800a51c <ip4_input+0x22c>)
 800a4c6:	695b      	ldr	r3, [r3, #20]
 800a4c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800a4cc:	2be0      	cmp	r3, #224	@ 0xe0
 800a4ce:	d009      	beq.n	800a4e4 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800a4d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a4d4:	4619      	mov	r1, r3
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f7fe f8c5 	bl	8008666 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800a4dc:	2102      	movs	r1, #2
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f7ff fde2 	bl	800a0a8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f7fe f8d1 	bl	800868c <pbuf_free>
        break;
 800a4ea:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800a4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a51c <ip4_input+0x22c>)
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800a4f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a51c <ip4_input+0x22c>)
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800a4f8:	4b08      	ldr	r3, [pc, #32]	@ (800a51c <ip4_input+0x22c>)
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800a4fe:	4b07      	ldr	r3, [pc, #28]	@ (800a51c <ip4_input+0x22c>)
 800a500:	2200      	movs	r2, #0
 800a502:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800a504:	4b05      	ldr	r3, [pc, #20]	@ (800a51c <ip4_input+0x22c>)
 800a506:	2200      	movs	r2, #0
 800a508:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800a50a:	4b04      	ldr	r3, [pc, #16]	@ (800a51c <ip4_input+0x22c>)
 800a50c:	2200      	movs	r2, #0
 800a50e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800a510:	2300      	movs	r3, #0
}
 800a512:	4618      	mov	r0, r3
 800a514:	3718      	adds	r7, #24
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	20004fbc 	.word	0x20004fbc
 800a520:	2000d40c 	.word	0x2000d40c

0800a524 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b08a      	sub	sp, #40	@ 0x28
 800a528:	af04      	add	r7, sp, #16
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
 800a530:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d009      	beq.n	800a550 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d003      	beq.n	800a54a <ip4_output_if+0x26>
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d102      	bne.n	800a550 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800a54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a54c:	3304      	adds	r3, #4
 800a54e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800a550:	78fa      	ldrb	r2, [r7, #3]
 800a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a554:	9302      	str	r3, [sp, #8]
 800a556:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a55a:	9301      	str	r3, [sp, #4]
 800a55c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	4613      	mov	r3, r2
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	6979      	ldr	r1, [r7, #20]
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f000 f805 	bl	800a578 <ip4_output_if_src>
 800a56e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800a570:	4618      	mov	r0, r3
 800a572:	3718      	adds	r7, #24
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b088      	sub	sp, #32
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
 800a584:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	7b9b      	ldrb	r3, [r3, #14]
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d006      	beq.n	800a59c <ip4_output_if_src+0x24>
 800a58e:	4b4b      	ldr	r3, [pc, #300]	@ (800a6bc <ip4_output_if_src+0x144>)
 800a590:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800a594:	494a      	ldr	r1, [pc, #296]	@ (800a6c0 <ip4_output_if_src+0x148>)
 800a596:	484b      	ldr	r0, [pc, #300]	@ (800a6c4 <ip4_output_if_src+0x14c>)
 800a598:	f001 fd48 	bl	800c02c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d060      	beq.n	800a664 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800a5a2:	2314      	movs	r3, #20
 800a5a4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800a5a6:	2114      	movs	r1, #20
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f7fd ffd9 	bl	8008560 <pbuf_add_header>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d002      	beq.n	800a5ba <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800a5b4:	f06f 0301 	mvn.w	r3, #1
 800a5b8:	e07c      	b.n	800a6b4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	895b      	ldrh	r3, [r3, #10]
 800a5c4:	2b13      	cmp	r3, #19
 800a5c6:	d806      	bhi.n	800a5d6 <ip4_output_if_src+0x5e>
 800a5c8:	4b3c      	ldr	r3, [pc, #240]	@ (800a6bc <ip4_output_if_src+0x144>)
 800a5ca:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800a5ce:	493e      	ldr	r1, [pc, #248]	@ (800a6c8 <ip4_output_if_src+0x150>)
 800a5d0:	483c      	ldr	r0, [pc, #240]	@ (800a6c4 <ip4_output_if_src+0x14c>)
 800a5d2:	f001 fd2b 	bl	800c02c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800a5d6:	69fb      	ldr	r3, [r7, #28]
 800a5d8:	78fa      	ldrb	r2, [r7, #3]
 800a5da:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800a5dc:	69fb      	ldr	r3, [r7, #28]
 800a5de:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800a5e2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800a5ec:	8b7b      	ldrh	r3, [r7, #26]
 800a5ee:	089b      	lsrs	r3, r3, #2
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5f8:	b2da      	uxtb	r2, r3
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800a5fe:	69fb      	ldr	r3, [r7, #28]
 800a600:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800a604:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	891b      	ldrh	r3, [r3, #8]
 800a60a:	4618      	mov	r0, r3
 800a60c:	f7fc fd50 	bl	80070b0 <lwip_htons>
 800a610:	4603      	mov	r3, r0
 800a612:	461a      	mov	r2, r3
 800a614:	69fb      	ldr	r3, [r7, #28]
 800a616:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800a618:	69fb      	ldr	r3, [r7, #28]
 800a61a:	2200      	movs	r2, #0
 800a61c:	719a      	strb	r2, [r3, #6]
 800a61e:	2200      	movs	r2, #0
 800a620:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800a622:	4b2a      	ldr	r3, [pc, #168]	@ (800a6cc <ip4_output_if_src+0x154>)
 800a624:	881b      	ldrh	r3, [r3, #0]
 800a626:	4618      	mov	r0, r3
 800a628:	f7fc fd42 	bl	80070b0 <lwip_htons>
 800a62c:	4603      	mov	r3, r0
 800a62e:	461a      	mov	r2, r3
 800a630:	69fb      	ldr	r3, [r7, #28]
 800a632:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800a634:	4b25      	ldr	r3, [pc, #148]	@ (800a6cc <ip4_output_if_src+0x154>)
 800a636:	881b      	ldrh	r3, [r3, #0]
 800a638:	3301      	adds	r3, #1
 800a63a:	b29a      	uxth	r2, r3
 800a63c:	4b23      	ldr	r3, [pc, #140]	@ (800a6cc <ip4_output_if_src+0x154>)
 800a63e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d104      	bne.n	800a650 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800a646:	4b22      	ldr	r3, [pc, #136]	@ (800a6d0 <ip4_output_if_src+0x158>)
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	60da      	str	r2, [r3, #12]
 800a64e:	e003      	b.n	800a658 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	69fb      	ldr	r3, [r7, #28]
 800a656:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	2200      	movs	r2, #0
 800a65c:	729a      	strb	r2, [r3, #10]
 800a65e:	2200      	movs	r2, #0
 800a660:	72da      	strb	r2, [r3, #11]
 800a662:	e00f      	b.n	800a684 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	895b      	ldrh	r3, [r3, #10]
 800a668:	2b13      	cmp	r3, #19
 800a66a:	d802      	bhi.n	800a672 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800a66c:	f06f 0301 	mvn.w	r3, #1
 800a670:	e020      	b.n	800a6b4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	691b      	ldr	r3, [r3, #16]
 800a67c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800a67e:	f107 0314 	add.w	r3, r7, #20
 800a682:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800a684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a686:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d00c      	beq.n	800a6a6 <ip4_output_if_src+0x12e>
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	891a      	ldrh	r2, [r3, #8]
 800a690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a692:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a694:	429a      	cmp	r2, r3
 800a696:	d906      	bls.n	800a6a6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a69c:	68f8      	ldr	r0, [r7, #12]
 800a69e:	f000 fd53 	bl	800b148 <ip4_frag>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	e006      	b.n	800a6b4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	695b      	ldr	r3, [r3, #20]
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	68f9      	ldr	r1, [r7, #12]
 800a6ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6b0:	4798      	blx	r3
 800a6b2:	4603      	mov	r3, r0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3720      	adds	r7, #32
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	0800f2d0 	.word	0x0800f2d0
 800a6c0:	0800f304 	.word	0x0800f304
 800a6c4:	0800f310 	.word	0x0800f310
 800a6c8:	0800f338 	.word	0x0800f338
 800a6cc:	2000d516 	.word	0x2000d516
 800a6d0:	0800f6c4 	.word	0x0800f6c4

0800a6d4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6e8:	d002      	beq.n	800a6f0 <ip4_addr_isbroadcast_u32+0x1c>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d101      	bne.n	800a6f4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e02a      	b.n	800a74a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a6fa:	f003 0302 	and.w	r3, r3, #2
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d101      	bne.n	800a706 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800a702:	2300      	movs	r3, #0
 800a704:	e021      	b.n	800a74a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	3304      	adds	r3, #4
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d101      	bne.n	800a716 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800a712:	2300      	movs	r3, #0
 800a714:	e019      	b.n	800a74a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	3304      	adds	r3, #4
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	405a      	eors	r2, r3
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	3308      	adds	r3, #8
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4013      	ands	r3, r2
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d10d      	bne.n	800a748 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	3308      	adds	r3, #8
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	43da      	mvns	r2, r3
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	3308      	adds	r3, #8
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800a740:	429a      	cmp	r2, r3
 800a742:	d101      	bne.n	800a748 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800a744:	2301      	movs	r3, #1
 800a746:	e000      	b.n	800a74a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800a748:	2300      	movs	r3, #0
  }
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3714      	adds	r7, #20
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr
	...

0800a758 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800a75e:	2300      	movs	r3, #0
 800a760:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800a762:	4b12      	ldr	r3, [pc, #72]	@ (800a7ac <ip_reass_tmr+0x54>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800a768:	e018      	b.n	800a79c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	7fdb      	ldrb	r3, [r3, #31]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d00b      	beq.n	800a78a <ip_reass_tmr+0x32>
      r->timer--;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	7fdb      	ldrb	r3, [r3, #31]
 800a776:	3b01      	subs	r3, #1
 800a778:	b2da      	uxtb	r2, r3
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60fb      	str	r3, [r7, #12]
 800a788:	e008      	b.n	800a79c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800a794:	68b9      	ldr	r1, [r7, #8]
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 f80a 	bl	800a7b0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d1e3      	bne.n	800a76a <ip_reass_tmr+0x12>
    }
  }
}
 800a7a2:	bf00      	nop
 800a7a4:	bf00      	nop
 800a7a6:	3710      	adds	r7, #16
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}
 800a7ac:	2000d518 	.word	0x2000d518

0800a7b0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b088      	sub	sp, #32
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
 800a7b8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800a7be:	683a      	ldr	r2, [r7, #0]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d105      	bne.n	800a7d2 <ip_reass_free_complete_datagram+0x22>
 800a7c6:	4b45      	ldr	r3, [pc, #276]	@ (800a8dc <ip_reass_free_complete_datagram+0x12c>)
 800a7c8:	22ab      	movs	r2, #171	@ 0xab
 800a7ca:	4945      	ldr	r1, [pc, #276]	@ (800a8e0 <ip_reass_free_complete_datagram+0x130>)
 800a7cc:	4845      	ldr	r0, [pc, #276]	@ (800a8e4 <ip_reass_free_complete_datagram+0x134>)
 800a7ce:	f001 fc2d 	bl	800c02c <iprintf>
  if (prev != NULL) {
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d00a      	beq.n	800a7ee <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d005      	beq.n	800a7ee <ip_reass_free_complete_datagram+0x3e>
 800a7e2:	4b3e      	ldr	r3, [pc, #248]	@ (800a8dc <ip_reass_free_complete_datagram+0x12c>)
 800a7e4:	22ad      	movs	r2, #173	@ 0xad
 800a7e6:	4940      	ldr	r1, [pc, #256]	@ (800a8e8 <ip_reass_free_complete_datagram+0x138>)
 800a7e8:	483e      	ldr	r0, [pc, #248]	@ (800a8e4 <ip_reass_free_complete_datagram+0x134>)
 800a7ea:	f001 fc1f 	bl	800c02c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	889b      	ldrh	r3, [r3, #4]
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d12a      	bne.n	800a856 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800a80e:	69bb      	ldr	r3, [r7, #24]
 800a810:	6858      	ldr	r0, [r3, #4]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	3308      	adds	r3, #8
 800a816:	2214      	movs	r2, #20
 800a818:	4619      	mov	r1, r3
 800a81a:	f001 fdd8 	bl	800c3ce <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800a81e:	2101      	movs	r1, #1
 800a820:	69b8      	ldr	r0, [r7, #24]
 800a822:	f7ff fc51 	bl	800a0c8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800a826:	69b8      	ldr	r0, [r7, #24]
 800a828:	f7fd ffb8 	bl	800879c <pbuf_clen>
 800a82c:	4603      	mov	r3, r0
 800a82e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800a830:	8bfa      	ldrh	r2, [r7, #30]
 800a832:	8a7b      	ldrh	r3, [r7, #18]
 800a834:	4413      	add	r3, r2
 800a836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a83a:	db05      	blt.n	800a848 <ip_reass_free_complete_datagram+0x98>
 800a83c:	4b27      	ldr	r3, [pc, #156]	@ (800a8dc <ip_reass_free_complete_datagram+0x12c>)
 800a83e:	22bc      	movs	r2, #188	@ 0xbc
 800a840:	492a      	ldr	r1, [pc, #168]	@ (800a8ec <ip_reass_free_complete_datagram+0x13c>)
 800a842:	4828      	ldr	r0, [pc, #160]	@ (800a8e4 <ip_reass_free_complete_datagram+0x134>)
 800a844:	f001 fbf2 	bl	800c02c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800a848:	8bfa      	ldrh	r2, [r7, #30]
 800a84a:	8a7b      	ldrh	r3, [r7, #18]
 800a84c:	4413      	add	r3, r2
 800a84e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800a850:	69b8      	ldr	r0, [r7, #24]
 800a852:	f7fd ff1b 	bl	800868c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800a85c:	e01f      	b.n	800a89e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	617b      	str	r3, [r7, #20]
    pcur = p;
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800a86e:	68f8      	ldr	r0, [r7, #12]
 800a870:	f7fd ff94 	bl	800879c <pbuf_clen>
 800a874:	4603      	mov	r3, r0
 800a876:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800a878:	8bfa      	ldrh	r2, [r7, #30]
 800a87a:	8a7b      	ldrh	r3, [r7, #18]
 800a87c:	4413      	add	r3, r2
 800a87e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a882:	db05      	blt.n	800a890 <ip_reass_free_complete_datagram+0xe0>
 800a884:	4b15      	ldr	r3, [pc, #84]	@ (800a8dc <ip_reass_free_complete_datagram+0x12c>)
 800a886:	22cc      	movs	r2, #204	@ 0xcc
 800a888:	4918      	ldr	r1, [pc, #96]	@ (800a8ec <ip_reass_free_complete_datagram+0x13c>)
 800a88a:	4816      	ldr	r0, [pc, #88]	@ (800a8e4 <ip_reass_free_complete_datagram+0x134>)
 800a88c:	f001 fbce 	bl	800c02c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800a890:	8bfa      	ldrh	r2, [r7, #30]
 800a892:	8a7b      	ldrh	r3, [r7, #18]
 800a894:	4413      	add	r3, r2
 800a896:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	f7fd fef7 	bl	800868c <pbuf_free>
  while (p != NULL) {
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d1dc      	bne.n	800a85e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800a8a4:	6839      	ldr	r1, [r7, #0]
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f000 f8c2 	bl	800aa30 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800a8ac:	4b10      	ldr	r3, [pc, #64]	@ (800a8f0 <ip_reass_free_complete_datagram+0x140>)
 800a8ae:	881b      	ldrh	r3, [r3, #0]
 800a8b0:	8bfa      	ldrh	r2, [r7, #30]
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d905      	bls.n	800a8c2 <ip_reass_free_complete_datagram+0x112>
 800a8b6:	4b09      	ldr	r3, [pc, #36]	@ (800a8dc <ip_reass_free_complete_datagram+0x12c>)
 800a8b8:	22d2      	movs	r2, #210	@ 0xd2
 800a8ba:	490e      	ldr	r1, [pc, #56]	@ (800a8f4 <ip_reass_free_complete_datagram+0x144>)
 800a8bc:	4809      	ldr	r0, [pc, #36]	@ (800a8e4 <ip_reass_free_complete_datagram+0x134>)
 800a8be:	f001 fbb5 	bl	800c02c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800a8c2:	4b0b      	ldr	r3, [pc, #44]	@ (800a8f0 <ip_reass_free_complete_datagram+0x140>)
 800a8c4:	881a      	ldrh	r2, [r3, #0]
 800a8c6:	8bfb      	ldrh	r3, [r7, #30]
 800a8c8:	1ad3      	subs	r3, r2, r3
 800a8ca:	b29a      	uxth	r2, r3
 800a8cc:	4b08      	ldr	r3, [pc, #32]	@ (800a8f0 <ip_reass_free_complete_datagram+0x140>)
 800a8ce:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800a8d0:	8bfb      	ldrh	r3, [r7, #30]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3720      	adds	r7, #32
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	0800f368 	.word	0x0800f368
 800a8e0:	0800f3a4 	.word	0x0800f3a4
 800a8e4:	0800f3b0 	.word	0x0800f3b0
 800a8e8:	0800f3d8 	.word	0x0800f3d8
 800a8ec:	0800f3ec 	.word	0x0800f3ec
 800a8f0:	2000d51c 	.word	0x2000d51c
 800a8f4:	0800f40c 	.word	0x0800f40c

0800a8f8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b08a      	sub	sp, #40	@ 0x28
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800a902:	2300      	movs	r3, #0
 800a904:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800a906:	2300      	movs	r3, #0
 800a908:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800a90a:	2300      	movs	r3, #0
 800a90c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800a90e:	2300      	movs	r3, #0
 800a910:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800a916:	4b28      	ldr	r3, [pc, #160]	@ (800a9b8 <ip_reass_remove_oldest_datagram+0xc0>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800a91c:	e030      	b.n	800a980 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800a91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a920:	695a      	ldr	r2, [r3, #20]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	429a      	cmp	r2, r3
 800a928:	d10c      	bne.n	800a944 <ip_reass_remove_oldest_datagram+0x4c>
 800a92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92c:	699a      	ldr	r2, [r3, #24]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	691b      	ldr	r3, [r3, #16]
 800a932:	429a      	cmp	r2, r3
 800a934:	d106      	bne.n	800a944 <ip_reass_remove_oldest_datagram+0x4c>
 800a936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a938:	899a      	ldrh	r2, [r3, #12]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	889b      	ldrh	r3, [r3, #4]
 800a93e:	b29b      	uxth	r3, r3
 800a940:	429a      	cmp	r2, r3
 800a942:	d014      	beq.n	800a96e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	3301      	adds	r3, #1
 800a948:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800a94a:	6a3b      	ldr	r3, [r7, #32]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d104      	bne.n	800a95a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800a950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a952:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	61bb      	str	r3, [r7, #24]
 800a958:	e009      	b.n	800a96e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800a95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95c:	7fda      	ldrb	r2, [r3, #31]
 800a95e:	6a3b      	ldr	r3, [r7, #32]
 800a960:	7fdb      	ldrb	r3, [r3, #31]
 800a962:	429a      	cmp	r2, r3
 800a964:	d803      	bhi.n	800a96e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800a966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a968:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800a96a:	69fb      	ldr	r3, [r7, #28]
 800a96c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800a96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d001      	beq.n	800a97a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800a976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a978:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800a97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800a980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a982:	2b00      	cmp	r3, #0
 800a984:	d1cb      	bne.n	800a91e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800a986:	6a3b      	ldr	r3, [r7, #32]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d008      	beq.n	800a99e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800a98c:	69b9      	ldr	r1, [r7, #24]
 800a98e:	6a38      	ldr	r0, [r7, #32]
 800a990:	f7ff ff0e 	bl	800a7b0 <ip_reass_free_complete_datagram>
 800a994:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800a996:	697a      	ldr	r2, [r7, #20]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	4413      	add	r3, r2
 800a99c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	da02      	bge.n	800a9ac <ip_reass_remove_oldest_datagram+0xb4>
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	dcac      	bgt.n	800a906 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800a9ac:	697b      	ldr	r3, [r7, #20]
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3728      	adds	r7, #40	@ 0x28
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	2000d518 	.word	0x2000d518

0800a9bc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800a9c6:	2001      	movs	r0, #1
 800a9c8:	f7fc ffd0 	bl	800796c <memp_malloc>
 800a9cc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d110      	bne.n	800a9f6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800a9d4:	6839      	ldr	r1, [r7, #0]
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f7ff ff8e 	bl	800a8f8 <ip_reass_remove_oldest_datagram>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	dc03      	bgt.n	800a9ec <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800a9e4:	2001      	movs	r0, #1
 800a9e6:	f7fc ffc1 	bl	800796c <memp_malloc>
 800a9ea:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d101      	bne.n	800a9f6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	e016      	b.n	800aa24 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800a9f6:	2220      	movs	r2, #32
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	68f8      	ldr	r0, [r7, #12]
 800a9fc:	f001 fc6e 	bl	800c2dc <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	220f      	movs	r2, #15
 800aa04:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800aa06:	4b09      	ldr	r3, [pc, #36]	@ (800aa2c <ip_reass_enqueue_new_datagram+0x70>)
 800aa08:	681a      	ldr	r2, [r3, #0]
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800aa0e:	4a07      	ldr	r2, [pc, #28]	@ (800aa2c <ip_reass_enqueue_new_datagram+0x70>)
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	3308      	adds	r3, #8
 800aa18:	2214      	movs	r2, #20
 800aa1a:	6879      	ldr	r1, [r7, #4]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f001 fcd6 	bl	800c3ce <memcpy>
  return ipr;
 800aa22:	68fb      	ldr	r3, [r7, #12]
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3710      	adds	r7, #16
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	2000d518 	.word	0x2000d518

0800aa30 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b082      	sub	sp, #8
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800aa3a:	4b10      	ldr	r3, [pc, #64]	@ (800aa7c <ip_reass_dequeue_datagram+0x4c>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d104      	bne.n	800aa4e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a0c      	ldr	r2, [pc, #48]	@ (800aa7c <ip_reass_dequeue_datagram+0x4c>)
 800aa4a:	6013      	str	r3, [r2, #0]
 800aa4c:	e00d      	b.n	800aa6a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d106      	bne.n	800aa62 <ip_reass_dequeue_datagram+0x32>
 800aa54:	4b0a      	ldr	r3, [pc, #40]	@ (800aa80 <ip_reass_dequeue_datagram+0x50>)
 800aa56:	f240 1245 	movw	r2, #325	@ 0x145
 800aa5a:	490a      	ldr	r1, [pc, #40]	@ (800aa84 <ip_reass_dequeue_datagram+0x54>)
 800aa5c:	480a      	ldr	r0, [pc, #40]	@ (800aa88 <ip_reass_dequeue_datagram+0x58>)
 800aa5e:	f001 fae5 	bl	800c02c <iprintf>
    prev->next = ipr->next;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681a      	ldr	r2, [r3, #0]
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800aa6a:	6879      	ldr	r1, [r7, #4]
 800aa6c:	2001      	movs	r0, #1
 800aa6e:	f7fc ffed 	bl	8007a4c <memp_free>
}
 800aa72:	bf00      	nop
 800aa74:	3708      	adds	r7, #8
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	2000d518 	.word	0x2000d518
 800aa80:	0800f368 	.word	0x0800f368
 800aa84:	0800f430 	.word	0x0800f430
 800aa88:	0800f3b0 	.word	0x0800f3b0

0800aa8c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b08c      	sub	sp, #48	@ 0x30
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	60f8      	str	r0, [r7, #12]
 800aa94:	60b9      	str	r1, [r7, #8]
 800aa96:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800aaa6:	69fb      	ldr	r3, [r7, #28]
 800aaa8:	885b      	ldrh	r3, [r3, #2]
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	4618      	mov	r0, r3
 800aaae:	f7fc faff 	bl	80070b0 <lwip_htons>
 800aab2:	4603      	mov	r3, r0
 800aab4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800aab6:	69fb      	ldr	r3, [r7, #28]
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	f003 030f 	and.w	r3, r3, #15
 800aabe:	b2db      	uxtb	r3, r3
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800aac4:	7e7b      	ldrb	r3, [r7, #25]
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	8b7a      	ldrh	r2, [r7, #26]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d202      	bcs.n	800aad4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800aace:	f04f 33ff 	mov.w	r3, #4294967295
 800aad2:	e135      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800aad4:	7e7b      	ldrb	r3, [r7, #25]
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	8b7a      	ldrh	r2, [r7, #26]
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800aade:	69fb      	ldr	r3, [r7, #28]
 800aae0:	88db      	ldrh	r3, [r3, #6]
 800aae2:	b29b      	uxth	r3, r3
 800aae4:	4618      	mov	r0, r3
 800aae6:	f7fc fae3 	bl	80070b0 <lwip_htons>
 800aaea:	4603      	mov	r3, r0
 800aaec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	00db      	lsls	r3, r3, #3
 800aaf4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800aafc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aafe:	2200      	movs	r2, #0
 800ab00:	701a      	strb	r2, [r3, #0]
 800ab02:	2200      	movs	r2, #0
 800ab04:	705a      	strb	r2, [r3, #1]
 800ab06:	2200      	movs	r2, #0
 800ab08:	709a      	strb	r2, [r3, #2]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800ab0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab10:	8afa      	ldrh	r2, [r7, #22]
 800ab12:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800ab14:	8afa      	ldrh	r2, [r7, #22]
 800ab16:	8b7b      	ldrh	r3, [r7, #26]
 800ab18:	4413      	add	r3, r2
 800ab1a:	b29a      	uxth	r2, r3
 800ab1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab1e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800ab20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab22:	88db      	ldrh	r3, [r3, #6]
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	8afa      	ldrh	r2, [r7, #22]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d902      	bls.n	800ab32 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ab2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ab30:	e106      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab38:	e068      	b.n	800ac0c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800ab3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800ab40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab42:	889b      	ldrh	r3, [r3, #4]
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	889b      	ldrh	r3, [r3, #4]
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	d235      	bcs.n	800abbc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800ab50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab54:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800ab56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d020      	beq.n	800ab9e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800ab5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab5e:	889b      	ldrh	r3, [r3, #4]
 800ab60:	b29a      	uxth	r2, r3
 800ab62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab64:	88db      	ldrh	r3, [r3, #6]
 800ab66:	b29b      	uxth	r3, r3
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d307      	bcc.n	800ab7c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800ab6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab6e:	88db      	ldrh	r3, [r3, #6]
 800ab70:	b29a      	uxth	r2, r3
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	889b      	ldrh	r3, [r3, #4]
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d902      	bls.n	800ab82 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ab7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ab80:	e0de      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800ab82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800ab88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab8a:	88db      	ldrh	r3, [r3, #6]
 800ab8c:	b29a      	uxth	r2, r3
 800ab8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab90:	889b      	ldrh	r3, [r3, #4]
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d03d      	beq.n	800ac14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800ab9c:	e03a      	b.n	800ac14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800ab9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba0:	88db      	ldrh	r3, [r3, #6]
 800aba2:	b29a      	uxth	r2, r3
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	889b      	ldrh	r3, [r3, #4]
 800aba8:	b29b      	uxth	r3, r3
 800abaa:	429a      	cmp	r2, r3
 800abac:	d902      	bls.n	800abb4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800abae:	f04f 33ff 	mov.w	r3, #4294967295
 800abb2:	e0c5      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	68ba      	ldr	r2, [r7, #8]
 800abb8:	605a      	str	r2, [r3, #4]
      break;
 800abba:	e02b      	b.n	800ac14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800abbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abbe:	889b      	ldrh	r3, [r3, #4]
 800abc0:	b29a      	uxth	r2, r3
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	889b      	ldrh	r3, [r3, #4]
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	429a      	cmp	r2, r3
 800abca:	d102      	bne.n	800abd2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800abcc:	f04f 33ff 	mov.w	r3, #4294967295
 800abd0:	e0b6      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800abd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abd4:	889b      	ldrh	r3, [r3, #4]
 800abd6:	b29a      	uxth	r2, r3
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	88db      	ldrh	r3, [r3, #6]
 800abdc:	b29b      	uxth	r3, r3
 800abde:	429a      	cmp	r2, r3
 800abe0:	d202      	bcs.n	800abe8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800abe2:	f04f 33ff 	mov.w	r3, #4294967295
 800abe6:	e0ab      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800abe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abea:	2b00      	cmp	r3, #0
 800abec:	d009      	beq.n	800ac02 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800abee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf0:	88db      	ldrh	r3, [r3, #6]
 800abf2:	b29a      	uxth	r2, r3
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	889b      	ldrh	r3, [r3, #4]
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d001      	beq.n	800ac02 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800abfe:	2300      	movs	r3, #0
 800ac00:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800ac0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d193      	bne.n	800ab3a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800ac12:	e000      	b.n	800ac16 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800ac14:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800ac16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d12d      	bne.n	800ac78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800ac1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d01c      	beq.n	800ac5c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800ac22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac24:	88db      	ldrh	r3, [r3, #6]
 800ac26:	b29a      	uxth	r2, r3
 800ac28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2a:	889b      	ldrh	r3, [r3, #4]
 800ac2c:	b29b      	uxth	r3, r3
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	d906      	bls.n	800ac40 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800ac32:	4b45      	ldr	r3, [pc, #276]	@ (800ad48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ac34:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800ac38:	4944      	ldr	r1, [pc, #272]	@ (800ad4c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ac3a:	4845      	ldr	r0, [pc, #276]	@ (800ad50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ac3c:	f001 f9f6 	bl	800c02c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800ac40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800ac46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac48:	88db      	ldrh	r3, [r3, #6]
 800ac4a:	b29a      	uxth	r2, r3
 800ac4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac4e:	889b      	ldrh	r3, [r3, #4]
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d010      	beq.n	800ac78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800ac56:	2300      	movs	r3, #0
 800ac58:	623b      	str	r3, [r7, #32]
 800ac5a:	e00d      	b.n	800ac78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d006      	beq.n	800ac72 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800ac64:	4b38      	ldr	r3, [pc, #224]	@ (800ad48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ac66:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800ac6a:	493a      	ldr	r1, [pc, #232]	@ (800ad54 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800ac6c:	4838      	ldr	r0, [pc, #224]	@ (800ad50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ac6e:	f001 f9dd 	bl	800c02c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d105      	bne.n	800ac8a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	7f9b      	ldrb	r3, [r3, #30]
 800ac82:	f003 0301 	and.w	r3, r3, #1
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d059      	beq.n	800ad3e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800ac8a:	6a3b      	ldr	r3, [r7, #32]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d04f      	beq.n	800ad30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d006      	beq.n	800aca6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	889b      	ldrh	r3, [r3, #4]
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d002      	beq.n	800acac <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800aca6:	2300      	movs	r3, #0
 800aca8:	623b      	str	r3, [r7, #32]
 800acaa:	e041      	b.n	800ad30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800acac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acae:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800acb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800acb6:	e012      	b.n	800acde <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800acb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800acbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc0:	88db      	ldrh	r3, [r3, #6]
 800acc2:	b29a      	uxth	r2, r3
 800acc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acc6:	889b      	ldrh	r3, [r3, #4]
 800acc8:	b29b      	uxth	r3, r3
 800acca:	429a      	cmp	r2, r3
 800accc:	d002      	beq.n	800acd4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800acce:	2300      	movs	r3, #0
 800acd0:	623b      	str	r3, [r7, #32]
            break;
 800acd2:	e007      	b.n	800ace4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800acd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acd6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800acd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800acde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1e9      	bne.n	800acb8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800ace4:	6a3b      	ldr	r3, [r7, #32]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d022      	beq.n	800ad30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d106      	bne.n	800ad00 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800acf2:	4b15      	ldr	r3, [pc, #84]	@ (800ad48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800acf4:	f240 12df 	movw	r2, #479	@ 0x1df
 800acf8:	4917      	ldr	r1, [pc, #92]	@ (800ad58 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800acfa:	4815      	ldr	r0, [pc, #84]	@ (800ad50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800acfc:	f001 f996 	bl	800c02c <iprintf>
          LWIP_ASSERT("sanity check",
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d106      	bne.n	800ad1a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800ad0c:	4b0e      	ldr	r3, [pc, #56]	@ (800ad48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ad0e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800ad12:	4911      	ldr	r1, [pc, #68]	@ (800ad58 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800ad14:	480e      	ldr	r0, [pc, #56]	@ (800ad50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ad16:	f001 f989 	bl	800c02c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800ad1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d006      	beq.n	800ad30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800ad22:	4b09      	ldr	r3, [pc, #36]	@ (800ad48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ad24:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800ad28:	490c      	ldr	r1, [pc, #48]	@ (800ad5c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800ad2a:	4809      	ldr	r0, [pc, #36]	@ (800ad50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ad2c:	f001 f97e 	bl	800c02c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800ad30:	6a3b      	ldr	r3, [r7, #32]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	bf14      	ite	ne
 800ad36:	2301      	movne	r3, #1
 800ad38:	2300      	moveq	r3, #0
 800ad3a:	b2db      	uxtb	r3, r3
 800ad3c:	e000      	b.n	800ad40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3730      	adds	r7, #48	@ 0x30
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}
 800ad48:	0800f368 	.word	0x0800f368
 800ad4c:	0800f44c 	.word	0x0800f44c
 800ad50:	0800f3b0 	.word	0x0800f3b0
 800ad54:	0800f46c 	.word	0x0800f46c
 800ad58:	0800f4a4 	.word	0x0800f4a4
 800ad5c:	0800f4b4 	.word	0x0800f4b4

0800ad60 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08e      	sub	sp, #56	@ 0x38
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800ad6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	f003 030f 	and.w	r3, r3, #15
 800ad76:	b2db      	uxtb	r3, r3
 800ad78:	009b      	lsls	r3, r3, #2
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	2b14      	cmp	r3, #20
 800ad7e:	f040 8171 	bne.w	800b064 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800ad82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad84:	88db      	ldrh	r3, [r3, #6]
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	4618      	mov	r0, r3
 800ad8a:	f7fc f991 	bl	80070b0 <lwip_htons>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	00db      	lsls	r3, r3, #3
 800ad98:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800ad9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad9c:	885b      	ldrh	r3, [r3, #2]
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	4618      	mov	r0, r3
 800ada2:	f7fc f985 	bl	80070b0 <lwip_htons>
 800ada6:	4603      	mov	r3, r0
 800ada8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800adaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	f003 030f 	and.w	r3, r3, #15
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800adba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800adc2:	429a      	cmp	r2, r3
 800adc4:	f0c0 8150 	bcc.w	800b068 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800adc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800adcc:	b29b      	uxth	r3, r3
 800adce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800add0:	1ad3      	subs	r3, r2, r3
 800add2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f7fd fce1 	bl	800879c <pbuf_clen>
 800adda:	4603      	mov	r3, r0
 800addc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800adde:	4b8c      	ldr	r3, [pc, #560]	@ (800b010 <ip4_reass+0x2b0>)
 800ade0:	881b      	ldrh	r3, [r3, #0]
 800ade2:	461a      	mov	r2, r3
 800ade4:	8c3b      	ldrh	r3, [r7, #32]
 800ade6:	4413      	add	r3, r2
 800ade8:	2b0a      	cmp	r3, #10
 800adea:	dd10      	ble.n	800ae0e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800adec:	8c3b      	ldrh	r3, [r7, #32]
 800adee:	4619      	mov	r1, r3
 800adf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adf2:	f7ff fd81 	bl	800a8f8 <ip_reass_remove_oldest_datagram>
 800adf6:	4603      	mov	r3, r0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	f000 8137 	beq.w	800b06c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800adfe:	4b84      	ldr	r3, [pc, #528]	@ (800b010 <ip4_reass+0x2b0>)
 800ae00:	881b      	ldrh	r3, [r3, #0]
 800ae02:	461a      	mov	r2, r3
 800ae04:	8c3b      	ldrh	r3, [r7, #32]
 800ae06:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800ae08:	2b0a      	cmp	r3, #10
 800ae0a:	f300 812f 	bgt.w	800b06c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800ae0e:	4b81      	ldr	r3, [pc, #516]	@ (800b014 <ip4_reass+0x2b4>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae14:	e015      	b.n	800ae42 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800ae16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae18:	695a      	ldr	r2, [r3, #20]
 800ae1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1c:	68db      	ldr	r3, [r3, #12]
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d10c      	bne.n	800ae3c <ip4_reass+0xdc>
 800ae22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae24:	699a      	ldr	r2, [r3, #24]
 800ae26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae28:	691b      	ldr	r3, [r3, #16]
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d106      	bne.n	800ae3c <ip4_reass+0xdc>
 800ae2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae30:	899a      	ldrh	r2, [r3, #12]
 800ae32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae34:	889b      	ldrh	r3, [r3, #4]
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d006      	beq.n	800ae4a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d1e6      	bne.n	800ae16 <ip4_reass+0xb6>
 800ae48:	e000      	b.n	800ae4c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800ae4a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800ae4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d109      	bne.n	800ae66 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800ae52:	8c3b      	ldrh	r3, [r7, #32]
 800ae54:	4619      	mov	r1, r3
 800ae56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae58:	f7ff fdb0 	bl	800a9bc <ip_reass_enqueue_new_datagram>
 800ae5c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d11c      	bne.n	800ae9e <ip4_reass+0x13e>
      goto nullreturn;
 800ae64:	e105      	b.n	800b072 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800ae66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae68:	88db      	ldrh	r3, [r3, #6]
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fc f91f 	bl	80070b0 <lwip_htons>
 800ae72:	4603      	mov	r3, r0
 800ae74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d110      	bne.n	800ae9e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800ae7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7e:	89db      	ldrh	r3, [r3, #14]
 800ae80:	4618      	mov	r0, r3
 800ae82:	f7fc f915 	bl	80070b0 <lwip_htons>
 800ae86:	4603      	mov	r3, r0
 800ae88:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d006      	beq.n	800ae9e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800ae90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae92:	3308      	adds	r3, #8
 800ae94:	2214      	movs	r2, #20
 800ae96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f001 fa98 	bl	800c3ce <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800ae9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea0:	88db      	ldrh	r3, [r3, #6]
 800aea2:	b29b      	uxth	r3, r3
 800aea4:	f003 0320 	and.w	r3, r3, #32
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	bf0c      	ite	eq
 800aeac:	2301      	moveq	r3, #1
 800aeae:	2300      	movne	r3, #0
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d00e      	beq.n	800aed8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800aeba:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800aebc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aebe:	4413      	add	r3, r2
 800aec0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800aec2:	8b7a      	ldrh	r2, [r7, #26]
 800aec4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aec6:	429a      	cmp	r2, r3
 800aec8:	f0c0 80a0 	bcc.w	800b00c <ip4_reass+0x2ac>
 800aecc:	8b7b      	ldrh	r3, [r7, #26]
 800aece:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800aed2:	4293      	cmp	r3, r2
 800aed4:	f200 809a 	bhi.w	800b00c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800aed8:	69fa      	ldr	r2, [r7, #28]
 800aeda:	6879      	ldr	r1, [r7, #4]
 800aedc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aede:	f7ff fdd5 	bl	800aa8c <ip_reass_chain_frag_into_datagram_and_validate>
 800aee2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeea:	f000 809b 	beq.w	800b024 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800aeee:	4b48      	ldr	r3, [pc, #288]	@ (800b010 <ip4_reass+0x2b0>)
 800aef0:	881a      	ldrh	r2, [r3, #0]
 800aef2:	8c3b      	ldrh	r3, [r7, #32]
 800aef4:	4413      	add	r3, r2
 800aef6:	b29a      	uxth	r2, r3
 800aef8:	4b45      	ldr	r3, [pc, #276]	@ (800b010 <ip4_reass+0x2b0>)
 800aefa:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d00d      	beq.n	800af1e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800af02:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800af04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800af06:	4413      	add	r3, r2
 800af08:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800af0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0c:	8a7a      	ldrh	r2, [r7, #18]
 800af0e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800af10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af12:	7f9b      	ldrb	r3, [r3, #30]
 800af14:	f043 0301 	orr.w	r3, r3, #1
 800af18:	b2da      	uxtb	r2, r3
 800af1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af1c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	2b01      	cmp	r3, #1
 800af22:	d171      	bne.n	800b008 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800af24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af26:	8b9b      	ldrh	r3, [r3, #28]
 800af28:	3314      	adds	r3, #20
 800af2a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800af2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800af36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800af3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af40:	3308      	adds	r3, #8
 800af42:	2214      	movs	r2, #20
 800af44:	4619      	mov	r1, r3
 800af46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af48:	f001 fa41 	bl	800c3ce <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800af4c:	8a3b      	ldrh	r3, [r7, #16]
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fc f8ae 	bl	80070b0 <lwip_htons>
 800af54:	4603      	mov	r3, r0
 800af56:	461a      	mov	r2, r3
 800af58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800af5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5e:	2200      	movs	r2, #0
 800af60:	719a      	strb	r2, [r3, #6]
 800af62:	2200      	movs	r2, #0
 800af64:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800af66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af68:	2200      	movs	r2, #0
 800af6a:	729a      	strb	r2, [r3, #10]
 800af6c:	2200      	movs	r2, #0
 800af6e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800af70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800af76:	e00d      	b.n	800af94 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800af78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af7a:	685b      	ldr	r3, [r3, #4]
 800af7c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800af7e:	2114      	movs	r1, #20
 800af80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800af82:	f7fd fafd 	bl	8008580 <pbuf_remove_header>
      pbuf_cat(p, r);
 800af86:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f7fd fc41 	bl	8008810 <pbuf_cat>
      r = iprh->next_pbuf;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800af94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1ee      	bne.n	800af78 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800af9a:	4b1e      	ldr	r3, [pc, #120]	@ (800b014 <ip4_reass+0x2b4>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afa0:	429a      	cmp	r2, r3
 800afa2:	d102      	bne.n	800afaa <ip4_reass+0x24a>
      ipr_prev = NULL;
 800afa4:	2300      	movs	r3, #0
 800afa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afa8:	e010      	b.n	800afcc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800afaa:	4b1a      	ldr	r3, [pc, #104]	@ (800b014 <ip4_reass+0x2b4>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afb0:	e007      	b.n	800afc2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800afb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afb8:	429a      	cmp	r2, r3
 800afba:	d006      	beq.n	800afca <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800afbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d1f4      	bne.n	800afb2 <ip4_reass+0x252>
 800afc8:	e000      	b.n	800afcc <ip4_reass+0x26c>
          break;
 800afca:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800afcc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800afd0:	f7ff fd2e 	bl	800aa30 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f7fd fbe1 	bl	800879c <pbuf_clen>
 800afda:	4603      	mov	r3, r0
 800afdc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800afde:	4b0c      	ldr	r3, [pc, #48]	@ (800b010 <ip4_reass+0x2b0>)
 800afe0:	881b      	ldrh	r3, [r3, #0]
 800afe2:	8c3a      	ldrh	r2, [r7, #32]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d906      	bls.n	800aff6 <ip4_reass+0x296>
 800afe8:	4b0b      	ldr	r3, [pc, #44]	@ (800b018 <ip4_reass+0x2b8>)
 800afea:	f240 229b 	movw	r2, #667	@ 0x29b
 800afee:	490b      	ldr	r1, [pc, #44]	@ (800b01c <ip4_reass+0x2bc>)
 800aff0:	480b      	ldr	r0, [pc, #44]	@ (800b020 <ip4_reass+0x2c0>)
 800aff2:	f001 f81b 	bl	800c02c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800aff6:	4b06      	ldr	r3, [pc, #24]	@ (800b010 <ip4_reass+0x2b0>)
 800aff8:	881a      	ldrh	r2, [r3, #0]
 800affa:	8c3b      	ldrh	r3, [r7, #32]
 800affc:	1ad3      	subs	r3, r2, r3
 800affe:	b29a      	uxth	r2, r3
 800b000:	4b03      	ldr	r3, [pc, #12]	@ (800b010 <ip4_reass+0x2b0>)
 800b002:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	e038      	b.n	800b07a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800b008:	2300      	movs	r3, #0
 800b00a:	e036      	b.n	800b07a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800b00c:	bf00      	nop
 800b00e:	e00a      	b.n	800b026 <ip4_reass+0x2c6>
 800b010:	2000d51c 	.word	0x2000d51c
 800b014:	2000d518 	.word	0x2000d518
 800b018:	0800f368 	.word	0x0800f368
 800b01c:	0800f4d8 	.word	0x0800f4d8
 800b020:	0800f3b0 	.word	0x0800f3b0
    goto nullreturn_ipr;
 800b024:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800b026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d106      	bne.n	800b03a <ip4_reass+0x2da>
 800b02c:	4b15      	ldr	r3, [pc, #84]	@ (800b084 <ip4_reass+0x324>)
 800b02e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800b032:	4915      	ldr	r1, [pc, #84]	@ (800b088 <ip4_reass+0x328>)
 800b034:	4815      	ldr	r0, [pc, #84]	@ (800b08c <ip4_reass+0x32c>)
 800b036:	f000 fff9 	bl	800c02c <iprintf>
  if (ipr->p == NULL) {
 800b03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d116      	bne.n	800b070 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800b042:	4b13      	ldr	r3, [pc, #76]	@ (800b090 <ip4_reass+0x330>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b048:	429a      	cmp	r2, r3
 800b04a:	d006      	beq.n	800b05a <ip4_reass+0x2fa>
 800b04c:	4b0d      	ldr	r3, [pc, #52]	@ (800b084 <ip4_reass+0x324>)
 800b04e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800b052:	4910      	ldr	r1, [pc, #64]	@ (800b094 <ip4_reass+0x334>)
 800b054:	480d      	ldr	r0, [pc, #52]	@ (800b08c <ip4_reass+0x32c>)
 800b056:	f000 ffe9 	bl	800c02c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800b05a:	2100      	movs	r1, #0
 800b05c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b05e:	f7ff fce7 	bl	800aa30 <ip_reass_dequeue_datagram>
 800b062:	e006      	b.n	800b072 <ip4_reass+0x312>
    goto nullreturn;
 800b064:	bf00      	nop
 800b066:	e004      	b.n	800b072 <ip4_reass+0x312>
    goto nullreturn;
 800b068:	bf00      	nop
 800b06a:	e002      	b.n	800b072 <ip4_reass+0x312>
      goto nullreturn;
 800b06c:	bf00      	nop
 800b06e:	e000      	b.n	800b072 <ip4_reass+0x312>
  }

nullreturn:
 800b070:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7fd fb0a 	bl	800868c <pbuf_free>
  return NULL;
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3738      	adds	r7, #56	@ 0x38
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	0800f368 	.word	0x0800f368
 800b088:	0800f4f4 	.word	0x0800f4f4
 800b08c:	0800f3b0 	.word	0x0800f3b0
 800b090:	2000d518 	.word	0x2000d518
 800b094:	0800f500 	.word	0x0800f500

0800b098 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800b09c:	2002      	movs	r0, #2
 800b09e:	f7fc fc65 	bl	800796c <memp_malloc>
 800b0a2:	4603      	mov	r3, r0
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d106      	bne.n	800b0c4 <ip_frag_free_pbuf_custom_ref+0x1c>
 800b0b6:	4b07      	ldr	r3, [pc, #28]	@ (800b0d4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800b0b8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800b0bc:	4906      	ldr	r1, [pc, #24]	@ (800b0d8 <ip_frag_free_pbuf_custom_ref+0x30>)
 800b0be:	4807      	ldr	r0, [pc, #28]	@ (800b0dc <ip_frag_free_pbuf_custom_ref+0x34>)
 800b0c0:	f000 ffb4 	bl	800c02c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800b0c4:	6879      	ldr	r1, [r7, #4]
 800b0c6:	2002      	movs	r0, #2
 800b0c8:	f7fc fcc0 	bl	8007a4c <memp_free>
}
 800b0cc:	bf00      	nop
 800b0ce:	3708      	adds	r7, #8
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}
 800b0d4:	0800f368 	.word	0x0800f368
 800b0d8:	0800f520 	.word	0x0800f520
 800b0dc:	0800f3b0 	.word	0x0800f3b0

0800b0e0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b084      	sub	sp, #16
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d106      	bne.n	800b100 <ipfrag_free_pbuf_custom+0x20>
 800b0f2:	4b11      	ldr	r3, [pc, #68]	@ (800b138 <ipfrag_free_pbuf_custom+0x58>)
 800b0f4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800b0f8:	4910      	ldr	r1, [pc, #64]	@ (800b13c <ipfrag_free_pbuf_custom+0x5c>)
 800b0fa:	4811      	ldr	r0, [pc, #68]	@ (800b140 <ipfrag_free_pbuf_custom+0x60>)
 800b0fc:	f000 ff96 	bl	800c02c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800b100:	68fa      	ldr	r2, [r7, #12]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	429a      	cmp	r2, r3
 800b106:	d006      	beq.n	800b116 <ipfrag_free_pbuf_custom+0x36>
 800b108:	4b0b      	ldr	r3, [pc, #44]	@ (800b138 <ipfrag_free_pbuf_custom+0x58>)
 800b10a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800b10e:	490d      	ldr	r1, [pc, #52]	@ (800b144 <ipfrag_free_pbuf_custom+0x64>)
 800b110:	480b      	ldr	r0, [pc, #44]	@ (800b140 <ipfrag_free_pbuf_custom+0x60>)
 800b112:	f000 ff8b 	bl	800c02c <iprintf>
  if (pcr->original != NULL) {
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	695b      	ldr	r3, [r3, #20]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d004      	beq.n	800b128 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	695b      	ldr	r3, [r3, #20]
 800b122:	4618      	mov	r0, r3
 800b124:	f7fd fab2 	bl	800868c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800b128:	68f8      	ldr	r0, [r7, #12]
 800b12a:	f7ff ffbd 	bl	800b0a8 <ip_frag_free_pbuf_custom_ref>
}
 800b12e:	bf00      	nop
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	0800f368 	.word	0x0800f368
 800b13c:	0800f52c 	.word	0x0800f52c
 800b140:	0800f3b0 	.word	0x0800f3b0
 800b144:	0800f538 	.word	0x0800f538

0800b148 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b094      	sub	sp, #80	@ 0x50
 800b14c:	af02      	add	r7, sp, #8
 800b14e:	60f8      	str	r0, [r7, #12]
 800b150:	60b9      	str	r1, [r7, #8]
 800b152:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800b154:	2300      	movs	r3, #0
 800b156:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b15e:	3b14      	subs	r3, #20
 800b160:	2b00      	cmp	r3, #0
 800b162:	da00      	bge.n	800b166 <ip4_frag+0x1e>
 800b164:	3307      	adds	r3, #7
 800b166:	10db      	asrs	r3, r3, #3
 800b168:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800b16a:	2314      	movs	r3, #20
 800b16c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	685b      	ldr	r3, [r3, #4]
 800b172:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800b174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b176:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800b178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	f003 030f 	and.w	r3, r3, #15
 800b180:	b2db      	uxtb	r3, r3
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	b2db      	uxtb	r3, r3
 800b186:	2b14      	cmp	r3, #20
 800b188:	d002      	beq.n	800b190 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800b18a:	f06f 0305 	mvn.w	r3, #5
 800b18e:	e110      	b.n	800b3b2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	895b      	ldrh	r3, [r3, #10]
 800b194:	2b13      	cmp	r3, #19
 800b196:	d809      	bhi.n	800b1ac <ip4_frag+0x64>
 800b198:	4b88      	ldr	r3, [pc, #544]	@ (800b3bc <ip4_frag+0x274>)
 800b19a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800b19e:	4988      	ldr	r1, [pc, #544]	@ (800b3c0 <ip4_frag+0x278>)
 800b1a0:	4888      	ldr	r0, [pc, #544]	@ (800b3c4 <ip4_frag+0x27c>)
 800b1a2:	f000 ff43 	bl	800c02c <iprintf>
 800b1a6:	f06f 0305 	mvn.w	r3, #5
 800b1aa:	e102      	b.n	800b3b2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800b1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ae:	88db      	ldrh	r3, [r3, #6]
 800b1b0:	b29b      	uxth	r3, r3
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7fb ff7c 	bl	80070b0 <lwip_htons>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800b1bc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b1be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b1c2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800b1c6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b1c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b1cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	891b      	ldrh	r3, [r3, #8]
 800b1d2:	3b14      	subs	r3, #20
 800b1d4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800b1d8:	e0e1      	b.n	800b39e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800b1da:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b1dc:	00db      	lsls	r3, r3, #3
 800b1de:	b29b      	uxth	r3, r3
 800b1e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	bf28      	it	cs
 800b1e8:	4613      	movcs	r3, r2
 800b1ea:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b1ec:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800b1f0:	2114      	movs	r1, #20
 800b1f2:	200e      	movs	r0, #14
 800b1f4:	f7fc ff66 	bl	80080c4 <pbuf_alloc>
 800b1f8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800b1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	f000 80d5 	beq.w	800b3ac <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800b202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b204:	895b      	ldrh	r3, [r3, #10]
 800b206:	2b13      	cmp	r3, #19
 800b208:	d806      	bhi.n	800b218 <ip4_frag+0xd0>
 800b20a:	4b6c      	ldr	r3, [pc, #432]	@ (800b3bc <ip4_frag+0x274>)
 800b20c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800b210:	496d      	ldr	r1, [pc, #436]	@ (800b3c8 <ip4_frag+0x280>)
 800b212:	486c      	ldr	r0, [pc, #432]	@ (800b3c4 <ip4_frag+0x27c>)
 800b214:	f000 ff0a 	bl	800c02c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800b218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	2214      	movs	r2, #20
 800b21e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b220:	4618      	mov	r0, r3
 800b222:	f001 f8d4 	bl	800c3ce <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800b226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800b22c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b22e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800b232:	e064      	b.n	800b2fe <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	895a      	ldrh	r2, [r3, #10]
 800b238:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b23a:	1ad3      	subs	r3, r2, r3
 800b23c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	895b      	ldrh	r3, [r3, #10]
 800b242:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800b244:	429a      	cmp	r2, r3
 800b246:	d906      	bls.n	800b256 <ip4_frag+0x10e>
 800b248:	4b5c      	ldr	r3, [pc, #368]	@ (800b3bc <ip4_frag+0x274>)
 800b24a:	f240 322d 	movw	r2, #813	@ 0x32d
 800b24e:	495f      	ldr	r1, [pc, #380]	@ (800b3cc <ip4_frag+0x284>)
 800b250:	485c      	ldr	r0, [pc, #368]	@ (800b3c4 <ip4_frag+0x27c>)
 800b252:	f000 feeb 	bl	800c02c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800b256:	8bfa      	ldrh	r2, [r7, #30]
 800b258:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800b25c:	4293      	cmp	r3, r2
 800b25e:	bf28      	it	cs
 800b260:	4613      	movcs	r3, r2
 800b262:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800b266:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d105      	bne.n	800b27a <ip4_frag+0x132>
        poff = 0;
 800b26e:	2300      	movs	r3, #0
 800b270:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	60fb      	str	r3, [r7, #12]
        continue;
 800b278:	e041      	b.n	800b2fe <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800b27a:	f7ff ff0d 	bl	800b098 <ip_frag_alloc_pbuf_custom_ref>
 800b27e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800b280:	69bb      	ldr	r3, [r7, #24]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d103      	bne.n	800b28e <ip4_frag+0x146>
        pbuf_free(rambuf);
 800b286:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b288:	f7fd fa00 	bl	800868c <pbuf_free>
        goto memerr;
 800b28c:	e08f      	b.n	800b3ae <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800b28e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800b294:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b296:	4413      	add	r3, r2
 800b298:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800b29c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b2a0:	9201      	str	r2, [sp, #4]
 800b2a2:	9300      	str	r3, [sp, #0]
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	2241      	movs	r2, #65	@ 0x41
 800b2a8:	2000      	movs	r0, #0
 800b2aa:	f7fd f835 	bl	8008318 <pbuf_alloced_custom>
 800b2ae:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d106      	bne.n	800b2c4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800b2b6:	69b8      	ldr	r0, [r7, #24]
 800b2b8:	f7ff fef6 	bl	800b0a8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800b2bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b2be:	f7fd f9e5 	bl	800868c <pbuf_free>
        goto memerr;
 800b2c2:	e074      	b.n	800b3ae <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f7fd fa81 	bl	80087cc <pbuf_ref>
      pcr->original = p;
 800b2ca:	69bb      	ldr	r3, [r7, #24]
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800b2d0:	69bb      	ldr	r3, [r7, #24]
 800b2d2:	4a3f      	ldr	r2, [pc, #252]	@ (800b3d0 <ip4_frag+0x288>)
 800b2d4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800b2d6:	6979      	ldr	r1, [r7, #20]
 800b2d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b2da:	f7fd fa99 	bl	8008810 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800b2de:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800b2e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b2e6:	1ad3      	subs	r3, r2, r3
 800b2e8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800b2ec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d004      	beq.n	800b2fe <ip4_frag+0x1b6>
        poff = 0;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800b2fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800b302:	2b00      	cmp	r3, #0
 800b304:	d196      	bne.n	800b234 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800b306:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800b308:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b30c:	4413      	add	r3, r2
 800b30e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b314:	f1a3 0213 	sub.w	r2, r3, #19
 800b318:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800b31c:	429a      	cmp	r2, r3
 800b31e:	bfcc      	ite	gt
 800b320:	2301      	movgt	r3, #1
 800b322:	2300      	movle	r3, #0
 800b324:	b2db      	uxtb	r3, r3
 800b326:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800b328:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800b32c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b330:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800b332:	6a3b      	ldr	r3, [r7, #32]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d002      	beq.n	800b33e <ip4_frag+0x1f6>
 800b338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d003      	beq.n	800b346 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800b33e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b340:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b344:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800b346:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b348:	4618      	mov	r0, r3
 800b34a:	f7fb feb1 	bl	80070b0 <lwip_htons>
 800b34e:	4603      	mov	r3, r0
 800b350:	461a      	mov	r2, r3
 800b352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b354:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800b356:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b358:	3314      	adds	r3, #20
 800b35a:	b29b      	uxth	r3, r3
 800b35c:	4618      	mov	r0, r3
 800b35e:	f7fb fea7 	bl	80070b0 <lwip_htons>
 800b362:	4603      	mov	r3, r0
 800b364:	461a      	mov	r2, r3
 800b366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b368:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800b36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b36c:	2200      	movs	r2, #0
 800b36e:	729a      	strb	r2, [r3, #10]
 800b370:	2200      	movs	r2, #0
 800b372:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	695b      	ldr	r3, [r3, #20]
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b37c:	68b8      	ldr	r0, [r7, #8]
 800b37e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800b380:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b382:	f7fd f983 	bl	800868c <pbuf_free>
    left = (u16_t)(left - fragsize);
 800b386:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800b38a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b38c:	1ad3      	subs	r3, r2, r3
 800b38e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800b392:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b396:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b398:	4413      	add	r3, r2
 800b39a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800b39e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	f47f af19 	bne.w	800b1da <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	e002      	b.n	800b3b2 <ip4_frag+0x26a>
      goto memerr;
 800b3ac:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800b3ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3748      	adds	r7, #72	@ 0x48
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	0800f368 	.word	0x0800f368
 800b3c0:	0800f544 	.word	0x0800f544
 800b3c4:	0800f3b0 	.word	0x0800f3b0
 800b3c8:	0800f560 	.word	0x0800f560
 800b3cc:	0800f580 	.word	0x0800f580
 800b3d0:	0800b0e1 	.word	0x0800b0e1

0800b3d4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b086      	sub	sp, #24
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800b3de:	230e      	movs	r3, #14
 800b3e0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	895b      	ldrh	r3, [r3, #10]
 800b3e6:	2b0e      	cmp	r3, #14
 800b3e8:	d96e      	bls.n	800b4c8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	7bdb      	ldrb	r3, [r3, #15]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d106      	bne.n	800b400 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	b2da      	uxtb	r2, r3
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	7b1a      	ldrb	r2, [r3, #12]
 800b40a:	7b5b      	ldrb	r3, [r3, #13]
 800b40c:	021b      	lsls	r3, r3, #8
 800b40e:	4313      	orrs	r3, r2
 800b410:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	f003 0301 	and.w	r3, r3, #1
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d023      	beq.n	800b466 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	2b01      	cmp	r3, #1
 800b424:	d10f      	bne.n	800b446 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800b426:	693b      	ldr	r3, [r7, #16]
 800b428:	785b      	ldrb	r3, [r3, #1]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d11b      	bne.n	800b466 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800b432:	2b5e      	cmp	r3, #94	@ 0x5e
 800b434:	d117      	bne.n	800b466 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	7b5b      	ldrb	r3, [r3, #13]
 800b43a:	f043 0310 	orr.w	r3, r3, #16
 800b43e:	b2da      	uxtb	r2, r3
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	735a      	strb	r2, [r3, #13]
 800b444:	e00f      	b.n	800b466 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	2206      	movs	r2, #6
 800b44a:	4928      	ldr	r1, [pc, #160]	@ (800b4ec <ethernet_input+0x118>)
 800b44c:	4618      	mov	r0, r3
 800b44e:	f000 ff35 	bl	800c2bc <memcmp>
 800b452:	4603      	mov	r3, r0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d106      	bne.n	800b466 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	7b5b      	ldrb	r3, [r3, #13]
 800b45c:	f043 0308 	orr.w	r3, r3, #8
 800b460:	b2da      	uxtb	r2, r3
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800b466:	89fb      	ldrh	r3, [r7, #14]
 800b468:	2b08      	cmp	r3, #8
 800b46a:	d003      	beq.n	800b474 <ethernet_input+0xa0>
 800b46c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800b470:	d014      	beq.n	800b49c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800b472:	e032      	b.n	800b4da <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b47a:	f003 0308 	and.w	r3, r3, #8
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d024      	beq.n	800b4cc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800b482:	8afb      	ldrh	r3, [r7, #22]
 800b484:	4619      	mov	r1, r3
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f7fd f87a 	bl	8008580 <pbuf_remove_header>
 800b48c:	4603      	mov	r3, r0
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d11e      	bne.n	800b4d0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800b492:	6839      	ldr	r1, [r7, #0]
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f7fe ff2b 	bl	800a2f0 <ip4_input>
      break;
 800b49a:	e013      	b.n	800b4c4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4a2:	f003 0308 	and.w	r3, r3, #8
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d014      	beq.n	800b4d4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800b4aa:	8afb      	ldrh	r3, [r7, #22]
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f7fd f866 	bl	8008580 <pbuf_remove_header>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d10e      	bne.n	800b4d8 <ethernet_input+0x104>
        etharp_input(p, netif);
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f7fe f8cb 	bl	8009658 <etharp_input>
      break;
 800b4c2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	e00c      	b.n	800b4e2 <ethernet_input+0x10e>
    goto free_and_return;
 800b4c8:	bf00      	nop
 800b4ca:	e006      	b.n	800b4da <ethernet_input+0x106>
        goto free_and_return;
 800b4cc:	bf00      	nop
 800b4ce:	e004      	b.n	800b4da <ethernet_input+0x106>
        goto free_and_return;
 800b4d0:	bf00      	nop
 800b4d2:	e002      	b.n	800b4da <ethernet_input+0x106>
        goto free_and_return;
 800b4d4:	bf00      	nop
 800b4d6:	e000      	b.n	800b4da <ethernet_input+0x106>
        goto free_and_return;
 800b4d8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7fd f8d6 	bl	800868c <pbuf_free>
  return ERR_OK;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3718      	adds	r7, #24
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	0800f6c8 	.word	0x0800f6c8

0800b4f0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b086      	sub	sp, #24
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	60f8      	str	r0, [r7, #12]
 800b4f8:	60b9      	str	r1, [r7, #8]
 800b4fa:	607a      	str	r2, [r7, #4]
 800b4fc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800b4fe:	8c3b      	ldrh	r3, [r7, #32]
 800b500:	4618      	mov	r0, r3
 800b502:	f7fb fdd5 	bl	80070b0 <lwip_htons>
 800b506:	4603      	mov	r3, r0
 800b508:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800b50a:	210e      	movs	r1, #14
 800b50c:	68b8      	ldr	r0, [r7, #8]
 800b50e:	f7fd f827 	bl	8008560 <pbuf_add_header>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d125      	bne.n	800b564 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800b51e:	693b      	ldr	r3, [r7, #16]
 800b520:	8afa      	ldrh	r2, [r7, #22]
 800b522:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	2206      	movs	r2, #6
 800b528:	6839      	ldr	r1, [r7, #0]
 800b52a:	4618      	mov	r0, r3
 800b52c:	f000 ff4f 	bl	800c3ce <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	3306      	adds	r3, #6
 800b534:	2206      	movs	r2, #6
 800b536:	6879      	ldr	r1, [r7, #4]
 800b538:	4618      	mov	r0, r3
 800b53a:	f000 ff48 	bl	800c3ce <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b544:	2b06      	cmp	r3, #6
 800b546:	d006      	beq.n	800b556 <ethernet_output+0x66>
 800b548:	4b0a      	ldr	r3, [pc, #40]	@ (800b574 <ethernet_output+0x84>)
 800b54a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800b54e:	490a      	ldr	r1, [pc, #40]	@ (800b578 <ethernet_output+0x88>)
 800b550:	480a      	ldr	r0, [pc, #40]	@ (800b57c <ethernet_output+0x8c>)
 800b552:	f000 fd6b 	bl	800c02c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	699b      	ldr	r3, [r3, #24]
 800b55a:	68b9      	ldr	r1, [r7, #8]
 800b55c:	68f8      	ldr	r0, [r7, #12]
 800b55e:	4798      	blx	r3
 800b560:	4603      	mov	r3, r0
 800b562:	e002      	b.n	800b56a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800b564:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800b566:	f06f 0301 	mvn.w	r3, #1
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3718      	adds	r7, #24
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	0800f590 	.word	0x0800f590
 800b578:	0800f5c8 	.word	0x0800f5c8
 800b57c:	0800f5fc 	.word	0x0800f5fc

0800b580 <rand>:
 800b580:	4b16      	ldr	r3, [pc, #88]	@ (800b5dc <rand+0x5c>)
 800b582:	b510      	push	{r4, lr}
 800b584:	681c      	ldr	r4, [r3, #0]
 800b586:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b588:	b9b3      	cbnz	r3, 800b5b8 <rand+0x38>
 800b58a:	2018      	movs	r0, #24
 800b58c:	f001 fdee 	bl	800d16c <malloc>
 800b590:	4602      	mov	r2, r0
 800b592:	6320      	str	r0, [r4, #48]	@ 0x30
 800b594:	b920      	cbnz	r0, 800b5a0 <rand+0x20>
 800b596:	4b12      	ldr	r3, [pc, #72]	@ (800b5e0 <rand+0x60>)
 800b598:	4812      	ldr	r0, [pc, #72]	@ (800b5e4 <rand+0x64>)
 800b59a:	2152      	movs	r1, #82	@ 0x52
 800b59c:	f000 ff26 	bl	800c3ec <__assert_func>
 800b5a0:	4911      	ldr	r1, [pc, #68]	@ (800b5e8 <rand+0x68>)
 800b5a2:	4b12      	ldr	r3, [pc, #72]	@ (800b5ec <rand+0x6c>)
 800b5a4:	e9c0 1300 	strd	r1, r3, [r0]
 800b5a8:	4b11      	ldr	r3, [pc, #68]	@ (800b5f0 <rand+0x70>)
 800b5aa:	6083      	str	r3, [r0, #8]
 800b5ac:	230b      	movs	r3, #11
 800b5ae:	8183      	strh	r3, [r0, #12]
 800b5b0:	2100      	movs	r1, #0
 800b5b2:	2001      	movs	r0, #1
 800b5b4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b5b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b5ba:	480e      	ldr	r0, [pc, #56]	@ (800b5f4 <rand+0x74>)
 800b5bc:	690b      	ldr	r3, [r1, #16]
 800b5be:	694c      	ldr	r4, [r1, #20]
 800b5c0:	4a0d      	ldr	r2, [pc, #52]	@ (800b5f8 <rand+0x78>)
 800b5c2:	4358      	muls	r0, r3
 800b5c4:	fb02 0004 	mla	r0, r2, r4, r0
 800b5c8:	fba3 3202 	umull	r3, r2, r3, r2
 800b5cc:	3301      	adds	r3, #1
 800b5ce:	eb40 0002 	adc.w	r0, r0, r2
 800b5d2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b5d6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b5da:	bd10      	pop	{r4, pc}
 800b5dc:	2000019c 	.word	0x2000019c
 800b5e0:	0800f6d6 	.word	0x0800f6d6
 800b5e4:	0800f6ed 	.word	0x0800f6ed
 800b5e8:	abcd330e 	.word	0xabcd330e
 800b5ec:	e66d1234 	.word	0xe66d1234
 800b5f0:	0005deec 	.word	0x0005deec
 800b5f4:	5851f42d 	.word	0x5851f42d
 800b5f8:	4c957f2d 	.word	0x4c957f2d

0800b5fc <__cvt>:
 800b5fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b600:	ec57 6b10 	vmov	r6, r7, d0
 800b604:	2f00      	cmp	r7, #0
 800b606:	460c      	mov	r4, r1
 800b608:	4619      	mov	r1, r3
 800b60a:	463b      	mov	r3, r7
 800b60c:	bfbb      	ittet	lt
 800b60e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b612:	461f      	movlt	r7, r3
 800b614:	2300      	movge	r3, #0
 800b616:	232d      	movlt	r3, #45	@ 0x2d
 800b618:	700b      	strb	r3, [r1, #0]
 800b61a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b61c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b620:	4691      	mov	r9, r2
 800b622:	f023 0820 	bic.w	r8, r3, #32
 800b626:	bfbc      	itt	lt
 800b628:	4632      	movlt	r2, r6
 800b62a:	4616      	movlt	r6, r2
 800b62c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b630:	d005      	beq.n	800b63e <__cvt+0x42>
 800b632:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b636:	d100      	bne.n	800b63a <__cvt+0x3e>
 800b638:	3401      	adds	r4, #1
 800b63a:	2102      	movs	r1, #2
 800b63c:	e000      	b.n	800b640 <__cvt+0x44>
 800b63e:	2103      	movs	r1, #3
 800b640:	ab03      	add	r3, sp, #12
 800b642:	9301      	str	r3, [sp, #4]
 800b644:	ab02      	add	r3, sp, #8
 800b646:	9300      	str	r3, [sp, #0]
 800b648:	ec47 6b10 	vmov	d0, r6, r7
 800b64c:	4653      	mov	r3, sl
 800b64e:	4622      	mov	r2, r4
 800b650:	f000 ff72 	bl	800c538 <_dtoa_r>
 800b654:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b658:	4605      	mov	r5, r0
 800b65a:	d119      	bne.n	800b690 <__cvt+0x94>
 800b65c:	f019 0f01 	tst.w	r9, #1
 800b660:	d00e      	beq.n	800b680 <__cvt+0x84>
 800b662:	eb00 0904 	add.w	r9, r0, r4
 800b666:	2200      	movs	r2, #0
 800b668:	2300      	movs	r3, #0
 800b66a:	4630      	mov	r0, r6
 800b66c:	4639      	mov	r1, r7
 800b66e:	f7f5 fa3b 	bl	8000ae8 <__aeabi_dcmpeq>
 800b672:	b108      	cbz	r0, 800b678 <__cvt+0x7c>
 800b674:	f8cd 900c 	str.w	r9, [sp, #12]
 800b678:	2230      	movs	r2, #48	@ 0x30
 800b67a:	9b03      	ldr	r3, [sp, #12]
 800b67c:	454b      	cmp	r3, r9
 800b67e:	d31e      	bcc.n	800b6be <__cvt+0xc2>
 800b680:	9b03      	ldr	r3, [sp, #12]
 800b682:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b684:	1b5b      	subs	r3, r3, r5
 800b686:	4628      	mov	r0, r5
 800b688:	6013      	str	r3, [r2, #0]
 800b68a:	b004      	add	sp, #16
 800b68c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b694:	eb00 0904 	add.w	r9, r0, r4
 800b698:	d1e5      	bne.n	800b666 <__cvt+0x6a>
 800b69a:	7803      	ldrb	r3, [r0, #0]
 800b69c:	2b30      	cmp	r3, #48	@ 0x30
 800b69e:	d10a      	bne.n	800b6b6 <__cvt+0xba>
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	4639      	mov	r1, r7
 800b6a8:	f7f5 fa1e 	bl	8000ae8 <__aeabi_dcmpeq>
 800b6ac:	b918      	cbnz	r0, 800b6b6 <__cvt+0xba>
 800b6ae:	f1c4 0401 	rsb	r4, r4, #1
 800b6b2:	f8ca 4000 	str.w	r4, [sl]
 800b6b6:	f8da 3000 	ldr.w	r3, [sl]
 800b6ba:	4499      	add	r9, r3
 800b6bc:	e7d3      	b.n	800b666 <__cvt+0x6a>
 800b6be:	1c59      	adds	r1, r3, #1
 800b6c0:	9103      	str	r1, [sp, #12]
 800b6c2:	701a      	strb	r2, [r3, #0]
 800b6c4:	e7d9      	b.n	800b67a <__cvt+0x7e>

0800b6c6 <__exponent>:
 800b6c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6c8:	2900      	cmp	r1, #0
 800b6ca:	bfba      	itte	lt
 800b6cc:	4249      	neglt	r1, r1
 800b6ce:	232d      	movlt	r3, #45	@ 0x2d
 800b6d0:	232b      	movge	r3, #43	@ 0x2b
 800b6d2:	2909      	cmp	r1, #9
 800b6d4:	7002      	strb	r2, [r0, #0]
 800b6d6:	7043      	strb	r3, [r0, #1]
 800b6d8:	dd29      	ble.n	800b72e <__exponent+0x68>
 800b6da:	f10d 0307 	add.w	r3, sp, #7
 800b6de:	461d      	mov	r5, r3
 800b6e0:	270a      	movs	r7, #10
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	fbb1 f6f7 	udiv	r6, r1, r7
 800b6e8:	fb07 1416 	mls	r4, r7, r6, r1
 800b6ec:	3430      	adds	r4, #48	@ 0x30
 800b6ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b6f2:	460c      	mov	r4, r1
 800b6f4:	2c63      	cmp	r4, #99	@ 0x63
 800b6f6:	f103 33ff 	add.w	r3, r3, #4294967295
 800b6fa:	4631      	mov	r1, r6
 800b6fc:	dcf1      	bgt.n	800b6e2 <__exponent+0x1c>
 800b6fe:	3130      	adds	r1, #48	@ 0x30
 800b700:	1e94      	subs	r4, r2, #2
 800b702:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b706:	1c41      	adds	r1, r0, #1
 800b708:	4623      	mov	r3, r4
 800b70a:	42ab      	cmp	r3, r5
 800b70c:	d30a      	bcc.n	800b724 <__exponent+0x5e>
 800b70e:	f10d 0309 	add.w	r3, sp, #9
 800b712:	1a9b      	subs	r3, r3, r2
 800b714:	42ac      	cmp	r4, r5
 800b716:	bf88      	it	hi
 800b718:	2300      	movhi	r3, #0
 800b71a:	3302      	adds	r3, #2
 800b71c:	4403      	add	r3, r0
 800b71e:	1a18      	subs	r0, r3, r0
 800b720:	b003      	add	sp, #12
 800b722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b724:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b728:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b72c:	e7ed      	b.n	800b70a <__exponent+0x44>
 800b72e:	2330      	movs	r3, #48	@ 0x30
 800b730:	3130      	adds	r1, #48	@ 0x30
 800b732:	7083      	strb	r3, [r0, #2]
 800b734:	70c1      	strb	r1, [r0, #3]
 800b736:	1d03      	adds	r3, r0, #4
 800b738:	e7f1      	b.n	800b71e <__exponent+0x58>
	...

0800b73c <_printf_float>:
 800b73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b740:	b08d      	sub	sp, #52	@ 0x34
 800b742:	460c      	mov	r4, r1
 800b744:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b748:	4616      	mov	r6, r2
 800b74a:	461f      	mov	r7, r3
 800b74c:	4605      	mov	r5, r0
 800b74e:	f000 fdcd 	bl	800c2ec <_localeconv_r>
 800b752:	6803      	ldr	r3, [r0, #0]
 800b754:	9304      	str	r3, [sp, #16]
 800b756:	4618      	mov	r0, r3
 800b758:	f7f4 fd9a 	bl	8000290 <strlen>
 800b75c:	2300      	movs	r3, #0
 800b75e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b760:	f8d8 3000 	ldr.w	r3, [r8]
 800b764:	9005      	str	r0, [sp, #20]
 800b766:	3307      	adds	r3, #7
 800b768:	f023 0307 	bic.w	r3, r3, #7
 800b76c:	f103 0208 	add.w	r2, r3, #8
 800b770:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b774:	f8d4 b000 	ldr.w	fp, [r4]
 800b778:	f8c8 2000 	str.w	r2, [r8]
 800b77c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b780:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b784:	9307      	str	r3, [sp, #28]
 800b786:	f8cd 8018 	str.w	r8, [sp, #24]
 800b78a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b78e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b792:	4b9c      	ldr	r3, [pc, #624]	@ (800ba04 <_printf_float+0x2c8>)
 800b794:	f04f 32ff 	mov.w	r2, #4294967295
 800b798:	f7f5 f9d8 	bl	8000b4c <__aeabi_dcmpun>
 800b79c:	bb70      	cbnz	r0, 800b7fc <_printf_float+0xc0>
 800b79e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7a2:	4b98      	ldr	r3, [pc, #608]	@ (800ba04 <_printf_float+0x2c8>)
 800b7a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b7a8:	f7f5 f9b2 	bl	8000b10 <__aeabi_dcmple>
 800b7ac:	bb30      	cbnz	r0, 800b7fc <_printf_float+0xc0>
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	4640      	mov	r0, r8
 800b7b4:	4649      	mov	r1, r9
 800b7b6:	f7f5 f9a1 	bl	8000afc <__aeabi_dcmplt>
 800b7ba:	b110      	cbz	r0, 800b7c2 <_printf_float+0x86>
 800b7bc:	232d      	movs	r3, #45	@ 0x2d
 800b7be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7c2:	4a91      	ldr	r2, [pc, #580]	@ (800ba08 <_printf_float+0x2cc>)
 800b7c4:	4b91      	ldr	r3, [pc, #580]	@ (800ba0c <_printf_float+0x2d0>)
 800b7c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b7ca:	bf8c      	ite	hi
 800b7cc:	4690      	movhi	r8, r2
 800b7ce:	4698      	movls	r8, r3
 800b7d0:	2303      	movs	r3, #3
 800b7d2:	6123      	str	r3, [r4, #16]
 800b7d4:	f02b 0304 	bic.w	r3, fp, #4
 800b7d8:	6023      	str	r3, [r4, #0]
 800b7da:	f04f 0900 	mov.w	r9, #0
 800b7de:	9700      	str	r7, [sp, #0]
 800b7e0:	4633      	mov	r3, r6
 800b7e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b7e4:	4621      	mov	r1, r4
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	f000 f9d2 	bl	800bb90 <_printf_common>
 800b7ec:	3001      	adds	r0, #1
 800b7ee:	f040 808d 	bne.w	800b90c <_printf_float+0x1d0>
 800b7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7f6:	b00d      	add	sp, #52	@ 0x34
 800b7f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7fc:	4642      	mov	r2, r8
 800b7fe:	464b      	mov	r3, r9
 800b800:	4640      	mov	r0, r8
 800b802:	4649      	mov	r1, r9
 800b804:	f7f5 f9a2 	bl	8000b4c <__aeabi_dcmpun>
 800b808:	b140      	cbz	r0, 800b81c <_printf_float+0xe0>
 800b80a:	464b      	mov	r3, r9
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	bfbc      	itt	lt
 800b810:	232d      	movlt	r3, #45	@ 0x2d
 800b812:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b816:	4a7e      	ldr	r2, [pc, #504]	@ (800ba10 <_printf_float+0x2d4>)
 800b818:	4b7e      	ldr	r3, [pc, #504]	@ (800ba14 <_printf_float+0x2d8>)
 800b81a:	e7d4      	b.n	800b7c6 <_printf_float+0x8a>
 800b81c:	6863      	ldr	r3, [r4, #4]
 800b81e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b822:	9206      	str	r2, [sp, #24]
 800b824:	1c5a      	adds	r2, r3, #1
 800b826:	d13b      	bne.n	800b8a0 <_printf_float+0x164>
 800b828:	2306      	movs	r3, #6
 800b82a:	6063      	str	r3, [r4, #4]
 800b82c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b830:	2300      	movs	r3, #0
 800b832:	6022      	str	r2, [r4, #0]
 800b834:	9303      	str	r3, [sp, #12]
 800b836:	ab0a      	add	r3, sp, #40	@ 0x28
 800b838:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b83c:	ab09      	add	r3, sp, #36	@ 0x24
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	6861      	ldr	r1, [r4, #4]
 800b842:	ec49 8b10 	vmov	d0, r8, r9
 800b846:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b84a:	4628      	mov	r0, r5
 800b84c:	f7ff fed6 	bl	800b5fc <__cvt>
 800b850:	9b06      	ldr	r3, [sp, #24]
 800b852:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b854:	2b47      	cmp	r3, #71	@ 0x47
 800b856:	4680      	mov	r8, r0
 800b858:	d129      	bne.n	800b8ae <_printf_float+0x172>
 800b85a:	1cc8      	adds	r0, r1, #3
 800b85c:	db02      	blt.n	800b864 <_printf_float+0x128>
 800b85e:	6863      	ldr	r3, [r4, #4]
 800b860:	4299      	cmp	r1, r3
 800b862:	dd41      	ble.n	800b8e8 <_printf_float+0x1ac>
 800b864:	f1aa 0a02 	sub.w	sl, sl, #2
 800b868:	fa5f fa8a 	uxtb.w	sl, sl
 800b86c:	3901      	subs	r1, #1
 800b86e:	4652      	mov	r2, sl
 800b870:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b874:	9109      	str	r1, [sp, #36]	@ 0x24
 800b876:	f7ff ff26 	bl	800b6c6 <__exponent>
 800b87a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b87c:	1813      	adds	r3, r2, r0
 800b87e:	2a01      	cmp	r2, #1
 800b880:	4681      	mov	r9, r0
 800b882:	6123      	str	r3, [r4, #16]
 800b884:	dc02      	bgt.n	800b88c <_printf_float+0x150>
 800b886:	6822      	ldr	r2, [r4, #0]
 800b888:	07d2      	lsls	r2, r2, #31
 800b88a:	d501      	bpl.n	800b890 <_printf_float+0x154>
 800b88c:	3301      	adds	r3, #1
 800b88e:	6123      	str	r3, [r4, #16]
 800b890:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b894:	2b00      	cmp	r3, #0
 800b896:	d0a2      	beq.n	800b7de <_printf_float+0xa2>
 800b898:	232d      	movs	r3, #45	@ 0x2d
 800b89a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b89e:	e79e      	b.n	800b7de <_printf_float+0xa2>
 800b8a0:	9a06      	ldr	r2, [sp, #24]
 800b8a2:	2a47      	cmp	r2, #71	@ 0x47
 800b8a4:	d1c2      	bne.n	800b82c <_printf_float+0xf0>
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d1c0      	bne.n	800b82c <_printf_float+0xf0>
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e7bd      	b.n	800b82a <_printf_float+0xee>
 800b8ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b8b2:	d9db      	bls.n	800b86c <_printf_float+0x130>
 800b8b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b8b8:	d118      	bne.n	800b8ec <_printf_float+0x1b0>
 800b8ba:	2900      	cmp	r1, #0
 800b8bc:	6863      	ldr	r3, [r4, #4]
 800b8be:	dd0b      	ble.n	800b8d8 <_printf_float+0x19c>
 800b8c0:	6121      	str	r1, [r4, #16]
 800b8c2:	b913      	cbnz	r3, 800b8ca <_printf_float+0x18e>
 800b8c4:	6822      	ldr	r2, [r4, #0]
 800b8c6:	07d0      	lsls	r0, r2, #31
 800b8c8:	d502      	bpl.n	800b8d0 <_printf_float+0x194>
 800b8ca:	3301      	adds	r3, #1
 800b8cc:	440b      	add	r3, r1
 800b8ce:	6123      	str	r3, [r4, #16]
 800b8d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b8d2:	f04f 0900 	mov.w	r9, #0
 800b8d6:	e7db      	b.n	800b890 <_printf_float+0x154>
 800b8d8:	b913      	cbnz	r3, 800b8e0 <_printf_float+0x1a4>
 800b8da:	6822      	ldr	r2, [r4, #0]
 800b8dc:	07d2      	lsls	r2, r2, #31
 800b8de:	d501      	bpl.n	800b8e4 <_printf_float+0x1a8>
 800b8e0:	3302      	adds	r3, #2
 800b8e2:	e7f4      	b.n	800b8ce <_printf_float+0x192>
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	e7f2      	b.n	800b8ce <_printf_float+0x192>
 800b8e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b8ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8ee:	4299      	cmp	r1, r3
 800b8f0:	db05      	blt.n	800b8fe <_printf_float+0x1c2>
 800b8f2:	6823      	ldr	r3, [r4, #0]
 800b8f4:	6121      	str	r1, [r4, #16]
 800b8f6:	07d8      	lsls	r0, r3, #31
 800b8f8:	d5ea      	bpl.n	800b8d0 <_printf_float+0x194>
 800b8fa:	1c4b      	adds	r3, r1, #1
 800b8fc:	e7e7      	b.n	800b8ce <_printf_float+0x192>
 800b8fe:	2900      	cmp	r1, #0
 800b900:	bfd4      	ite	le
 800b902:	f1c1 0202 	rsble	r2, r1, #2
 800b906:	2201      	movgt	r2, #1
 800b908:	4413      	add	r3, r2
 800b90a:	e7e0      	b.n	800b8ce <_printf_float+0x192>
 800b90c:	6823      	ldr	r3, [r4, #0]
 800b90e:	055a      	lsls	r2, r3, #21
 800b910:	d407      	bmi.n	800b922 <_printf_float+0x1e6>
 800b912:	6923      	ldr	r3, [r4, #16]
 800b914:	4642      	mov	r2, r8
 800b916:	4631      	mov	r1, r6
 800b918:	4628      	mov	r0, r5
 800b91a:	47b8      	blx	r7
 800b91c:	3001      	adds	r0, #1
 800b91e:	d12b      	bne.n	800b978 <_printf_float+0x23c>
 800b920:	e767      	b.n	800b7f2 <_printf_float+0xb6>
 800b922:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b926:	f240 80dd 	bls.w	800bae4 <_printf_float+0x3a8>
 800b92a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b92e:	2200      	movs	r2, #0
 800b930:	2300      	movs	r3, #0
 800b932:	f7f5 f8d9 	bl	8000ae8 <__aeabi_dcmpeq>
 800b936:	2800      	cmp	r0, #0
 800b938:	d033      	beq.n	800b9a2 <_printf_float+0x266>
 800b93a:	4a37      	ldr	r2, [pc, #220]	@ (800ba18 <_printf_float+0x2dc>)
 800b93c:	2301      	movs	r3, #1
 800b93e:	4631      	mov	r1, r6
 800b940:	4628      	mov	r0, r5
 800b942:	47b8      	blx	r7
 800b944:	3001      	adds	r0, #1
 800b946:	f43f af54 	beq.w	800b7f2 <_printf_float+0xb6>
 800b94a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b94e:	4543      	cmp	r3, r8
 800b950:	db02      	blt.n	800b958 <_printf_float+0x21c>
 800b952:	6823      	ldr	r3, [r4, #0]
 800b954:	07d8      	lsls	r0, r3, #31
 800b956:	d50f      	bpl.n	800b978 <_printf_float+0x23c>
 800b958:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b95c:	4631      	mov	r1, r6
 800b95e:	4628      	mov	r0, r5
 800b960:	47b8      	blx	r7
 800b962:	3001      	adds	r0, #1
 800b964:	f43f af45 	beq.w	800b7f2 <_printf_float+0xb6>
 800b968:	f04f 0900 	mov.w	r9, #0
 800b96c:	f108 38ff 	add.w	r8, r8, #4294967295
 800b970:	f104 0a1a 	add.w	sl, r4, #26
 800b974:	45c8      	cmp	r8, r9
 800b976:	dc09      	bgt.n	800b98c <_printf_float+0x250>
 800b978:	6823      	ldr	r3, [r4, #0]
 800b97a:	079b      	lsls	r3, r3, #30
 800b97c:	f100 8103 	bmi.w	800bb86 <_printf_float+0x44a>
 800b980:	68e0      	ldr	r0, [r4, #12]
 800b982:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b984:	4298      	cmp	r0, r3
 800b986:	bfb8      	it	lt
 800b988:	4618      	movlt	r0, r3
 800b98a:	e734      	b.n	800b7f6 <_printf_float+0xba>
 800b98c:	2301      	movs	r3, #1
 800b98e:	4652      	mov	r2, sl
 800b990:	4631      	mov	r1, r6
 800b992:	4628      	mov	r0, r5
 800b994:	47b8      	blx	r7
 800b996:	3001      	adds	r0, #1
 800b998:	f43f af2b 	beq.w	800b7f2 <_printf_float+0xb6>
 800b99c:	f109 0901 	add.w	r9, r9, #1
 800b9a0:	e7e8      	b.n	800b974 <_printf_float+0x238>
 800b9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	dc39      	bgt.n	800ba1c <_printf_float+0x2e0>
 800b9a8:	4a1b      	ldr	r2, [pc, #108]	@ (800ba18 <_printf_float+0x2dc>)
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	4631      	mov	r1, r6
 800b9ae:	4628      	mov	r0, r5
 800b9b0:	47b8      	blx	r7
 800b9b2:	3001      	adds	r0, #1
 800b9b4:	f43f af1d 	beq.w	800b7f2 <_printf_float+0xb6>
 800b9b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b9bc:	ea59 0303 	orrs.w	r3, r9, r3
 800b9c0:	d102      	bne.n	800b9c8 <_printf_float+0x28c>
 800b9c2:	6823      	ldr	r3, [r4, #0]
 800b9c4:	07d9      	lsls	r1, r3, #31
 800b9c6:	d5d7      	bpl.n	800b978 <_printf_float+0x23c>
 800b9c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9cc:	4631      	mov	r1, r6
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	47b8      	blx	r7
 800b9d2:	3001      	adds	r0, #1
 800b9d4:	f43f af0d 	beq.w	800b7f2 <_printf_float+0xb6>
 800b9d8:	f04f 0a00 	mov.w	sl, #0
 800b9dc:	f104 0b1a 	add.w	fp, r4, #26
 800b9e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9e2:	425b      	negs	r3, r3
 800b9e4:	4553      	cmp	r3, sl
 800b9e6:	dc01      	bgt.n	800b9ec <_printf_float+0x2b0>
 800b9e8:	464b      	mov	r3, r9
 800b9ea:	e793      	b.n	800b914 <_printf_float+0x1d8>
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	465a      	mov	r2, fp
 800b9f0:	4631      	mov	r1, r6
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	47b8      	blx	r7
 800b9f6:	3001      	adds	r0, #1
 800b9f8:	f43f aefb 	beq.w	800b7f2 <_printf_float+0xb6>
 800b9fc:	f10a 0a01 	add.w	sl, sl, #1
 800ba00:	e7ee      	b.n	800b9e0 <_printf_float+0x2a4>
 800ba02:	bf00      	nop
 800ba04:	7fefffff 	.word	0x7fefffff
 800ba08:	0800f749 	.word	0x0800f749
 800ba0c:	0800f745 	.word	0x0800f745
 800ba10:	0800f751 	.word	0x0800f751
 800ba14:	0800f74d 	.word	0x0800f74d
 800ba18:	0800f755 	.word	0x0800f755
 800ba1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba22:	4553      	cmp	r3, sl
 800ba24:	bfa8      	it	ge
 800ba26:	4653      	movge	r3, sl
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	4699      	mov	r9, r3
 800ba2c:	dc36      	bgt.n	800ba9c <_printf_float+0x360>
 800ba2e:	f04f 0b00 	mov.w	fp, #0
 800ba32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba36:	f104 021a 	add.w	r2, r4, #26
 800ba3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba3c:	9306      	str	r3, [sp, #24]
 800ba3e:	eba3 0309 	sub.w	r3, r3, r9
 800ba42:	455b      	cmp	r3, fp
 800ba44:	dc31      	bgt.n	800baaa <_printf_float+0x36e>
 800ba46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba48:	459a      	cmp	sl, r3
 800ba4a:	dc3a      	bgt.n	800bac2 <_printf_float+0x386>
 800ba4c:	6823      	ldr	r3, [r4, #0]
 800ba4e:	07da      	lsls	r2, r3, #31
 800ba50:	d437      	bmi.n	800bac2 <_printf_float+0x386>
 800ba52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba54:	ebaa 0903 	sub.w	r9, sl, r3
 800ba58:	9b06      	ldr	r3, [sp, #24]
 800ba5a:	ebaa 0303 	sub.w	r3, sl, r3
 800ba5e:	4599      	cmp	r9, r3
 800ba60:	bfa8      	it	ge
 800ba62:	4699      	movge	r9, r3
 800ba64:	f1b9 0f00 	cmp.w	r9, #0
 800ba68:	dc33      	bgt.n	800bad2 <_printf_float+0x396>
 800ba6a:	f04f 0800 	mov.w	r8, #0
 800ba6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba72:	f104 0b1a 	add.w	fp, r4, #26
 800ba76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba78:	ebaa 0303 	sub.w	r3, sl, r3
 800ba7c:	eba3 0309 	sub.w	r3, r3, r9
 800ba80:	4543      	cmp	r3, r8
 800ba82:	f77f af79 	ble.w	800b978 <_printf_float+0x23c>
 800ba86:	2301      	movs	r3, #1
 800ba88:	465a      	mov	r2, fp
 800ba8a:	4631      	mov	r1, r6
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	47b8      	blx	r7
 800ba90:	3001      	adds	r0, #1
 800ba92:	f43f aeae 	beq.w	800b7f2 <_printf_float+0xb6>
 800ba96:	f108 0801 	add.w	r8, r8, #1
 800ba9a:	e7ec      	b.n	800ba76 <_printf_float+0x33a>
 800ba9c:	4642      	mov	r2, r8
 800ba9e:	4631      	mov	r1, r6
 800baa0:	4628      	mov	r0, r5
 800baa2:	47b8      	blx	r7
 800baa4:	3001      	adds	r0, #1
 800baa6:	d1c2      	bne.n	800ba2e <_printf_float+0x2f2>
 800baa8:	e6a3      	b.n	800b7f2 <_printf_float+0xb6>
 800baaa:	2301      	movs	r3, #1
 800baac:	4631      	mov	r1, r6
 800baae:	4628      	mov	r0, r5
 800bab0:	9206      	str	r2, [sp, #24]
 800bab2:	47b8      	blx	r7
 800bab4:	3001      	adds	r0, #1
 800bab6:	f43f ae9c 	beq.w	800b7f2 <_printf_float+0xb6>
 800baba:	9a06      	ldr	r2, [sp, #24]
 800babc:	f10b 0b01 	add.w	fp, fp, #1
 800bac0:	e7bb      	b.n	800ba3a <_printf_float+0x2fe>
 800bac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bac6:	4631      	mov	r1, r6
 800bac8:	4628      	mov	r0, r5
 800baca:	47b8      	blx	r7
 800bacc:	3001      	adds	r0, #1
 800bace:	d1c0      	bne.n	800ba52 <_printf_float+0x316>
 800bad0:	e68f      	b.n	800b7f2 <_printf_float+0xb6>
 800bad2:	9a06      	ldr	r2, [sp, #24]
 800bad4:	464b      	mov	r3, r9
 800bad6:	4442      	add	r2, r8
 800bad8:	4631      	mov	r1, r6
 800bada:	4628      	mov	r0, r5
 800badc:	47b8      	blx	r7
 800bade:	3001      	adds	r0, #1
 800bae0:	d1c3      	bne.n	800ba6a <_printf_float+0x32e>
 800bae2:	e686      	b.n	800b7f2 <_printf_float+0xb6>
 800bae4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bae8:	f1ba 0f01 	cmp.w	sl, #1
 800baec:	dc01      	bgt.n	800baf2 <_printf_float+0x3b6>
 800baee:	07db      	lsls	r3, r3, #31
 800baf0:	d536      	bpl.n	800bb60 <_printf_float+0x424>
 800baf2:	2301      	movs	r3, #1
 800baf4:	4642      	mov	r2, r8
 800baf6:	4631      	mov	r1, r6
 800baf8:	4628      	mov	r0, r5
 800bafa:	47b8      	blx	r7
 800bafc:	3001      	adds	r0, #1
 800bafe:	f43f ae78 	beq.w	800b7f2 <_printf_float+0xb6>
 800bb02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb06:	4631      	mov	r1, r6
 800bb08:	4628      	mov	r0, r5
 800bb0a:	47b8      	blx	r7
 800bb0c:	3001      	adds	r0, #1
 800bb0e:	f43f ae70 	beq.w	800b7f2 <_printf_float+0xb6>
 800bb12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb16:	2200      	movs	r2, #0
 800bb18:	2300      	movs	r3, #0
 800bb1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb1e:	f7f4 ffe3 	bl	8000ae8 <__aeabi_dcmpeq>
 800bb22:	b9c0      	cbnz	r0, 800bb56 <_printf_float+0x41a>
 800bb24:	4653      	mov	r3, sl
 800bb26:	f108 0201 	add.w	r2, r8, #1
 800bb2a:	4631      	mov	r1, r6
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	47b8      	blx	r7
 800bb30:	3001      	adds	r0, #1
 800bb32:	d10c      	bne.n	800bb4e <_printf_float+0x412>
 800bb34:	e65d      	b.n	800b7f2 <_printf_float+0xb6>
 800bb36:	2301      	movs	r3, #1
 800bb38:	465a      	mov	r2, fp
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	47b8      	blx	r7
 800bb40:	3001      	adds	r0, #1
 800bb42:	f43f ae56 	beq.w	800b7f2 <_printf_float+0xb6>
 800bb46:	f108 0801 	add.w	r8, r8, #1
 800bb4a:	45d0      	cmp	r8, sl
 800bb4c:	dbf3      	blt.n	800bb36 <_printf_float+0x3fa>
 800bb4e:	464b      	mov	r3, r9
 800bb50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bb54:	e6df      	b.n	800b916 <_printf_float+0x1da>
 800bb56:	f04f 0800 	mov.w	r8, #0
 800bb5a:	f104 0b1a 	add.w	fp, r4, #26
 800bb5e:	e7f4      	b.n	800bb4a <_printf_float+0x40e>
 800bb60:	2301      	movs	r3, #1
 800bb62:	4642      	mov	r2, r8
 800bb64:	e7e1      	b.n	800bb2a <_printf_float+0x3ee>
 800bb66:	2301      	movs	r3, #1
 800bb68:	464a      	mov	r2, r9
 800bb6a:	4631      	mov	r1, r6
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	47b8      	blx	r7
 800bb70:	3001      	adds	r0, #1
 800bb72:	f43f ae3e 	beq.w	800b7f2 <_printf_float+0xb6>
 800bb76:	f108 0801 	add.w	r8, r8, #1
 800bb7a:	68e3      	ldr	r3, [r4, #12]
 800bb7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb7e:	1a5b      	subs	r3, r3, r1
 800bb80:	4543      	cmp	r3, r8
 800bb82:	dcf0      	bgt.n	800bb66 <_printf_float+0x42a>
 800bb84:	e6fc      	b.n	800b980 <_printf_float+0x244>
 800bb86:	f04f 0800 	mov.w	r8, #0
 800bb8a:	f104 0919 	add.w	r9, r4, #25
 800bb8e:	e7f4      	b.n	800bb7a <_printf_float+0x43e>

0800bb90 <_printf_common>:
 800bb90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb94:	4616      	mov	r6, r2
 800bb96:	4698      	mov	r8, r3
 800bb98:	688a      	ldr	r2, [r1, #8]
 800bb9a:	690b      	ldr	r3, [r1, #16]
 800bb9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bba0:	4293      	cmp	r3, r2
 800bba2:	bfb8      	it	lt
 800bba4:	4613      	movlt	r3, r2
 800bba6:	6033      	str	r3, [r6, #0]
 800bba8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bbac:	4607      	mov	r7, r0
 800bbae:	460c      	mov	r4, r1
 800bbb0:	b10a      	cbz	r2, 800bbb6 <_printf_common+0x26>
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	6033      	str	r3, [r6, #0]
 800bbb6:	6823      	ldr	r3, [r4, #0]
 800bbb8:	0699      	lsls	r1, r3, #26
 800bbba:	bf42      	ittt	mi
 800bbbc:	6833      	ldrmi	r3, [r6, #0]
 800bbbe:	3302      	addmi	r3, #2
 800bbc0:	6033      	strmi	r3, [r6, #0]
 800bbc2:	6825      	ldr	r5, [r4, #0]
 800bbc4:	f015 0506 	ands.w	r5, r5, #6
 800bbc8:	d106      	bne.n	800bbd8 <_printf_common+0x48>
 800bbca:	f104 0a19 	add.w	sl, r4, #25
 800bbce:	68e3      	ldr	r3, [r4, #12]
 800bbd0:	6832      	ldr	r2, [r6, #0]
 800bbd2:	1a9b      	subs	r3, r3, r2
 800bbd4:	42ab      	cmp	r3, r5
 800bbd6:	dc26      	bgt.n	800bc26 <_printf_common+0x96>
 800bbd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bbdc:	6822      	ldr	r2, [r4, #0]
 800bbde:	3b00      	subs	r3, #0
 800bbe0:	bf18      	it	ne
 800bbe2:	2301      	movne	r3, #1
 800bbe4:	0692      	lsls	r2, r2, #26
 800bbe6:	d42b      	bmi.n	800bc40 <_printf_common+0xb0>
 800bbe8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bbec:	4641      	mov	r1, r8
 800bbee:	4638      	mov	r0, r7
 800bbf0:	47c8      	blx	r9
 800bbf2:	3001      	adds	r0, #1
 800bbf4:	d01e      	beq.n	800bc34 <_printf_common+0xa4>
 800bbf6:	6823      	ldr	r3, [r4, #0]
 800bbf8:	6922      	ldr	r2, [r4, #16]
 800bbfa:	f003 0306 	and.w	r3, r3, #6
 800bbfe:	2b04      	cmp	r3, #4
 800bc00:	bf02      	ittt	eq
 800bc02:	68e5      	ldreq	r5, [r4, #12]
 800bc04:	6833      	ldreq	r3, [r6, #0]
 800bc06:	1aed      	subeq	r5, r5, r3
 800bc08:	68a3      	ldr	r3, [r4, #8]
 800bc0a:	bf0c      	ite	eq
 800bc0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc10:	2500      	movne	r5, #0
 800bc12:	4293      	cmp	r3, r2
 800bc14:	bfc4      	itt	gt
 800bc16:	1a9b      	subgt	r3, r3, r2
 800bc18:	18ed      	addgt	r5, r5, r3
 800bc1a:	2600      	movs	r6, #0
 800bc1c:	341a      	adds	r4, #26
 800bc1e:	42b5      	cmp	r5, r6
 800bc20:	d11a      	bne.n	800bc58 <_printf_common+0xc8>
 800bc22:	2000      	movs	r0, #0
 800bc24:	e008      	b.n	800bc38 <_printf_common+0xa8>
 800bc26:	2301      	movs	r3, #1
 800bc28:	4652      	mov	r2, sl
 800bc2a:	4641      	mov	r1, r8
 800bc2c:	4638      	mov	r0, r7
 800bc2e:	47c8      	blx	r9
 800bc30:	3001      	adds	r0, #1
 800bc32:	d103      	bne.n	800bc3c <_printf_common+0xac>
 800bc34:	f04f 30ff 	mov.w	r0, #4294967295
 800bc38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc3c:	3501      	adds	r5, #1
 800bc3e:	e7c6      	b.n	800bbce <_printf_common+0x3e>
 800bc40:	18e1      	adds	r1, r4, r3
 800bc42:	1c5a      	adds	r2, r3, #1
 800bc44:	2030      	movs	r0, #48	@ 0x30
 800bc46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc4a:	4422      	add	r2, r4
 800bc4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc54:	3302      	adds	r3, #2
 800bc56:	e7c7      	b.n	800bbe8 <_printf_common+0x58>
 800bc58:	2301      	movs	r3, #1
 800bc5a:	4622      	mov	r2, r4
 800bc5c:	4641      	mov	r1, r8
 800bc5e:	4638      	mov	r0, r7
 800bc60:	47c8      	blx	r9
 800bc62:	3001      	adds	r0, #1
 800bc64:	d0e6      	beq.n	800bc34 <_printf_common+0xa4>
 800bc66:	3601      	adds	r6, #1
 800bc68:	e7d9      	b.n	800bc1e <_printf_common+0x8e>
	...

0800bc6c <_printf_i>:
 800bc6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc70:	7e0f      	ldrb	r7, [r1, #24]
 800bc72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc74:	2f78      	cmp	r7, #120	@ 0x78
 800bc76:	4691      	mov	r9, r2
 800bc78:	4680      	mov	r8, r0
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	469a      	mov	sl, r3
 800bc7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc82:	d807      	bhi.n	800bc94 <_printf_i+0x28>
 800bc84:	2f62      	cmp	r7, #98	@ 0x62
 800bc86:	d80a      	bhi.n	800bc9e <_printf_i+0x32>
 800bc88:	2f00      	cmp	r7, #0
 800bc8a:	f000 80d1 	beq.w	800be30 <_printf_i+0x1c4>
 800bc8e:	2f58      	cmp	r7, #88	@ 0x58
 800bc90:	f000 80b8 	beq.w	800be04 <_printf_i+0x198>
 800bc94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc9c:	e03a      	b.n	800bd14 <_printf_i+0xa8>
 800bc9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bca2:	2b15      	cmp	r3, #21
 800bca4:	d8f6      	bhi.n	800bc94 <_printf_i+0x28>
 800bca6:	a101      	add	r1, pc, #4	@ (adr r1, 800bcac <_printf_i+0x40>)
 800bca8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bcac:	0800bd05 	.word	0x0800bd05
 800bcb0:	0800bd19 	.word	0x0800bd19
 800bcb4:	0800bc95 	.word	0x0800bc95
 800bcb8:	0800bc95 	.word	0x0800bc95
 800bcbc:	0800bc95 	.word	0x0800bc95
 800bcc0:	0800bc95 	.word	0x0800bc95
 800bcc4:	0800bd19 	.word	0x0800bd19
 800bcc8:	0800bc95 	.word	0x0800bc95
 800bccc:	0800bc95 	.word	0x0800bc95
 800bcd0:	0800bc95 	.word	0x0800bc95
 800bcd4:	0800bc95 	.word	0x0800bc95
 800bcd8:	0800be17 	.word	0x0800be17
 800bcdc:	0800bd43 	.word	0x0800bd43
 800bce0:	0800bdd1 	.word	0x0800bdd1
 800bce4:	0800bc95 	.word	0x0800bc95
 800bce8:	0800bc95 	.word	0x0800bc95
 800bcec:	0800be39 	.word	0x0800be39
 800bcf0:	0800bc95 	.word	0x0800bc95
 800bcf4:	0800bd43 	.word	0x0800bd43
 800bcf8:	0800bc95 	.word	0x0800bc95
 800bcfc:	0800bc95 	.word	0x0800bc95
 800bd00:	0800bdd9 	.word	0x0800bdd9
 800bd04:	6833      	ldr	r3, [r6, #0]
 800bd06:	1d1a      	adds	r2, r3, #4
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	6032      	str	r2, [r6, #0]
 800bd0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd14:	2301      	movs	r3, #1
 800bd16:	e09c      	b.n	800be52 <_printf_i+0x1e6>
 800bd18:	6833      	ldr	r3, [r6, #0]
 800bd1a:	6820      	ldr	r0, [r4, #0]
 800bd1c:	1d19      	adds	r1, r3, #4
 800bd1e:	6031      	str	r1, [r6, #0]
 800bd20:	0606      	lsls	r6, r0, #24
 800bd22:	d501      	bpl.n	800bd28 <_printf_i+0xbc>
 800bd24:	681d      	ldr	r5, [r3, #0]
 800bd26:	e003      	b.n	800bd30 <_printf_i+0xc4>
 800bd28:	0645      	lsls	r5, r0, #25
 800bd2a:	d5fb      	bpl.n	800bd24 <_printf_i+0xb8>
 800bd2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd30:	2d00      	cmp	r5, #0
 800bd32:	da03      	bge.n	800bd3c <_printf_i+0xd0>
 800bd34:	232d      	movs	r3, #45	@ 0x2d
 800bd36:	426d      	negs	r5, r5
 800bd38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd3c:	4858      	ldr	r0, [pc, #352]	@ (800bea0 <_printf_i+0x234>)
 800bd3e:	230a      	movs	r3, #10
 800bd40:	e011      	b.n	800bd66 <_printf_i+0xfa>
 800bd42:	6821      	ldr	r1, [r4, #0]
 800bd44:	6833      	ldr	r3, [r6, #0]
 800bd46:	0608      	lsls	r0, r1, #24
 800bd48:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd4c:	d402      	bmi.n	800bd54 <_printf_i+0xe8>
 800bd4e:	0649      	lsls	r1, r1, #25
 800bd50:	bf48      	it	mi
 800bd52:	b2ad      	uxthmi	r5, r5
 800bd54:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd56:	4852      	ldr	r0, [pc, #328]	@ (800bea0 <_printf_i+0x234>)
 800bd58:	6033      	str	r3, [r6, #0]
 800bd5a:	bf14      	ite	ne
 800bd5c:	230a      	movne	r3, #10
 800bd5e:	2308      	moveq	r3, #8
 800bd60:	2100      	movs	r1, #0
 800bd62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd66:	6866      	ldr	r6, [r4, #4]
 800bd68:	60a6      	str	r6, [r4, #8]
 800bd6a:	2e00      	cmp	r6, #0
 800bd6c:	db05      	blt.n	800bd7a <_printf_i+0x10e>
 800bd6e:	6821      	ldr	r1, [r4, #0]
 800bd70:	432e      	orrs	r6, r5
 800bd72:	f021 0104 	bic.w	r1, r1, #4
 800bd76:	6021      	str	r1, [r4, #0]
 800bd78:	d04b      	beq.n	800be12 <_printf_i+0x1a6>
 800bd7a:	4616      	mov	r6, r2
 800bd7c:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd80:	fb03 5711 	mls	r7, r3, r1, r5
 800bd84:	5dc7      	ldrb	r7, [r0, r7]
 800bd86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd8a:	462f      	mov	r7, r5
 800bd8c:	42bb      	cmp	r3, r7
 800bd8e:	460d      	mov	r5, r1
 800bd90:	d9f4      	bls.n	800bd7c <_printf_i+0x110>
 800bd92:	2b08      	cmp	r3, #8
 800bd94:	d10b      	bne.n	800bdae <_printf_i+0x142>
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	07df      	lsls	r7, r3, #31
 800bd9a:	d508      	bpl.n	800bdae <_printf_i+0x142>
 800bd9c:	6923      	ldr	r3, [r4, #16]
 800bd9e:	6861      	ldr	r1, [r4, #4]
 800bda0:	4299      	cmp	r1, r3
 800bda2:	bfde      	ittt	le
 800bda4:	2330      	movle	r3, #48	@ 0x30
 800bda6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bdaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bdae:	1b92      	subs	r2, r2, r6
 800bdb0:	6122      	str	r2, [r4, #16]
 800bdb2:	f8cd a000 	str.w	sl, [sp]
 800bdb6:	464b      	mov	r3, r9
 800bdb8:	aa03      	add	r2, sp, #12
 800bdba:	4621      	mov	r1, r4
 800bdbc:	4640      	mov	r0, r8
 800bdbe:	f7ff fee7 	bl	800bb90 <_printf_common>
 800bdc2:	3001      	adds	r0, #1
 800bdc4:	d14a      	bne.n	800be5c <_printf_i+0x1f0>
 800bdc6:	f04f 30ff 	mov.w	r0, #4294967295
 800bdca:	b004      	add	sp, #16
 800bdcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdd0:	6823      	ldr	r3, [r4, #0]
 800bdd2:	f043 0320 	orr.w	r3, r3, #32
 800bdd6:	6023      	str	r3, [r4, #0]
 800bdd8:	4832      	ldr	r0, [pc, #200]	@ (800bea4 <_printf_i+0x238>)
 800bdda:	2778      	movs	r7, #120	@ 0x78
 800bddc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bde0:	6823      	ldr	r3, [r4, #0]
 800bde2:	6831      	ldr	r1, [r6, #0]
 800bde4:	061f      	lsls	r7, r3, #24
 800bde6:	f851 5b04 	ldr.w	r5, [r1], #4
 800bdea:	d402      	bmi.n	800bdf2 <_printf_i+0x186>
 800bdec:	065f      	lsls	r7, r3, #25
 800bdee:	bf48      	it	mi
 800bdf0:	b2ad      	uxthmi	r5, r5
 800bdf2:	6031      	str	r1, [r6, #0]
 800bdf4:	07d9      	lsls	r1, r3, #31
 800bdf6:	bf44      	itt	mi
 800bdf8:	f043 0320 	orrmi.w	r3, r3, #32
 800bdfc:	6023      	strmi	r3, [r4, #0]
 800bdfe:	b11d      	cbz	r5, 800be08 <_printf_i+0x19c>
 800be00:	2310      	movs	r3, #16
 800be02:	e7ad      	b.n	800bd60 <_printf_i+0xf4>
 800be04:	4826      	ldr	r0, [pc, #152]	@ (800bea0 <_printf_i+0x234>)
 800be06:	e7e9      	b.n	800bddc <_printf_i+0x170>
 800be08:	6823      	ldr	r3, [r4, #0]
 800be0a:	f023 0320 	bic.w	r3, r3, #32
 800be0e:	6023      	str	r3, [r4, #0]
 800be10:	e7f6      	b.n	800be00 <_printf_i+0x194>
 800be12:	4616      	mov	r6, r2
 800be14:	e7bd      	b.n	800bd92 <_printf_i+0x126>
 800be16:	6833      	ldr	r3, [r6, #0]
 800be18:	6825      	ldr	r5, [r4, #0]
 800be1a:	6961      	ldr	r1, [r4, #20]
 800be1c:	1d18      	adds	r0, r3, #4
 800be1e:	6030      	str	r0, [r6, #0]
 800be20:	062e      	lsls	r6, r5, #24
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	d501      	bpl.n	800be2a <_printf_i+0x1be>
 800be26:	6019      	str	r1, [r3, #0]
 800be28:	e002      	b.n	800be30 <_printf_i+0x1c4>
 800be2a:	0668      	lsls	r0, r5, #25
 800be2c:	d5fb      	bpl.n	800be26 <_printf_i+0x1ba>
 800be2e:	8019      	strh	r1, [r3, #0]
 800be30:	2300      	movs	r3, #0
 800be32:	6123      	str	r3, [r4, #16]
 800be34:	4616      	mov	r6, r2
 800be36:	e7bc      	b.n	800bdb2 <_printf_i+0x146>
 800be38:	6833      	ldr	r3, [r6, #0]
 800be3a:	1d1a      	adds	r2, r3, #4
 800be3c:	6032      	str	r2, [r6, #0]
 800be3e:	681e      	ldr	r6, [r3, #0]
 800be40:	6862      	ldr	r2, [r4, #4]
 800be42:	2100      	movs	r1, #0
 800be44:	4630      	mov	r0, r6
 800be46:	f7f4 f9d3 	bl	80001f0 <memchr>
 800be4a:	b108      	cbz	r0, 800be50 <_printf_i+0x1e4>
 800be4c:	1b80      	subs	r0, r0, r6
 800be4e:	6060      	str	r0, [r4, #4]
 800be50:	6863      	ldr	r3, [r4, #4]
 800be52:	6123      	str	r3, [r4, #16]
 800be54:	2300      	movs	r3, #0
 800be56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be5a:	e7aa      	b.n	800bdb2 <_printf_i+0x146>
 800be5c:	6923      	ldr	r3, [r4, #16]
 800be5e:	4632      	mov	r2, r6
 800be60:	4649      	mov	r1, r9
 800be62:	4640      	mov	r0, r8
 800be64:	47d0      	blx	sl
 800be66:	3001      	adds	r0, #1
 800be68:	d0ad      	beq.n	800bdc6 <_printf_i+0x15a>
 800be6a:	6823      	ldr	r3, [r4, #0]
 800be6c:	079b      	lsls	r3, r3, #30
 800be6e:	d413      	bmi.n	800be98 <_printf_i+0x22c>
 800be70:	68e0      	ldr	r0, [r4, #12]
 800be72:	9b03      	ldr	r3, [sp, #12]
 800be74:	4298      	cmp	r0, r3
 800be76:	bfb8      	it	lt
 800be78:	4618      	movlt	r0, r3
 800be7a:	e7a6      	b.n	800bdca <_printf_i+0x15e>
 800be7c:	2301      	movs	r3, #1
 800be7e:	4632      	mov	r2, r6
 800be80:	4649      	mov	r1, r9
 800be82:	4640      	mov	r0, r8
 800be84:	47d0      	blx	sl
 800be86:	3001      	adds	r0, #1
 800be88:	d09d      	beq.n	800bdc6 <_printf_i+0x15a>
 800be8a:	3501      	adds	r5, #1
 800be8c:	68e3      	ldr	r3, [r4, #12]
 800be8e:	9903      	ldr	r1, [sp, #12]
 800be90:	1a5b      	subs	r3, r3, r1
 800be92:	42ab      	cmp	r3, r5
 800be94:	dcf2      	bgt.n	800be7c <_printf_i+0x210>
 800be96:	e7eb      	b.n	800be70 <_printf_i+0x204>
 800be98:	2500      	movs	r5, #0
 800be9a:	f104 0619 	add.w	r6, r4, #25
 800be9e:	e7f5      	b.n	800be8c <_printf_i+0x220>
 800bea0:	0800f757 	.word	0x0800f757
 800bea4:	0800f768 	.word	0x0800f768

0800bea8 <std>:
 800bea8:	2300      	movs	r3, #0
 800beaa:	b510      	push	{r4, lr}
 800beac:	4604      	mov	r4, r0
 800beae:	e9c0 3300 	strd	r3, r3, [r0]
 800beb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800beb6:	6083      	str	r3, [r0, #8]
 800beb8:	8181      	strh	r1, [r0, #12]
 800beba:	6643      	str	r3, [r0, #100]	@ 0x64
 800bebc:	81c2      	strh	r2, [r0, #14]
 800bebe:	6183      	str	r3, [r0, #24]
 800bec0:	4619      	mov	r1, r3
 800bec2:	2208      	movs	r2, #8
 800bec4:	305c      	adds	r0, #92	@ 0x5c
 800bec6:	f000 fa09 	bl	800c2dc <memset>
 800beca:	4b0d      	ldr	r3, [pc, #52]	@ (800bf00 <std+0x58>)
 800becc:	6263      	str	r3, [r4, #36]	@ 0x24
 800bece:	4b0d      	ldr	r3, [pc, #52]	@ (800bf04 <std+0x5c>)
 800bed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bed2:	4b0d      	ldr	r3, [pc, #52]	@ (800bf08 <std+0x60>)
 800bed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bed6:	4b0d      	ldr	r3, [pc, #52]	@ (800bf0c <std+0x64>)
 800bed8:	6323      	str	r3, [r4, #48]	@ 0x30
 800beda:	4b0d      	ldr	r3, [pc, #52]	@ (800bf10 <std+0x68>)
 800bedc:	6224      	str	r4, [r4, #32]
 800bede:	429c      	cmp	r4, r3
 800bee0:	d006      	beq.n	800bef0 <std+0x48>
 800bee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bee6:	4294      	cmp	r4, r2
 800bee8:	d002      	beq.n	800bef0 <std+0x48>
 800beea:	33d0      	adds	r3, #208	@ 0xd0
 800beec:	429c      	cmp	r4, r3
 800beee:	d105      	bne.n	800befc <std+0x54>
 800bef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bef8:	f000 ba66 	b.w	800c3c8 <__retarget_lock_init_recursive>
 800befc:	bd10      	pop	{r4, pc}
 800befe:	bf00      	nop
 800bf00:	0800c10d 	.word	0x0800c10d
 800bf04:	0800c12f 	.word	0x0800c12f
 800bf08:	0800c167 	.word	0x0800c167
 800bf0c:	0800c18b 	.word	0x0800c18b
 800bf10:	2000d520 	.word	0x2000d520

0800bf14 <stdio_exit_handler>:
 800bf14:	4a02      	ldr	r2, [pc, #8]	@ (800bf20 <stdio_exit_handler+0xc>)
 800bf16:	4903      	ldr	r1, [pc, #12]	@ (800bf24 <stdio_exit_handler+0x10>)
 800bf18:	4803      	ldr	r0, [pc, #12]	@ (800bf28 <stdio_exit_handler+0x14>)
 800bf1a:	f000 b869 	b.w	800bff0 <_fwalk_sglue>
 800bf1e:	bf00      	nop
 800bf20:	20000024 	.word	0x20000024
 800bf24:	0800dd95 	.word	0x0800dd95
 800bf28:	200001a0 	.word	0x200001a0

0800bf2c <cleanup_stdio>:
 800bf2c:	6841      	ldr	r1, [r0, #4]
 800bf2e:	4b0c      	ldr	r3, [pc, #48]	@ (800bf60 <cleanup_stdio+0x34>)
 800bf30:	4299      	cmp	r1, r3
 800bf32:	b510      	push	{r4, lr}
 800bf34:	4604      	mov	r4, r0
 800bf36:	d001      	beq.n	800bf3c <cleanup_stdio+0x10>
 800bf38:	f001 ff2c 	bl	800dd94 <_fflush_r>
 800bf3c:	68a1      	ldr	r1, [r4, #8]
 800bf3e:	4b09      	ldr	r3, [pc, #36]	@ (800bf64 <cleanup_stdio+0x38>)
 800bf40:	4299      	cmp	r1, r3
 800bf42:	d002      	beq.n	800bf4a <cleanup_stdio+0x1e>
 800bf44:	4620      	mov	r0, r4
 800bf46:	f001 ff25 	bl	800dd94 <_fflush_r>
 800bf4a:	68e1      	ldr	r1, [r4, #12]
 800bf4c:	4b06      	ldr	r3, [pc, #24]	@ (800bf68 <cleanup_stdio+0x3c>)
 800bf4e:	4299      	cmp	r1, r3
 800bf50:	d004      	beq.n	800bf5c <cleanup_stdio+0x30>
 800bf52:	4620      	mov	r0, r4
 800bf54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf58:	f001 bf1c 	b.w	800dd94 <_fflush_r>
 800bf5c:	bd10      	pop	{r4, pc}
 800bf5e:	bf00      	nop
 800bf60:	2000d520 	.word	0x2000d520
 800bf64:	2000d588 	.word	0x2000d588
 800bf68:	2000d5f0 	.word	0x2000d5f0

0800bf6c <global_stdio_init.part.0>:
 800bf6c:	b510      	push	{r4, lr}
 800bf6e:	4b0b      	ldr	r3, [pc, #44]	@ (800bf9c <global_stdio_init.part.0+0x30>)
 800bf70:	4c0b      	ldr	r4, [pc, #44]	@ (800bfa0 <global_stdio_init.part.0+0x34>)
 800bf72:	4a0c      	ldr	r2, [pc, #48]	@ (800bfa4 <global_stdio_init.part.0+0x38>)
 800bf74:	601a      	str	r2, [r3, #0]
 800bf76:	4620      	mov	r0, r4
 800bf78:	2200      	movs	r2, #0
 800bf7a:	2104      	movs	r1, #4
 800bf7c:	f7ff ff94 	bl	800bea8 <std>
 800bf80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf84:	2201      	movs	r2, #1
 800bf86:	2109      	movs	r1, #9
 800bf88:	f7ff ff8e 	bl	800bea8 <std>
 800bf8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bf90:	2202      	movs	r2, #2
 800bf92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf96:	2112      	movs	r1, #18
 800bf98:	f7ff bf86 	b.w	800bea8 <std>
 800bf9c:	2000d658 	.word	0x2000d658
 800bfa0:	2000d520 	.word	0x2000d520
 800bfa4:	0800bf15 	.word	0x0800bf15

0800bfa8 <__sfp_lock_acquire>:
 800bfa8:	4801      	ldr	r0, [pc, #4]	@ (800bfb0 <__sfp_lock_acquire+0x8>)
 800bfaa:	f000 ba0e 	b.w	800c3ca <__retarget_lock_acquire_recursive>
 800bfae:	bf00      	nop
 800bfb0:	2000d661 	.word	0x2000d661

0800bfb4 <__sfp_lock_release>:
 800bfb4:	4801      	ldr	r0, [pc, #4]	@ (800bfbc <__sfp_lock_release+0x8>)
 800bfb6:	f000 ba09 	b.w	800c3cc <__retarget_lock_release_recursive>
 800bfba:	bf00      	nop
 800bfbc:	2000d661 	.word	0x2000d661

0800bfc0 <__sinit>:
 800bfc0:	b510      	push	{r4, lr}
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	f7ff fff0 	bl	800bfa8 <__sfp_lock_acquire>
 800bfc8:	6a23      	ldr	r3, [r4, #32]
 800bfca:	b11b      	cbz	r3, 800bfd4 <__sinit+0x14>
 800bfcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfd0:	f7ff bff0 	b.w	800bfb4 <__sfp_lock_release>
 800bfd4:	4b04      	ldr	r3, [pc, #16]	@ (800bfe8 <__sinit+0x28>)
 800bfd6:	6223      	str	r3, [r4, #32]
 800bfd8:	4b04      	ldr	r3, [pc, #16]	@ (800bfec <__sinit+0x2c>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d1f5      	bne.n	800bfcc <__sinit+0xc>
 800bfe0:	f7ff ffc4 	bl	800bf6c <global_stdio_init.part.0>
 800bfe4:	e7f2      	b.n	800bfcc <__sinit+0xc>
 800bfe6:	bf00      	nop
 800bfe8:	0800bf2d 	.word	0x0800bf2d
 800bfec:	2000d658 	.word	0x2000d658

0800bff0 <_fwalk_sglue>:
 800bff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bff4:	4607      	mov	r7, r0
 800bff6:	4688      	mov	r8, r1
 800bff8:	4614      	mov	r4, r2
 800bffa:	2600      	movs	r6, #0
 800bffc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c000:	f1b9 0901 	subs.w	r9, r9, #1
 800c004:	d505      	bpl.n	800c012 <_fwalk_sglue+0x22>
 800c006:	6824      	ldr	r4, [r4, #0]
 800c008:	2c00      	cmp	r4, #0
 800c00a:	d1f7      	bne.n	800bffc <_fwalk_sglue+0xc>
 800c00c:	4630      	mov	r0, r6
 800c00e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c012:	89ab      	ldrh	r3, [r5, #12]
 800c014:	2b01      	cmp	r3, #1
 800c016:	d907      	bls.n	800c028 <_fwalk_sglue+0x38>
 800c018:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c01c:	3301      	adds	r3, #1
 800c01e:	d003      	beq.n	800c028 <_fwalk_sglue+0x38>
 800c020:	4629      	mov	r1, r5
 800c022:	4638      	mov	r0, r7
 800c024:	47c0      	blx	r8
 800c026:	4306      	orrs	r6, r0
 800c028:	3568      	adds	r5, #104	@ 0x68
 800c02a:	e7e9      	b.n	800c000 <_fwalk_sglue+0x10>

0800c02c <iprintf>:
 800c02c:	b40f      	push	{r0, r1, r2, r3}
 800c02e:	b507      	push	{r0, r1, r2, lr}
 800c030:	4906      	ldr	r1, [pc, #24]	@ (800c04c <iprintf+0x20>)
 800c032:	ab04      	add	r3, sp, #16
 800c034:	6808      	ldr	r0, [r1, #0]
 800c036:	f853 2b04 	ldr.w	r2, [r3], #4
 800c03a:	6881      	ldr	r1, [r0, #8]
 800c03c:	9301      	str	r3, [sp, #4]
 800c03e:	f001 fd0d 	bl	800da5c <_vfiprintf_r>
 800c042:	b003      	add	sp, #12
 800c044:	f85d eb04 	ldr.w	lr, [sp], #4
 800c048:	b004      	add	sp, #16
 800c04a:	4770      	bx	lr
 800c04c:	2000019c 	.word	0x2000019c

0800c050 <_puts_r>:
 800c050:	6a03      	ldr	r3, [r0, #32]
 800c052:	b570      	push	{r4, r5, r6, lr}
 800c054:	6884      	ldr	r4, [r0, #8]
 800c056:	4605      	mov	r5, r0
 800c058:	460e      	mov	r6, r1
 800c05a:	b90b      	cbnz	r3, 800c060 <_puts_r+0x10>
 800c05c:	f7ff ffb0 	bl	800bfc0 <__sinit>
 800c060:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c062:	07db      	lsls	r3, r3, #31
 800c064:	d405      	bmi.n	800c072 <_puts_r+0x22>
 800c066:	89a3      	ldrh	r3, [r4, #12]
 800c068:	0598      	lsls	r0, r3, #22
 800c06a:	d402      	bmi.n	800c072 <_puts_r+0x22>
 800c06c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c06e:	f000 f9ac 	bl	800c3ca <__retarget_lock_acquire_recursive>
 800c072:	89a3      	ldrh	r3, [r4, #12]
 800c074:	0719      	lsls	r1, r3, #28
 800c076:	d502      	bpl.n	800c07e <_puts_r+0x2e>
 800c078:	6923      	ldr	r3, [r4, #16]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d135      	bne.n	800c0ea <_puts_r+0x9a>
 800c07e:	4621      	mov	r1, r4
 800c080:	4628      	mov	r0, r5
 800c082:	f000 f8c5 	bl	800c210 <__swsetup_r>
 800c086:	b380      	cbz	r0, 800c0ea <_puts_r+0x9a>
 800c088:	f04f 35ff 	mov.w	r5, #4294967295
 800c08c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c08e:	07da      	lsls	r2, r3, #31
 800c090:	d405      	bmi.n	800c09e <_puts_r+0x4e>
 800c092:	89a3      	ldrh	r3, [r4, #12]
 800c094:	059b      	lsls	r3, r3, #22
 800c096:	d402      	bmi.n	800c09e <_puts_r+0x4e>
 800c098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c09a:	f000 f997 	bl	800c3cc <__retarget_lock_release_recursive>
 800c09e:	4628      	mov	r0, r5
 800c0a0:	bd70      	pop	{r4, r5, r6, pc}
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	da04      	bge.n	800c0b0 <_puts_r+0x60>
 800c0a6:	69a2      	ldr	r2, [r4, #24]
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	dc17      	bgt.n	800c0dc <_puts_r+0x8c>
 800c0ac:	290a      	cmp	r1, #10
 800c0ae:	d015      	beq.n	800c0dc <_puts_r+0x8c>
 800c0b0:	6823      	ldr	r3, [r4, #0]
 800c0b2:	1c5a      	adds	r2, r3, #1
 800c0b4:	6022      	str	r2, [r4, #0]
 800c0b6:	7019      	strb	r1, [r3, #0]
 800c0b8:	68a3      	ldr	r3, [r4, #8]
 800c0ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	60a3      	str	r3, [r4, #8]
 800c0c2:	2900      	cmp	r1, #0
 800c0c4:	d1ed      	bne.n	800c0a2 <_puts_r+0x52>
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	da11      	bge.n	800c0ee <_puts_r+0x9e>
 800c0ca:	4622      	mov	r2, r4
 800c0cc:	210a      	movs	r1, #10
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	f000 f85f 	bl	800c192 <__swbuf_r>
 800c0d4:	3001      	adds	r0, #1
 800c0d6:	d0d7      	beq.n	800c088 <_puts_r+0x38>
 800c0d8:	250a      	movs	r5, #10
 800c0da:	e7d7      	b.n	800c08c <_puts_r+0x3c>
 800c0dc:	4622      	mov	r2, r4
 800c0de:	4628      	mov	r0, r5
 800c0e0:	f000 f857 	bl	800c192 <__swbuf_r>
 800c0e4:	3001      	adds	r0, #1
 800c0e6:	d1e7      	bne.n	800c0b8 <_puts_r+0x68>
 800c0e8:	e7ce      	b.n	800c088 <_puts_r+0x38>
 800c0ea:	3e01      	subs	r6, #1
 800c0ec:	e7e4      	b.n	800c0b8 <_puts_r+0x68>
 800c0ee:	6823      	ldr	r3, [r4, #0]
 800c0f0:	1c5a      	adds	r2, r3, #1
 800c0f2:	6022      	str	r2, [r4, #0]
 800c0f4:	220a      	movs	r2, #10
 800c0f6:	701a      	strb	r2, [r3, #0]
 800c0f8:	e7ee      	b.n	800c0d8 <_puts_r+0x88>
	...

0800c0fc <puts>:
 800c0fc:	4b02      	ldr	r3, [pc, #8]	@ (800c108 <puts+0xc>)
 800c0fe:	4601      	mov	r1, r0
 800c100:	6818      	ldr	r0, [r3, #0]
 800c102:	f7ff bfa5 	b.w	800c050 <_puts_r>
 800c106:	bf00      	nop
 800c108:	2000019c 	.word	0x2000019c

0800c10c <__sread>:
 800c10c:	b510      	push	{r4, lr}
 800c10e:	460c      	mov	r4, r1
 800c110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c114:	f000 f910 	bl	800c338 <_read_r>
 800c118:	2800      	cmp	r0, #0
 800c11a:	bfab      	itete	ge
 800c11c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c11e:	89a3      	ldrhlt	r3, [r4, #12]
 800c120:	181b      	addge	r3, r3, r0
 800c122:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c126:	bfac      	ite	ge
 800c128:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c12a:	81a3      	strhlt	r3, [r4, #12]
 800c12c:	bd10      	pop	{r4, pc}

0800c12e <__swrite>:
 800c12e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c132:	461f      	mov	r7, r3
 800c134:	898b      	ldrh	r3, [r1, #12]
 800c136:	05db      	lsls	r3, r3, #23
 800c138:	4605      	mov	r5, r0
 800c13a:	460c      	mov	r4, r1
 800c13c:	4616      	mov	r6, r2
 800c13e:	d505      	bpl.n	800c14c <__swrite+0x1e>
 800c140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c144:	2302      	movs	r3, #2
 800c146:	2200      	movs	r2, #0
 800c148:	f000 f8e4 	bl	800c314 <_lseek_r>
 800c14c:	89a3      	ldrh	r3, [r4, #12]
 800c14e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c152:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c156:	81a3      	strh	r3, [r4, #12]
 800c158:	4632      	mov	r2, r6
 800c15a:	463b      	mov	r3, r7
 800c15c:	4628      	mov	r0, r5
 800c15e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c162:	f000 b8fb 	b.w	800c35c <_write_r>

0800c166 <__sseek>:
 800c166:	b510      	push	{r4, lr}
 800c168:	460c      	mov	r4, r1
 800c16a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c16e:	f000 f8d1 	bl	800c314 <_lseek_r>
 800c172:	1c43      	adds	r3, r0, #1
 800c174:	89a3      	ldrh	r3, [r4, #12]
 800c176:	bf15      	itete	ne
 800c178:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c17a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c17e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c182:	81a3      	strheq	r3, [r4, #12]
 800c184:	bf18      	it	ne
 800c186:	81a3      	strhne	r3, [r4, #12]
 800c188:	bd10      	pop	{r4, pc}

0800c18a <__sclose>:
 800c18a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c18e:	f000 b8b1 	b.w	800c2f4 <_close_r>

0800c192 <__swbuf_r>:
 800c192:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c194:	460e      	mov	r6, r1
 800c196:	4614      	mov	r4, r2
 800c198:	4605      	mov	r5, r0
 800c19a:	b118      	cbz	r0, 800c1a4 <__swbuf_r+0x12>
 800c19c:	6a03      	ldr	r3, [r0, #32]
 800c19e:	b90b      	cbnz	r3, 800c1a4 <__swbuf_r+0x12>
 800c1a0:	f7ff ff0e 	bl	800bfc0 <__sinit>
 800c1a4:	69a3      	ldr	r3, [r4, #24]
 800c1a6:	60a3      	str	r3, [r4, #8]
 800c1a8:	89a3      	ldrh	r3, [r4, #12]
 800c1aa:	071a      	lsls	r2, r3, #28
 800c1ac:	d501      	bpl.n	800c1b2 <__swbuf_r+0x20>
 800c1ae:	6923      	ldr	r3, [r4, #16]
 800c1b0:	b943      	cbnz	r3, 800c1c4 <__swbuf_r+0x32>
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	4628      	mov	r0, r5
 800c1b6:	f000 f82b 	bl	800c210 <__swsetup_r>
 800c1ba:	b118      	cbz	r0, 800c1c4 <__swbuf_r+0x32>
 800c1bc:	f04f 37ff 	mov.w	r7, #4294967295
 800c1c0:	4638      	mov	r0, r7
 800c1c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1c4:	6823      	ldr	r3, [r4, #0]
 800c1c6:	6922      	ldr	r2, [r4, #16]
 800c1c8:	1a98      	subs	r0, r3, r2
 800c1ca:	6963      	ldr	r3, [r4, #20]
 800c1cc:	b2f6      	uxtb	r6, r6
 800c1ce:	4283      	cmp	r3, r0
 800c1d0:	4637      	mov	r7, r6
 800c1d2:	dc05      	bgt.n	800c1e0 <__swbuf_r+0x4e>
 800c1d4:	4621      	mov	r1, r4
 800c1d6:	4628      	mov	r0, r5
 800c1d8:	f001 fddc 	bl	800dd94 <_fflush_r>
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d1ed      	bne.n	800c1bc <__swbuf_r+0x2a>
 800c1e0:	68a3      	ldr	r3, [r4, #8]
 800c1e2:	3b01      	subs	r3, #1
 800c1e4:	60a3      	str	r3, [r4, #8]
 800c1e6:	6823      	ldr	r3, [r4, #0]
 800c1e8:	1c5a      	adds	r2, r3, #1
 800c1ea:	6022      	str	r2, [r4, #0]
 800c1ec:	701e      	strb	r6, [r3, #0]
 800c1ee:	6962      	ldr	r2, [r4, #20]
 800c1f0:	1c43      	adds	r3, r0, #1
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d004      	beq.n	800c200 <__swbuf_r+0x6e>
 800c1f6:	89a3      	ldrh	r3, [r4, #12]
 800c1f8:	07db      	lsls	r3, r3, #31
 800c1fa:	d5e1      	bpl.n	800c1c0 <__swbuf_r+0x2e>
 800c1fc:	2e0a      	cmp	r6, #10
 800c1fe:	d1df      	bne.n	800c1c0 <__swbuf_r+0x2e>
 800c200:	4621      	mov	r1, r4
 800c202:	4628      	mov	r0, r5
 800c204:	f001 fdc6 	bl	800dd94 <_fflush_r>
 800c208:	2800      	cmp	r0, #0
 800c20a:	d0d9      	beq.n	800c1c0 <__swbuf_r+0x2e>
 800c20c:	e7d6      	b.n	800c1bc <__swbuf_r+0x2a>
	...

0800c210 <__swsetup_r>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	4b29      	ldr	r3, [pc, #164]	@ (800c2b8 <__swsetup_r+0xa8>)
 800c214:	4605      	mov	r5, r0
 800c216:	6818      	ldr	r0, [r3, #0]
 800c218:	460c      	mov	r4, r1
 800c21a:	b118      	cbz	r0, 800c224 <__swsetup_r+0x14>
 800c21c:	6a03      	ldr	r3, [r0, #32]
 800c21e:	b90b      	cbnz	r3, 800c224 <__swsetup_r+0x14>
 800c220:	f7ff fece 	bl	800bfc0 <__sinit>
 800c224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c228:	0719      	lsls	r1, r3, #28
 800c22a:	d422      	bmi.n	800c272 <__swsetup_r+0x62>
 800c22c:	06da      	lsls	r2, r3, #27
 800c22e:	d407      	bmi.n	800c240 <__swsetup_r+0x30>
 800c230:	2209      	movs	r2, #9
 800c232:	602a      	str	r2, [r5, #0]
 800c234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c238:	81a3      	strh	r3, [r4, #12]
 800c23a:	f04f 30ff 	mov.w	r0, #4294967295
 800c23e:	e033      	b.n	800c2a8 <__swsetup_r+0x98>
 800c240:	0758      	lsls	r0, r3, #29
 800c242:	d512      	bpl.n	800c26a <__swsetup_r+0x5a>
 800c244:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c246:	b141      	cbz	r1, 800c25a <__swsetup_r+0x4a>
 800c248:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c24c:	4299      	cmp	r1, r3
 800c24e:	d002      	beq.n	800c256 <__swsetup_r+0x46>
 800c250:	4628      	mov	r0, r5
 800c252:	f000 ff41 	bl	800d0d8 <_free_r>
 800c256:	2300      	movs	r3, #0
 800c258:	6363      	str	r3, [r4, #52]	@ 0x34
 800c25a:	89a3      	ldrh	r3, [r4, #12]
 800c25c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c260:	81a3      	strh	r3, [r4, #12]
 800c262:	2300      	movs	r3, #0
 800c264:	6063      	str	r3, [r4, #4]
 800c266:	6923      	ldr	r3, [r4, #16]
 800c268:	6023      	str	r3, [r4, #0]
 800c26a:	89a3      	ldrh	r3, [r4, #12]
 800c26c:	f043 0308 	orr.w	r3, r3, #8
 800c270:	81a3      	strh	r3, [r4, #12]
 800c272:	6923      	ldr	r3, [r4, #16]
 800c274:	b94b      	cbnz	r3, 800c28a <__swsetup_r+0x7a>
 800c276:	89a3      	ldrh	r3, [r4, #12]
 800c278:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c27c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c280:	d003      	beq.n	800c28a <__swsetup_r+0x7a>
 800c282:	4621      	mov	r1, r4
 800c284:	4628      	mov	r0, r5
 800c286:	f001 fde5 	bl	800de54 <__smakebuf_r>
 800c28a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c28e:	f013 0201 	ands.w	r2, r3, #1
 800c292:	d00a      	beq.n	800c2aa <__swsetup_r+0x9a>
 800c294:	2200      	movs	r2, #0
 800c296:	60a2      	str	r2, [r4, #8]
 800c298:	6962      	ldr	r2, [r4, #20]
 800c29a:	4252      	negs	r2, r2
 800c29c:	61a2      	str	r2, [r4, #24]
 800c29e:	6922      	ldr	r2, [r4, #16]
 800c2a0:	b942      	cbnz	r2, 800c2b4 <__swsetup_r+0xa4>
 800c2a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c2a6:	d1c5      	bne.n	800c234 <__swsetup_r+0x24>
 800c2a8:	bd38      	pop	{r3, r4, r5, pc}
 800c2aa:	0799      	lsls	r1, r3, #30
 800c2ac:	bf58      	it	pl
 800c2ae:	6962      	ldrpl	r2, [r4, #20]
 800c2b0:	60a2      	str	r2, [r4, #8]
 800c2b2:	e7f4      	b.n	800c29e <__swsetup_r+0x8e>
 800c2b4:	2000      	movs	r0, #0
 800c2b6:	e7f7      	b.n	800c2a8 <__swsetup_r+0x98>
 800c2b8:	2000019c 	.word	0x2000019c

0800c2bc <memcmp>:
 800c2bc:	b510      	push	{r4, lr}
 800c2be:	3901      	subs	r1, #1
 800c2c0:	4402      	add	r2, r0
 800c2c2:	4290      	cmp	r0, r2
 800c2c4:	d101      	bne.n	800c2ca <memcmp+0xe>
 800c2c6:	2000      	movs	r0, #0
 800c2c8:	e005      	b.n	800c2d6 <memcmp+0x1a>
 800c2ca:	7803      	ldrb	r3, [r0, #0]
 800c2cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c2d0:	42a3      	cmp	r3, r4
 800c2d2:	d001      	beq.n	800c2d8 <memcmp+0x1c>
 800c2d4:	1b18      	subs	r0, r3, r4
 800c2d6:	bd10      	pop	{r4, pc}
 800c2d8:	3001      	adds	r0, #1
 800c2da:	e7f2      	b.n	800c2c2 <memcmp+0x6>

0800c2dc <memset>:
 800c2dc:	4402      	add	r2, r0
 800c2de:	4603      	mov	r3, r0
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d100      	bne.n	800c2e6 <memset+0xa>
 800c2e4:	4770      	bx	lr
 800c2e6:	f803 1b01 	strb.w	r1, [r3], #1
 800c2ea:	e7f9      	b.n	800c2e0 <memset+0x4>

0800c2ec <_localeconv_r>:
 800c2ec:	4800      	ldr	r0, [pc, #0]	@ (800c2f0 <_localeconv_r+0x4>)
 800c2ee:	4770      	bx	lr
 800c2f0:	20000120 	.word	0x20000120

0800c2f4 <_close_r>:
 800c2f4:	b538      	push	{r3, r4, r5, lr}
 800c2f6:	4d06      	ldr	r5, [pc, #24]	@ (800c310 <_close_r+0x1c>)
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	4604      	mov	r4, r0
 800c2fc:	4608      	mov	r0, r1
 800c2fe:	602b      	str	r3, [r5, #0]
 800c300:	f7f5 fae2 	bl	80018c8 <_close>
 800c304:	1c43      	adds	r3, r0, #1
 800c306:	d102      	bne.n	800c30e <_close_r+0x1a>
 800c308:	682b      	ldr	r3, [r5, #0]
 800c30a:	b103      	cbz	r3, 800c30e <_close_r+0x1a>
 800c30c:	6023      	str	r3, [r4, #0]
 800c30e:	bd38      	pop	{r3, r4, r5, pc}
 800c310:	2000d65c 	.word	0x2000d65c

0800c314 <_lseek_r>:
 800c314:	b538      	push	{r3, r4, r5, lr}
 800c316:	4d07      	ldr	r5, [pc, #28]	@ (800c334 <_lseek_r+0x20>)
 800c318:	4604      	mov	r4, r0
 800c31a:	4608      	mov	r0, r1
 800c31c:	4611      	mov	r1, r2
 800c31e:	2200      	movs	r2, #0
 800c320:	602a      	str	r2, [r5, #0]
 800c322:	461a      	mov	r2, r3
 800c324:	f7f5 faf7 	bl	8001916 <_lseek>
 800c328:	1c43      	adds	r3, r0, #1
 800c32a:	d102      	bne.n	800c332 <_lseek_r+0x1e>
 800c32c:	682b      	ldr	r3, [r5, #0]
 800c32e:	b103      	cbz	r3, 800c332 <_lseek_r+0x1e>
 800c330:	6023      	str	r3, [r4, #0]
 800c332:	bd38      	pop	{r3, r4, r5, pc}
 800c334:	2000d65c 	.word	0x2000d65c

0800c338 <_read_r>:
 800c338:	b538      	push	{r3, r4, r5, lr}
 800c33a:	4d07      	ldr	r5, [pc, #28]	@ (800c358 <_read_r+0x20>)
 800c33c:	4604      	mov	r4, r0
 800c33e:	4608      	mov	r0, r1
 800c340:	4611      	mov	r1, r2
 800c342:	2200      	movs	r2, #0
 800c344:	602a      	str	r2, [r5, #0]
 800c346:	461a      	mov	r2, r3
 800c348:	f7f5 fa85 	bl	8001856 <_read>
 800c34c:	1c43      	adds	r3, r0, #1
 800c34e:	d102      	bne.n	800c356 <_read_r+0x1e>
 800c350:	682b      	ldr	r3, [r5, #0]
 800c352:	b103      	cbz	r3, 800c356 <_read_r+0x1e>
 800c354:	6023      	str	r3, [r4, #0]
 800c356:	bd38      	pop	{r3, r4, r5, pc}
 800c358:	2000d65c 	.word	0x2000d65c

0800c35c <_write_r>:
 800c35c:	b538      	push	{r3, r4, r5, lr}
 800c35e:	4d07      	ldr	r5, [pc, #28]	@ (800c37c <_write_r+0x20>)
 800c360:	4604      	mov	r4, r0
 800c362:	4608      	mov	r0, r1
 800c364:	4611      	mov	r1, r2
 800c366:	2200      	movs	r2, #0
 800c368:	602a      	str	r2, [r5, #0]
 800c36a:	461a      	mov	r2, r3
 800c36c:	f7f5 fa90 	bl	8001890 <_write>
 800c370:	1c43      	adds	r3, r0, #1
 800c372:	d102      	bne.n	800c37a <_write_r+0x1e>
 800c374:	682b      	ldr	r3, [r5, #0]
 800c376:	b103      	cbz	r3, 800c37a <_write_r+0x1e>
 800c378:	6023      	str	r3, [r4, #0]
 800c37a:	bd38      	pop	{r3, r4, r5, pc}
 800c37c:	2000d65c 	.word	0x2000d65c

0800c380 <__libc_init_array>:
 800c380:	b570      	push	{r4, r5, r6, lr}
 800c382:	4d0d      	ldr	r5, [pc, #52]	@ (800c3b8 <__libc_init_array+0x38>)
 800c384:	4c0d      	ldr	r4, [pc, #52]	@ (800c3bc <__libc_init_array+0x3c>)
 800c386:	1b64      	subs	r4, r4, r5
 800c388:	10a4      	asrs	r4, r4, #2
 800c38a:	2600      	movs	r6, #0
 800c38c:	42a6      	cmp	r6, r4
 800c38e:	d109      	bne.n	800c3a4 <__libc_init_array+0x24>
 800c390:	4d0b      	ldr	r5, [pc, #44]	@ (800c3c0 <__libc_init_array+0x40>)
 800c392:	4c0c      	ldr	r4, [pc, #48]	@ (800c3c4 <__libc_init_array+0x44>)
 800c394:	f001 fe2c 	bl	800dff0 <_init>
 800c398:	1b64      	subs	r4, r4, r5
 800c39a:	10a4      	asrs	r4, r4, #2
 800c39c:	2600      	movs	r6, #0
 800c39e:	42a6      	cmp	r6, r4
 800c3a0:	d105      	bne.n	800c3ae <__libc_init_array+0x2e>
 800c3a2:	bd70      	pop	{r4, r5, r6, pc}
 800c3a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3a8:	4798      	blx	r3
 800c3aa:	3601      	adds	r6, #1
 800c3ac:	e7ee      	b.n	800c38c <__libc_init_array+0xc>
 800c3ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3b2:	4798      	blx	r3
 800c3b4:	3601      	adds	r6, #1
 800c3b6:	e7f2      	b.n	800c39e <__libc_init_array+0x1e>
 800c3b8:	0800faa8 	.word	0x0800faa8
 800c3bc:	0800faa8 	.word	0x0800faa8
 800c3c0:	0800faa8 	.word	0x0800faa8
 800c3c4:	0800faac 	.word	0x0800faac

0800c3c8 <__retarget_lock_init_recursive>:
 800c3c8:	4770      	bx	lr

0800c3ca <__retarget_lock_acquire_recursive>:
 800c3ca:	4770      	bx	lr

0800c3cc <__retarget_lock_release_recursive>:
 800c3cc:	4770      	bx	lr

0800c3ce <memcpy>:
 800c3ce:	440a      	add	r2, r1
 800c3d0:	4291      	cmp	r1, r2
 800c3d2:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3d6:	d100      	bne.n	800c3da <memcpy+0xc>
 800c3d8:	4770      	bx	lr
 800c3da:	b510      	push	{r4, lr}
 800c3dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3e4:	4291      	cmp	r1, r2
 800c3e6:	d1f9      	bne.n	800c3dc <memcpy+0xe>
 800c3e8:	bd10      	pop	{r4, pc}
	...

0800c3ec <__assert_func>:
 800c3ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3ee:	4614      	mov	r4, r2
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	4b09      	ldr	r3, [pc, #36]	@ (800c418 <__assert_func+0x2c>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	4605      	mov	r5, r0
 800c3f8:	68d8      	ldr	r0, [r3, #12]
 800c3fa:	b14c      	cbz	r4, 800c410 <__assert_func+0x24>
 800c3fc:	4b07      	ldr	r3, [pc, #28]	@ (800c41c <__assert_func+0x30>)
 800c3fe:	9100      	str	r1, [sp, #0]
 800c400:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c404:	4906      	ldr	r1, [pc, #24]	@ (800c420 <__assert_func+0x34>)
 800c406:	462b      	mov	r3, r5
 800c408:	f001 fcec 	bl	800dde4 <fiprintf>
 800c40c:	f001 fd90 	bl	800df30 <abort>
 800c410:	4b04      	ldr	r3, [pc, #16]	@ (800c424 <__assert_func+0x38>)
 800c412:	461c      	mov	r4, r3
 800c414:	e7f3      	b.n	800c3fe <__assert_func+0x12>
 800c416:	bf00      	nop
 800c418:	2000019c 	.word	0x2000019c
 800c41c:	0800f783 	.word	0x0800f783
 800c420:	0800f790 	.word	0x0800f790
 800c424:	0800f7be 	.word	0x0800f7be

0800c428 <quorem>:
 800c428:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42c:	6903      	ldr	r3, [r0, #16]
 800c42e:	690c      	ldr	r4, [r1, #16]
 800c430:	42a3      	cmp	r3, r4
 800c432:	4607      	mov	r7, r0
 800c434:	db7e      	blt.n	800c534 <quorem+0x10c>
 800c436:	3c01      	subs	r4, #1
 800c438:	f101 0814 	add.w	r8, r1, #20
 800c43c:	00a3      	lsls	r3, r4, #2
 800c43e:	f100 0514 	add.w	r5, r0, #20
 800c442:	9300      	str	r3, [sp, #0]
 800c444:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c448:	9301      	str	r3, [sp, #4]
 800c44a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c44e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c452:	3301      	adds	r3, #1
 800c454:	429a      	cmp	r2, r3
 800c456:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c45a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c45e:	d32e      	bcc.n	800c4be <quorem+0x96>
 800c460:	f04f 0a00 	mov.w	sl, #0
 800c464:	46c4      	mov	ip, r8
 800c466:	46ae      	mov	lr, r5
 800c468:	46d3      	mov	fp, sl
 800c46a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c46e:	b298      	uxth	r0, r3
 800c470:	fb06 a000 	mla	r0, r6, r0, sl
 800c474:	0c02      	lsrs	r2, r0, #16
 800c476:	0c1b      	lsrs	r3, r3, #16
 800c478:	fb06 2303 	mla	r3, r6, r3, r2
 800c47c:	f8de 2000 	ldr.w	r2, [lr]
 800c480:	b280      	uxth	r0, r0
 800c482:	b292      	uxth	r2, r2
 800c484:	1a12      	subs	r2, r2, r0
 800c486:	445a      	add	r2, fp
 800c488:	f8de 0000 	ldr.w	r0, [lr]
 800c48c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c490:	b29b      	uxth	r3, r3
 800c492:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c496:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c49a:	b292      	uxth	r2, r2
 800c49c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c4a0:	45e1      	cmp	r9, ip
 800c4a2:	f84e 2b04 	str.w	r2, [lr], #4
 800c4a6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c4aa:	d2de      	bcs.n	800c46a <quorem+0x42>
 800c4ac:	9b00      	ldr	r3, [sp, #0]
 800c4ae:	58eb      	ldr	r3, [r5, r3]
 800c4b0:	b92b      	cbnz	r3, 800c4be <quorem+0x96>
 800c4b2:	9b01      	ldr	r3, [sp, #4]
 800c4b4:	3b04      	subs	r3, #4
 800c4b6:	429d      	cmp	r5, r3
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	d32f      	bcc.n	800c51c <quorem+0xf4>
 800c4bc:	613c      	str	r4, [r7, #16]
 800c4be:	4638      	mov	r0, r7
 800c4c0:	f001 f98e 	bl	800d7e0 <__mcmp>
 800c4c4:	2800      	cmp	r0, #0
 800c4c6:	db25      	blt.n	800c514 <quorem+0xec>
 800c4c8:	4629      	mov	r1, r5
 800c4ca:	2000      	movs	r0, #0
 800c4cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800c4d0:	f8d1 c000 	ldr.w	ip, [r1]
 800c4d4:	fa1f fe82 	uxth.w	lr, r2
 800c4d8:	fa1f f38c 	uxth.w	r3, ip
 800c4dc:	eba3 030e 	sub.w	r3, r3, lr
 800c4e0:	4403      	add	r3, r0
 800c4e2:	0c12      	lsrs	r2, r2, #16
 800c4e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c4e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c4ec:	b29b      	uxth	r3, r3
 800c4ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4f2:	45c1      	cmp	r9, r8
 800c4f4:	f841 3b04 	str.w	r3, [r1], #4
 800c4f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c4fc:	d2e6      	bcs.n	800c4cc <quorem+0xa4>
 800c4fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c502:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c506:	b922      	cbnz	r2, 800c512 <quorem+0xea>
 800c508:	3b04      	subs	r3, #4
 800c50a:	429d      	cmp	r5, r3
 800c50c:	461a      	mov	r2, r3
 800c50e:	d30b      	bcc.n	800c528 <quorem+0x100>
 800c510:	613c      	str	r4, [r7, #16]
 800c512:	3601      	adds	r6, #1
 800c514:	4630      	mov	r0, r6
 800c516:	b003      	add	sp, #12
 800c518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c51c:	6812      	ldr	r2, [r2, #0]
 800c51e:	3b04      	subs	r3, #4
 800c520:	2a00      	cmp	r2, #0
 800c522:	d1cb      	bne.n	800c4bc <quorem+0x94>
 800c524:	3c01      	subs	r4, #1
 800c526:	e7c6      	b.n	800c4b6 <quorem+0x8e>
 800c528:	6812      	ldr	r2, [r2, #0]
 800c52a:	3b04      	subs	r3, #4
 800c52c:	2a00      	cmp	r2, #0
 800c52e:	d1ef      	bne.n	800c510 <quorem+0xe8>
 800c530:	3c01      	subs	r4, #1
 800c532:	e7ea      	b.n	800c50a <quorem+0xe2>
 800c534:	2000      	movs	r0, #0
 800c536:	e7ee      	b.n	800c516 <quorem+0xee>

0800c538 <_dtoa_r>:
 800c538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c53c:	69c7      	ldr	r7, [r0, #28]
 800c53e:	b097      	sub	sp, #92	@ 0x5c
 800c540:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c544:	ec55 4b10 	vmov	r4, r5, d0
 800c548:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c54a:	9107      	str	r1, [sp, #28]
 800c54c:	4681      	mov	r9, r0
 800c54e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c550:	9311      	str	r3, [sp, #68]	@ 0x44
 800c552:	b97f      	cbnz	r7, 800c574 <_dtoa_r+0x3c>
 800c554:	2010      	movs	r0, #16
 800c556:	f000 fe09 	bl	800d16c <malloc>
 800c55a:	4602      	mov	r2, r0
 800c55c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c560:	b920      	cbnz	r0, 800c56c <_dtoa_r+0x34>
 800c562:	4ba9      	ldr	r3, [pc, #676]	@ (800c808 <_dtoa_r+0x2d0>)
 800c564:	21ef      	movs	r1, #239	@ 0xef
 800c566:	48a9      	ldr	r0, [pc, #676]	@ (800c80c <_dtoa_r+0x2d4>)
 800c568:	f7ff ff40 	bl	800c3ec <__assert_func>
 800c56c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c570:	6007      	str	r7, [r0, #0]
 800c572:	60c7      	str	r7, [r0, #12]
 800c574:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c578:	6819      	ldr	r1, [r3, #0]
 800c57a:	b159      	cbz	r1, 800c594 <_dtoa_r+0x5c>
 800c57c:	685a      	ldr	r2, [r3, #4]
 800c57e:	604a      	str	r2, [r1, #4]
 800c580:	2301      	movs	r3, #1
 800c582:	4093      	lsls	r3, r2
 800c584:	608b      	str	r3, [r1, #8]
 800c586:	4648      	mov	r0, r9
 800c588:	f000 fef8 	bl	800d37c <_Bfree>
 800c58c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c590:	2200      	movs	r2, #0
 800c592:	601a      	str	r2, [r3, #0]
 800c594:	1e2b      	subs	r3, r5, #0
 800c596:	bfb9      	ittee	lt
 800c598:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c59c:	9305      	strlt	r3, [sp, #20]
 800c59e:	2300      	movge	r3, #0
 800c5a0:	6033      	strge	r3, [r6, #0]
 800c5a2:	9f05      	ldr	r7, [sp, #20]
 800c5a4:	4b9a      	ldr	r3, [pc, #616]	@ (800c810 <_dtoa_r+0x2d8>)
 800c5a6:	bfbc      	itt	lt
 800c5a8:	2201      	movlt	r2, #1
 800c5aa:	6032      	strlt	r2, [r6, #0]
 800c5ac:	43bb      	bics	r3, r7
 800c5ae:	d112      	bne.n	800c5d6 <_dtoa_r+0x9e>
 800c5b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c5bc:	4323      	orrs	r3, r4
 800c5be:	f000 855a 	beq.w	800d076 <_dtoa_r+0xb3e>
 800c5c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c824 <_dtoa_r+0x2ec>
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	f000 855c 	beq.w	800d086 <_dtoa_r+0xb4e>
 800c5ce:	f10a 0303 	add.w	r3, sl, #3
 800c5d2:	f000 bd56 	b.w	800d082 <_dtoa_r+0xb4a>
 800c5d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	ec51 0b17 	vmov	r0, r1, d7
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c5e6:	f7f4 fa7f 	bl	8000ae8 <__aeabi_dcmpeq>
 800c5ea:	4680      	mov	r8, r0
 800c5ec:	b158      	cbz	r0, 800c606 <_dtoa_r+0xce>
 800c5ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	6013      	str	r3, [r2, #0]
 800c5f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5f6:	b113      	cbz	r3, 800c5fe <_dtoa_r+0xc6>
 800c5f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c5fa:	4b86      	ldr	r3, [pc, #536]	@ (800c814 <_dtoa_r+0x2dc>)
 800c5fc:	6013      	str	r3, [r2, #0]
 800c5fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c828 <_dtoa_r+0x2f0>
 800c602:	f000 bd40 	b.w	800d086 <_dtoa_r+0xb4e>
 800c606:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c60a:	aa14      	add	r2, sp, #80	@ 0x50
 800c60c:	a915      	add	r1, sp, #84	@ 0x54
 800c60e:	4648      	mov	r0, r9
 800c610:	f001 f996 	bl	800d940 <__d2b>
 800c614:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c618:	9002      	str	r0, [sp, #8]
 800c61a:	2e00      	cmp	r6, #0
 800c61c:	d078      	beq.n	800c710 <_dtoa_r+0x1d8>
 800c61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c620:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c624:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c628:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c62c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c630:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c634:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c638:	4619      	mov	r1, r3
 800c63a:	2200      	movs	r2, #0
 800c63c:	4b76      	ldr	r3, [pc, #472]	@ (800c818 <_dtoa_r+0x2e0>)
 800c63e:	f7f3 fe33 	bl	80002a8 <__aeabi_dsub>
 800c642:	a36b      	add	r3, pc, #428	@ (adr r3, 800c7f0 <_dtoa_r+0x2b8>)
 800c644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c648:	f7f3 ffe6 	bl	8000618 <__aeabi_dmul>
 800c64c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c7f8 <_dtoa_r+0x2c0>)
 800c64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c652:	f7f3 fe2b 	bl	80002ac <__adddf3>
 800c656:	4604      	mov	r4, r0
 800c658:	4630      	mov	r0, r6
 800c65a:	460d      	mov	r5, r1
 800c65c:	f7f3 ff72 	bl	8000544 <__aeabi_i2d>
 800c660:	a367      	add	r3, pc, #412	@ (adr r3, 800c800 <_dtoa_r+0x2c8>)
 800c662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c666:	f7f3 ffd7 	bl	8000618 <__aeabi_dmul>
 800c66a:	4602      	mov	r2, r0
 800c66c:	460b      	mov	r3, r1
 800c66e:	4620      	mov	r0, r4
 800c670:	4629      	mov	r1, r5
 800c672:	f7f3 fe1b 	bl	80002ac <__adddf3>
 800c676:	4604      	mov	r4, r0
 800c678:	460d      	mov	r5, r1
 800c67a:	f7f4 fa7d 	bl	8000b78 <__aeabi_d2iz>
 800c67e:	2200      	movs	r2, #0
 800c680:	4607      	mov	r7, r0
 800c682:	2300      	movs	r3, #0
 800c684:	4620      	mov	r0, r4
 800c686:	4629      	mov	r1, r5
 800c688:	f7f4 fa38 	bl	8000afc <__aeabi_dcmplt>
 800c68c:	b140      	cbz	r0, 800c6a0 <_dtoa_r+0x168>
 800c68e:	4638      	mov	r0, r7
 800c690:	f7f3 ff58 	bl	8000544 <__aeabi_i2d>
 800c694:	4622      	mov	r2, r4
 800c696:	462b      	mov	r3, r5
 800c698:	f7f4 fa26 	bl	8000ae8 <__aeabi_dcmpeq>
 800c69c:	b900      	cbnz	r0, 800c6a0 <_dtoa_r+0x168>
 800c69e:	3f01      	subs	r7, #1
 800c6a0:	2f16      	cmp	r7, #22
 800c6a2:	d852      	bhi.n	800c74a <_dtoa_r+0x212>
 800c6a4:	4b5d      	ldr	r3, [pc, #372]	@ (800c81c <_dtoa_r+0x2e4>)
 800c6a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6b2:	f7f4 fa23 	bl	8000afc <__aeabi_dcmplt>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	d049      	beq.n	800c74e <_dtoa_r+0x216>
 800c6ba:	3f01      	subs	r7, #1
 800c6bc:	2300      	movs	r3, #0
 800c6be:	9310      	str	r3, [sp, #64]	@ 0x40
 800c6c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6c2:	1b9b      	subs	r3, r3, r6
 800c6c4:	1e5a      	subs	r2, r3, #1
 800c6c6:	bf45      	ittet	mi
 800c6c8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c6cc:	9300      	strmi	r3, [sp, #0]
 800c6ce:	2300      	movpl	r3, #0
 800c6d0:	2300      	movmi	r3, #0
 800c6d2:	9206      	str	r2, [sp, #24]
 800c6d4:	bf54      	ite	pl
 800c6d6:	9300      	strpl	r3, [sp, #0]
 800c6d8:	9306      	strmi	r3, [sp, #24]
 800c6da:	2f00      	cmp	r7, #0
 800c6dc:	db39      	blt.n	800c752 <_dtoa_r+0x21a>
 800c6de:	9b06      	ldr	r3, [sp, #24]
 800c6e0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c6e2:	443b      	add	r3, r7
 800c6e4:	9306      	str	r3, [sp, #24]
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	9308      	str	r3, [sp, #32]
 800c6ea:	9b07      	ldr	r3, [sp, #28]
 800c6ec:	2b09      	cmp	r3, #9
 800c6ee:	d863      	bhi.n	800c7b8 <_dtoa_r+0x280>
 800c6f0:	2b05      	cmp	r3, #5
 800c6f2:	bfc4      	itt	gt
 800c6f4:	3b04      	subgt	r3, #4
 800c6f6:	9307      	strgt	r3, [sp, #28]
 800c6f8:	9b07      	ldr	r3, [sp, #28]
 800c6fa:	f1a3 0302 	sub.w	r3, r3, #2
 800c6fe:	bfcc      	ite	gt
 800c700:	2400      	movgt	r4, #0
 800c702:	2401      	movle	r4, #1
 800c704:	2b03      	cmp	r3, #3
 800c706:	d863      	bhi.n	800c7d0 <_dtoa_r+0x298>
 800c708:	e8df f003 	tbb	[pc, r3]
 800c70c:	2b375452 	.word	0x2b375452
 800c710:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c714:	441e      	add	r6, r3
 800c716:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c71a:	2b20      	cmp	r3, #32
 800c71c:	bfc1      	itttt	gt
 800c71e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c722:	409f      	lslgt	r7, r3
 800c724:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c728:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c72c:	bfd6      	itet	le
 800c72e:	f1c3 0320 	rsble	r3, r3, #32
 800c732:	ea47 0003 	orrgt.w	r0, r7, r3
 800c736:	fa04 f003 	lslle.w	r0, r4, r3
 800c73a:	f7f3 fef3 	bl	8000524 <__aeabi_ui2d>
 800c73e:	2201      	movs	r2, #1
 800c740:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c744:	3e01      	subs	r6, #1
 800c746:	9212      	str	r2, [sp, #72]	@ 0x48
 800c748:	e776      	b.n	800c638 <_dtoa_r+0x100>
 800c74a:	2301      	movs	r3, #1
 800c74c:	e7b7      	b.n	800c6be <_dtoa_r+0x186>
 800c74e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c750:	e7b6      	b.n	800c6c0 <_dtoa_r+0x188>
 800c752:	9b00      	ldr	r3, [sp, #0]
 800c754:	1bdb      	subs	r3, r3, r7
 800c756:	9300      	str	r3, [sp, #0]
 800c758:	427b      	negs	r3, r7
 800c75a:	9308      	str	r3, [sp, #32]
 800c75c:	2300      	movs	r3, #0
 800c75e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c760:	e7c3      	b.n	800c6ea <_dtoa_r+0x1b2>
 800c762:	2301      	movs	r3, #1
 800c764:	9309      	str	r3, [sp, #36]	@ 0x24
 800c766:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c768:	eb07 0b03 	add.w	fp, r7, r3
 800c76c:	f10b 0301 	add.w	r3, fp, #1
 800c770:	2b01      	cmp	r3, #1
 800c772:	9303      	str	r3, [sp, #12]
 800c774:	bfb8      	it	lt
 800c776:	2301      	movlt	r3, #1
 800c778:	e006      	b.n	800c788 <_dtoa_r+0x250>
 800c77a:	2301      	movs	r3, #1
 800c77c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c77e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c780:	2b00      	cmp	r3, #0
 800c782:	dd28      	ble.n	800c7d6 <_dtoa_r+0x29e>
 800c784:	469b      	mov	fp, r3
 800c786:	9303      	str	r3, [sp, #12]
 800c788:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c78c:	2100      	movs	r1, #0
 800c78e:	2204      	movs	r2, #4
 800c790:	f102 0514 	add.w	r5, r2, #20
 800c794:	429d      	cmp	r5, r3
 800c796:	d926      	bls.n	800c7e6 <_dtoa_r+0x2ae>
 800c798:	6041      	str	r1, [r0, #4]
 800c79a:	4648      	mov	r0, r9
 800c79c:	f000 fdae 	bl	800d2fc <_Balloc>
 800c7a0:	4682      	mov	sl, r0
 800c7a2:	2800      	cmp	r0, #0
 800c7a4:	d142      	bne.n	800c82c <_dtoa_r+0x2f4>
 800c7a6:	4b1e      	ldr	r3, [pc, #120]	@ (800c820 <_dtoa_r+0x2e8>)
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	f240 11af 	movw	r1, #431	@ 0x1af
 800c7ae:	e6da      	b.n	800c566 <_dtoa_r+0x2e>
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	e7e3      	b.n	800c77c <_dtoa_r+0x244>
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	e7d5      	b.n	800c764 <_dtoa_r+0x22c>
 800c7b8:	2401      	movs	r4, #1
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	9307      	str	r3, [sp, #28]
 800c7be:	9409      	str	r4, [sp, #36]	@ 0x24
 800c7c0:	f04f 3bff 	mov.w	fp, #4294967295
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7ca:	2312      	movs	r3, #18
 800c7cc:	920c      	str	r2, [sp, #48]	@ 0x30
 800c7ce:	e7db      	b.n	800c788 <_dtoa_r+0x250>
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7d4:	e7f4      	b.n	800c7c0 <_dtoa_r+0x288>
 800c7d6:	f04f 0b01 	mov.w	fp, #1
 800c7da:	f8cd b00c 	str.w	fp, [sp, #12]
 800c7de:	465b      	mov	r3, fp
 800c7e0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c7e4:	e7d0      	b.n	800c788 <_dtoa_r+0x250>
 800c7e6:	3101      	adds	r1, #1
 800c7e8:	0052      	lsls	r2, r2, #1
 800c7ea:	e7d1      	b.n	800c790 <_dtoa_r+0x258>
 800c7ec:	f3af 8000 	nop.w
 800c7f0:	636f4361 	.word	0x636f4361
 800c7f4:	3fd287a7 	.word	0x3fd287a7
 800c7f8:	8b60c8b3 	.word	0x8b60c8b3
 800c7fc:	3fc68a28 	.word	0x3fc68a28
 800c800:	509f79fb 	.word	0x509f79fb
 800c804:	3fd34413 	.word	0x3fd34413
 800c808:	0800f6d6 	.word	0x0800f6d6
 800c80c:	0800f7cc 	.word	0x0800f7cc
 800c810:	7ff00000 	.word	0x7ff00000
 800c814:	0800f756 	.word	0x0800f756
 800c818:	3ff80000 	.word	0x3ff80000
 800c81c:	0800f9d8 	.word	0x0800f9d8
 800c820:	0800f824 	.word	0x0800f824
 800c824:	0800f7c8 	.word	0x0800f7c8
 800c828:	0800f755 	.word	0x0800f755
 800c82c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c830:	6018      	str	r0, [r3, #0]
 800c832:	9b03      	ldr	r3, [sp, #12]
 800c834:	2b0e      	cmp	r3, #14
 800c836:	f200 80a1 	bhi.w	800c97c <_dtoa_r+0x444>
 800c83a:	2c00      	cmp	r4, #0
 800c83c:	f000 809e 	beq.w	800c97c <_dtoa_r+0x444>
 800c840:	2f00      	cmp	r7, #0
 800c842:	dd33      	ble.n	800c8ac <_dtoa_r+0x374>
 800c844:	4b9c      	ldr	r3, [pc, #624]	@ (800cab8 <_dtoa_r+0x580>)
 800c846:	f007 020f 	and.w	r2, r7, #15
 800c84a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c84e:	ed93 7b00 	vldr	d7, [r3]
 800c852:	05f8      	lsls	r0, r7, #23
 800c854:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c858:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c85c:	d516      	bpl.n	800c88c <_dtoa_r+0x354>
 800c85e:	4b97      	ldr	r3, [pc, #604]	@ (800cabc <_dtoa_r+0x584>)
 800c860:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c864:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c868:	f7f4 f800 	bl	800086c <__aeabi_ddiv>
 800c86c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c870:	f004 040f 	and.w	r4, r4, #15
 800c874:	2603      	movs	r6, #3
 800c876:	4d91      	ldr	r5, [pc, #580]	@ (800cabc <_dtoa_r+0x584>)
 800c878:	b954      	cbnz	r4, 800c890 <_dtoa_r+0x358>
 800c87a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c87e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c882:	f7f3 fff3 	bl	800086c <__aeabi_ddiv>
 800c886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c88a:	e028      	b.n	800c8de <_dtoa_r+0x3a6>
 800c88c:	2602      	movs	r6, #2
 800c88e:	e7f2      	b.n	800c876 <_dtoa_r+0x33e>
 800c890:	07e1      	lsls	r1, r4, #31
 800c892:	d508      	bpl.n	800c8a6 <_dtoa_r+0x36e>
 800c894:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c898:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c89c:	f7f3 febc 	bl	8000618 <__aeabi_dmul>
 800c8a0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c8a4:	3601      	adds	r6, #1
 800c8a6:	1064      	asrs	r4, r4, #1
 800c8a8:	3508      	adds	r5, #8
 800c8aa:	e7e5      	b.n	800c878 <_dtoa_r+0x340>
 800c8ac:	f000 80af 	beq.w	800ca0e <_dtoa_r+0x4d6>
 800c8b0:	427c      	negs	r4, r7
 800c8b2:	4b81      	ldr	r3, [pc, #516]	@ (800cab8 <_dtoa_r+0x580>)
 800c8b4:	4d81      	ldr	r5, [pc, #516]	@ (800cabc <_dtoa_r+0x584>)
 800c8b6:	f004 020f 	and.w	r2, r4, #15
 800c8ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c8c6:	f7f3 fea7 	bl	8000618 <__aeabi_dmul>
 800c8ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8ce:	1124      	asrs	r4, r4, #4
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	2602      	movs	r6, #2
 800c8d4:	2c00      	cmp	r4, #0
 800c8d6:	f040 808f 	bne.w	800c9f8 <_dtoa_r+0x4c0>
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d1d3      	bne.n	800c886 <_dtoa_r+0x34e>
 800c8de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	f000 8094 	beq.w	800ca12 <_dtoa_r+0x4da>
 800c8ea:	4b75      	ldr	r3, [pc, #468]	@ (800cac0 <_dtoa_r+0x588>)
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	4620      	mov	r0, r4
 800c8f0:	4629      	mov	r1, r5
 800c8f2:	f7f4 f903 	bl	8000afc <__aeabi_dcmplt>
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	f000 808b 	beq.w	800ca12 <_dtoa_r+0x4da>
 800c8fc:	9b03      	ldr	r3, [sp, #12]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	f000 8087 	beq.w	800ca12 <_dtoa_r+0x4da>
 800c904:	f1bb 0f00 	cmp.w	fp, #0
 800c908:	dd34      	ble.n	800c974 <_dtoa_r+0x43c>
 800c90a:	4620      	mov	r0, r4
 800c90c:	4b6d      	ldr	r3, [pc, #436]	@ (800cac4 <_dtoa_r+0x58c>)
 800c90e:	2200      	movs	r2, #0
 800c910:	4629      	mov	r1, r5
 800c912:	f7f3 fe81 	bl	8000618 <__aeabi_dmul>
 800c916:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c91a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c91e:	3601      	adds	r6, #1
 800c920:	465c      	mov	r4, fp
 800c922:	4630      	mov	r0, r6
 800c924:	f7f3 fe0e 	bl	8000544 <__aeabi_i2d>
 800c928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c92c:	f7f3 fe74 	bl	8000618 <__aeabi_dmul>
 800c930:	4b65      	ldr	r3, [pc, #404]	@ (800cac8 <_dtoa_r+0x590>)
 800c932:	2200      	movs	r2, #0
 800c934:	f7f3 fcba 	bl	80002ac <__adddf3>
 800c938:	4605      	mov	r5, r0
 800c93a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c93e:	2c00      	cmp	r4, #0
 800c940:	d16a      	bne.n	800ca18 <_dtoa_r+0x4e0>
 800c942:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c946:	4b61      	ldr	r3, [pc, #388]	@ (800cacc <_dtoa_r+0x594>)
 800c948:	2200      	movs	r2, #0
 800c94a:	f7f3 fcad 	bl	80002a8 <__aeabi_dsub>
 800c94e:	4602      	mov	r2, r0
 800c950:	460b      	mov	r3, r1
 800c952:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c956:	462a      	mov	r2, r5
 800c958:	4633      	mov	r3, r6
 800c95a:	f7f4 f8ed 	bl	8000b38 <__aeabi_dcmpgt>
 800c95e:	2800      	cmp	r0, #0
 800c960:	f040 8298 	bne.w	800ce94 <_dtoa_r+0x95c>
 800c964:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c968:	462a      	mov	r2, r5
 800c96a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c96e:	f7f4 f8c5 	bl	8000afc <__aeabi_dcmplt>
 800c972:	bb38      	cbnz	r0, 800c9c4 <_dtoa_r+0x48c>
 800c974:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c978:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c97c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c97e:	2b00      	cmp	r3, #0
 800c980:	f2c0 8157 	blt.w	800cc32 <_dtoa_r+0x6fa>
 800c984:	2f0e      	cmp	r7, #14
 800c986:	f300 8154 	bgt.w	800cc32 <_dtoa_r+0x6fa>
 800c98a:	4b4b      	ldr	r3, [pc, #300]	@ (800cab8 <_dtoa_r+0x580>)
 800c98c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c990:	ed93 7b00 	vldr	d7, [r3]
 800c994:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c996:	2b00      	cmp	r3, #0
 800c998:	ed8d 7b00 	vstr	d7, [sp]
 800c99c:	f280 80e5 	bge.w	800cb6a <_dtoa_r+0x632>
 800c9a0:	9b03      	ldr	r3, [sp, #12]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	f300 80e1 	bgt.w	800cb6a <_dtoa_r+0x632>
 800c9a8:	d10c      	bne.n	800c9c4 <_dtoa_r+0x48c>
 800c9aa:	4b48      	ldr	r3, [pc, #288]	@ (800cacc <_dtoa_r+0x594>)
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	ec51 0b17 	vmov	r0, r1, d7
 800c9b2:	f7f3 fe31 	bl	8000618 <__aeabi_dmul>
 800c9b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9ba:	f7f4 f8b3 	bl	8000b24 <__aeabi_dcmpge>
 800c9be:	2800      	cmp	r0, #0
 800c9c0:	f000 8266 	beq.w	800ce90 <_dtoa_r+0x958>
 800c9c4:	2400      	movs	r4, #0
 800c9c6:	4625      	mov	r5, r4
 800c9c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9ca:	4656      	mov	r6, sl
 800c9cc:	ea6f 0803 	mvn.w	r8, r3
 800c9d0:	2700      	movs	r7, #0
 800c9d2:	4621      	mov	r1, r4
 800c9d4:	4648      	mov	r0, r9
 800c9d6:	f000 fcd1 	bl	800d37c <_Bfree>
 800c9da:	2d00      	cmp	r5, #0
 800c9dc:	f000 80bd 	beq.w	800cb5a <_dtoa_r+0x622>
 800c9e0:	b12f      	cbz	r7, 800c9ee <_dtoa_r+0x4b6>
 800c9e2:	42af      	cmp	r7, r5
 800c9e4:	d003      	beq.n	800c9ee <_dtoa_r+0x4b6>
 800c9e6:	4639      	mov	r1, r7
 800c9e8:	4648      	mov	r0, r9
 800c9ea:	f000 fcc7 	bl	800d37c <_Bfree>
 800c9ee:	4629      	mov	r1, r5
 800c9f0:	4648      	mov	r0, r9
 800c9f2:	f000 fcc3 	bl	800d37c <_Bfree>
 800c9f6:	e0b0      	b.n	800cb5a <_dtoa_r+0x622>
 800c9f8:	07e2      	lsls	r2, r4, #31
 800c9fa:	d505      	bpl.n	800ca08 <_dtoa_r+0x4d0>
 800c9fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca00:	f7f3 fe0a 	bl	8000618 <__aeabi_dmul>
 800ca04:	3601      	adds	r6, #1
 800ca06:	2301      	movs	r3, #1
 800ca08:	1064      	asrs	r4, r4, #1
 800ca0a:	3508      	adds	r5, #8
 800ca0c:	e762      	b.n	800c8d4 <_dtoa_r+0x39c>
 800ca0e:	2602      	movs	r6, #2
 800ca10:	e765      	b.n	800c8de <_dtoa_r+0x3a6>
 800ca12:	9c03      	ldr	r4, [sp, #12]
 800ca14:	46b8      	mov	r8, r7
 800ca16:	e784      	b.n	800c922 <_dtoa_r+0x3ea>
 800ca18:	4b27      	ldr	r3, [pc, #156]	@ (800cab8 <_dtoa_r+0x580>)
 800ca1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ca24:	4454      	add	r4, sl
 800ca26:	2900      	cmp	r1, #0
 800ca28:	d054      	beq.n	800cad4 <_dtoa_r+0x59c>
 800ca2a:	4929      	ldr	r1, [pc, #164]	@ (800cad0 <_dtoa_r+0x598>)
 800ca2c:	2000      	movs	r0, #0
 800ca2e:	f7f3 ff1d 	bl	800086c <__aeabi_ddiv>
 800ca32:	4633      	mov	r3, r6
 800ca34:	462a      	mov	r2, r5
 800ca36:	f7f3 fc37 	bl	80002a8 <__aeabi_dsub>
 800ca3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca3e:	4656      	mov	r6, sl
 800ca40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca44:	f7f4 f898 	bl	8000b78 <__aeabi_d2iz>
 800ca48:	4605      	mov	r5, r0
 800ca4a:	f7f3 fd7b 	bl	8000544 <__aeabi_i2d>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	460b      	mov	r3, r1
 800ca52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca56:	f7f3 fc27 	bl	80002a8 <__aeabi_dsub>
 800ca5a:	3530      	adds	r5, #48	@ 0x30
 800ca5c:	4602      	mov	r2, r0
 800ca5e:	460b      	mov	r3, r1
 800ca60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca64:	f806 5b01 	strb.w	r5, [r6], #1
 800ca68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca6c:	f7f4 f846 	bl	8000afc <__aeabi_dcmplt>
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d172      	bne.n	800cb5a <_dtoa_r+0x622>
 800ca74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca78:	4911      	ldr	r1, [pc, #68]	@ (800cac0 <_dtoa_r+0x588>)
 800ca7a:	2000      	movs	r0, #0
 800ca7c:	f7f3 fc14 	bl	80002a8 <__aeabi_dsub>
 800ca80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca84:	f7f4 f83a 	bl	8000afc <__aeabi_dcmplt>
 800ca88:	2800      	cmp	r0, #0
 800ca8a:	f040 80b4 	bne.w	800cbf6 <_dtoa_r+0x6be>
 800ca8e:	42a6      	cmp	r6, r4
 800ca90:	f43f af70 	beq.w	800c974 <_dtoa_r+0x43c>
 800ca94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca98:	4b0a      	ldr	r3, [pc, #40]	@ (800cac4 <_dtoa_r+0x58c>)
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	f7f3 fdbc 	bl	8000618 <__aeabi_dmul>
 800caa0:	4b08      	ldr	r3, [pc, #32]	@ (800cac4 <_dtoa_r+0x58c>)
 800caa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800caa6:	2200      	movs	r2, #0
 800caa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800caac:	f7f3 fdb4 	bl	8000618 <__aeabi_dmul>
 800cab0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cab4:	e7c4      	b.n	800ca40 <_dtoa_r+0x508>
 800cab6:	bf00      	nop
 800cab8:	0800f9d8 	.word	0x0800f9d8
 800cabc:	0800f9b0 	.word	0x0800f9b0
 800cac0:	3ff00000 	.word	0x3ff00000
 800cac4:	40240000 	.word	0x40240000
 800cac8:	401c0000 	.word	0x401c0000
 800cacc:	40140000 	.word	0x40140000
 800cad0:	3fe00000 	.word	0x3fe00000
 800cad4:	4631      	mov	r1, r6
 800cad6:	4628      	mov	r0, r5
 800cad8:	f7f3 fd9e 	bl	8000618 <__aeabi_dmul>
 800cadc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cae0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cae2:	4656      	mov	r6, sl
 800cae4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cae8:	f7f4 f846 	bl	8000b78 <__aeabi_d2iz>
 800caec:	4605      	mov	r5, r0
 800caee:	f7f3 fd29 	bl	8000544 <__aeabi_i2d>
 800caf2:	4602      	mov	r2, r0
 800caf4:	460b      	mov	r3, r1
 800caf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cafa:	f7f3 fbd5 	bl	80002a8 <__aeabi_dsub>
 800cafe:	3530      	adds	r5, #48	@ 0x30
 800cb00:	f806 5b01 	strb.w	r5, [r6], #1
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	42a6      	cmp	r6, r4
 800cb0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb0e:	f04f 0200 	mov.w	r2, #0
 800cb12:	d124      	bne.n	800cb5e <_dtoa_r+0x626>
 800cb14:	4baf      	ldr	r3, [pc, #700]	@ (800cdd4 <_dtoa_r+0x89c>)
 800cb16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb1a:	f7f3 fbc7 	bl	80002ac <__adddf3>
 800cb1e:	4602      	mov	r2, r0
 800cb20:	460b      	mov	r3, r1
 800cb22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb26:	f7f4 f807 	bl	8000b38 <__aeabi_dcmpgt>
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	d163      	bne.n	800cbf6 <_dtoa_r+0x6be>
 800cb2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb32:	49a8      	ldr	r1, [pc, #672]	@ (800cdd4 <_dtoa_r+0x89c>)
 800cb34:	2000      	movs	r0, #0
 800cb36:	f7f3 fbb7 	bl	80002a8 <__aeabi_dsub>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	460b      	mov	r3, r1
 800cb3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb42:	f7f3 ffdb 	bl	8000afc <__aeabi_dcmplt>
 800cb46:	2800      	cmp	r0, #0
 800cb48:	f43f af14 	beq.w	800c974 <_dtoa_r+0x43c>
 800cb4c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cb4e:	1e73      	subs	r3, r6, #1
 800cb50:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb52:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb56:	2b30      	cmp	r3, #48	@ 0x30
 800cb58:	d0f8      	beq.n	800cb4c <_dtoa_r+0x614>
 800cb5a:	4647      	mov	r7, r8
 800cb5c:	e03b      	b.n	800cbd6 <_dtoa_r+0x69e>
 800cb5e:	4b9e      	ldr	r3, [pc, #632]	@ (800cdd8 <_dtoa_r+0x8a0>)
 800cb60:	f7f3 fd5a 	bl	8000618 <__aeabi_dmul>
 800cb64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb68:	e7bc      	b.n	800cae4 <_dtoa_r+0x5ac>
 800cb6a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cb6e:	4656      	mov	r6, sl
 800cb70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb74:	4620      	mov	r0, r4
 800cb76:	4629      	mov	r1, r5
 800cb78:	f7f3 fe78 	bl	800086c <__aeabi_ddiv>
 800cb7c:	f7f3 fffc 	bl	8000b78 <__aeabi_d2iz>
 800cb80:	4680      	mov	r8, r0
 800cb82:	f7f3 fcdf 	bl	8000544 <__aeabi_i2d>
 800cb86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb8a:	f7f3 fd45 	bl	8000618 <__aeabi_dmul>
 800cb8e:	4602      	mov	r2, r0
 800cb90:	460b      	mov	r3, r1
 800cb92:	4620      	mov	r0, r4
 800cb94:	4629      	mov	r1, r5
 800cb96:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb9a:	f7f3 fb85 	bl	80002a8 <__aeabi_dsub>
 800cb9e:	f806 4b01 	strb.w	r4, [r6], #1
 800cba2:	9d03      	ldr	r5, [sp, #12]
 800cba4:	eba6 040a 	sub.w	r4, r6, sl
 800cba8:	42a5      	cmp	r5, r4
 800cbaa:	4602      	mov	r2, r0
 800cbac:	460b      	mov	r3, r1
 800cbae:	d133      	bne.n	800cc18 <_dtoa_r+0x6e0>
 800cbb0:	f7f3 fb7c 	bl	80002ac <__adddf3>
 800cbb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbb8:	4604      	mov	r4, r0
 800cbba:	460d      	mov	r5, r1
 800cbbc:	f7f3 ffbc 	bl	8000b38 <__aeabi_dcmpgt>
 800cbc0:	b9c0      	cbnz	r0, 800cbf4 <_dtoa_r+0x6bc>
 800cbc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbc6:	4620      	mov	r0, r4
 800cbc8:	4629      	mov	r1, r5
 800cbca:	f7f3 ff8d 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbce:	b110      	cbz	r0, 800cbd6 <_dtoa_r+0x69e>
 800cbd0:	f018 0f01 	tst.w	r8, #1
 800cbd4:	d10e      	bne.n	800cbf4 <_dtoa_r+0x6bc>
 800cbd6:	9902      	ldr	r1, [sp, #8]
 800cbd8:	4648      	mov	r0, r9
 800cbda:	f000 fbcf 	bl	800d37c <_Bfree>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	7033      	strb	r3, [r6, #0]
 800cbe2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbe4:	3701      	adds	r7, #1
 800cbe6:	601f      	str	r7, [r3, #0]
 800cbe8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	f000 824b 	beq.w	800d086 <_dtoa_r+0xb4e>
 800cbf0:	601e      	str	r6, [r3, #0]
 800cbf2:	e248      	b.n	800d086 <_dtoa_r+0xb4e>
 800cbf4:	46b8      	mov	r8, r7
 800cbf6:	4633      	mov	r3, r6
 800cbf8:	461e      	mov	r6, r3
 800cbfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbfe:	2a39      	cmp	r2, #57	@ 0x39
 800cc00:	d106      	bne.n	800cc10 <_dtoa_r+0x6d8>
 800cc02:	459a      	cmp	sl, r3
 800cc04:	d1f8      	bne.n	800cbf8 <_dtoa_r+0x6c0>
 800cc06:	2230      	movs	r2, #48	@ 0x30
 800cc08:	f108 0801 	add.w	r8, r8, #1
 800cc0c:	f88a 2000 	strb.w	r2, [sl]
 800cc10:	781a      	ldrb	r2, [r3, #0]
 800cc12:	3201      	adds	r2, #1
 800cc14:	701a      	strb	r2, [r3, #0]
 800cc16:	e7a0      	b.n	800cb5a <_dtoa_r+0x622>
 800cc18:	4b6f      	ldr	r3, [pc, #444]	@ (800cdd8 <_dtoa_r+0x8a0>)
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f7f3 fcfc 	bl	8000618 <__aeabi_dmul>
 800cc20:	2200      	movs	r2, #0
 800cc22:	2300      	movs	r3, #0
 800cc24:	4604      	mov	r4, r0
 800cc26:	460d      	mov	r5, r1
 800cc28:	f7f3 ff5e 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	d09f      	beq.n	800cb70 <_dtoa_r+0x638>
 800cc30:	e7d1      	b.n	800cbd6 <_dtoa_r+0x69e>
 800cc32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc34:	2a00      	cmp	r2, #0
 800cc36:	f000 80ea 	beq.w	800ce0e <_dtoa_r+0x8d6>
 800cc3a:	9a07      	ldr	r2, [sp, #28]
 800cc3c:	2a01      	cmp	r2, #1
 800cc3e:	f300 80cd 	bgt.w	800cddc <_dtoa_r+0x8a4>
 800cc42:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cc44:	2a00      	cmp	r2, #0
 800cc46:	f000 80c1 	beq.w	800cdcc <_dtoa_r+0x894>
 800cc4a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cc4e:	9c08      	ldr	r4, [sp, #32]
 800cc50:	9e00      	ldr	r6, [sp, #0]
 800cc52:	9a00      	ldr	r2, [sp, #0]
 800cc54:	441a      	add	r2, r3
 800cc56:	9200      	str	r2, [sp, #0]
 800cc58:	9a06      	ldr	r2, [sp, #24]
 800cc5a:	2101      	movs	r1, #1
 800cc5c:	441a      	add	r2, r3
 800cc5e:	4648      	mov	r0, r9
 800cc60:	9206      	str	r2, [sp, #24]
 800cc62:	f000 fc3f 	bl	800d4e4 <__i2b>
 800cc66:	4605      	mov	r5, r0
 800cc68:	b166      	cbz	r6, 800cc84 <_dtoa_r+0x74c>
 800cc6a:	9b06      	ldr	r3, [sp, #24]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	dd09      	ble.n	800cc84 <_dtoa_r+0x74c>
 800cc70:	42b3      	cmp	r3, r6
 800cc72:	9a00      	ldr	r2, [sp, #0]
 800cc74:	bfa8      	it	ge
 800cc76:	4633      	movge	r3, r6
 800cc78:	1ad2      	subs	r2, r2, r3
 800cc7a:	9200      	str	r2, [sp, #0]
 800cc7c:	9a06      	ldr	r2, [sp, #24]
 800cc7e:	1af6      	subs	r6, r6, r3
 800cc80:	1ad3      	subs	r3, r2, r3
 800cc82:	9306      	str	r3, [sp, #24]
 800cc84:	9b08      	ldr	r3, [sp, #32]
 800cc86:	b30b      	cbz	r3, 800cccc <_dtoa_r+0x794>
 800cc88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	f000 80c6 	beq.w	800ce1c <_dtoa_r+0x8e4>
 800cc90:	2c00      	cmp	r4, #0
 800cc92:	f000 80c0 	beq.w	800ce16 <_dtoa_r+0x8de>
 800cc96:	4629      	mov	r1, r5
 800cc98:	4622      	mov	r2, r4
 800cc9a:	4648      	mov	r0, r9
 800cc9c:	f000 fcda 	bl	800d654 <__pow5mult>
 800cca0:	9a02      	ldr	r2, [sp, #8]
 800cca2:	4601      	mov	r1, r0
 800cca4:	4605      	mov	r5, r0
 800cca6:	4648      	mov	r0, r9
 800cca8:	f000 fc32 	bl	800d510 <__multiply>
 800ccac:	9902      	ldr	r1, [sp, #8]
 800ccae:	4680      	mov	r8, r0
 800ccb0:	4648      	mov	r0, r9
 800ccb2:	f000 fb63 	bl	800d37c <_Bfree>
 800ccb6:	9b08      	ldr	r3, [sp, #32]
 800ccb8:	1b1b      	subs	r3, r3, r4
 800ccba:	9308      	str	r3, [sp, #32]
 800ccbc:	f000 80b1 	beq.w	800ce22 <_dtoa_r+0x8ea>
 800ccc0:	9a08      	ldr	r2, [sp, #32]
 800ccc2:	4641      	mov	r1, r8
 800ccc4:	4648      	mov	r0, r9
 800ccc6:	f000 fcc5 	bl	800d654 <__pow5mult>
 800ccca:	9002      	str	r0, [sp, #8]
 800cccc:	2101      	movs	r1, #1
 800ccce:	4648      	mov	r0, r9
 800ccd0:	f000 fc08 	bl	800d4e4 <__i2b>
 800ccd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccd6:	4604      	mov	r4, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	f000 81d8 	beq.w	800d08e <_dtoa_r+0xb56>
 800ccde:	461a      	mov	r2, r3
 800cce0:	4601      	mov	r1, r0
 800cce2:	4648      	mov	r0, r9
 800cce4:	f000 fcb6 	bl	800d654 <__pow5mult>
 800cce8:	9b07      	ldr	r3, [sp, #28]
 800ccea:	2b01      	cmp	r3, #1
 800ccec:	4604      	mov	r4, r0
 800ccee:	f300 809f 	bgt.w	800ce30 <_dtoa_r+0x8f8>
 800ccf2:	9b04      	ldr	r3, [sp, #16]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	f040 8097 	bne.w	800ce28 <_dtoa_r+0x8f0>
 800ccfa:	9b05      	ldr	r3, [sp, #20]
 800ccfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	f040 8093 	bne.w	800ce2c <_dtoa_r+0x8f4>
 800cd06:	9b05      	ldr	r3, [sp, #20]
 800cd08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cd0c:	0d1b      	lsrs	r3, r3, #20
 800cd0e:	051b      	lsls	r3, r3, #20
 800cd10:	b133      	cbz	r3, 800cd20 <_dtoa_r+0x7e8>
 800cd12:	9b00      	ldr	r3, [sp, #0]
 800cd14:	3301      	adds	r3, #1
 800cd16:	9300      	str	r3, [sp, #0]
 800cd18:	9b06      	ldr	r3, [sp, #24]
 800cd1a:	3301      	adds	r3, #1
 800cd1c:	9306      	str	r3, [sp, #24]
 800cd1e:	2301      	movs	r3, #1
 800cd20:	9308      	str	r3, [sp, #32]
 800cd22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	f000 81b8 	beq.w	800d09a <_dtoa_r+0xb62>
 800cd2a:	6923      	ldr	r3, [r4, #16]
 800cd2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd30:	6918      	ldr	r0, [r3, #16]
 800cd32:	f000 fb8b 	bl	800d44c <__hi0bits>
 800cd36:	f1c0 0020 	rsb	r0, r0, #32
 800cd3a:	9b06      	ldr	r3, [sp, #24]
 800cd3c:	4418      	add	r0, r3
 800cd3e:	f010 001f 	ands.w	r0, r0, #31
 800cd42:	f000 8082 	beq.w	800ce4a <_dtoa_r+0x912>
 800cd46:	f1c0 0320 	rsb	r3, r0, #32
 800cd4a:	2b04      	cmp	r3, #4
 800cd4c:	dd73      	ble.n	800ce36 <_dtoa_r+0x8fe>
 800cd4e:	9b00      	ldr	r3, [sp, #0]
 800cd50:	f1c0 001c 	rsb	r0, r0, #28
 800cd54:	4403      	add	r3, r0
 800cd56:	9300      	str	r3, [sp, #0]
 800cd58:	9b06      	ldr	r3, [sp, #24]
 800cd5a:	4403      	add	r3, r0
 800cd5c:	4406      	add	r6, r0
 800cd5e:	9306      	str	r3, [sp, #24]
 800cd60:	9b00      	ldr	r3, [sp, #0]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	dd05      	ble.n	800cd72 <_dtoa_r+0x83a>
 800cd66:	9902      	ldr	r1, [sp, #8]
 800cd68:	461a      	mov	r2, r3
 800cd6a:	4648      	mov	r0, r9
 800cd6c:	f000 fccc 	bl	800d708 <__lshift>
 800cd70:	9002      	str	r0, [sp, #8]
 800cd72:	9b06      	ldr	r3, [sp, #24]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	dd05      	ble.n	800cd84 <_dtoa_r+0x84c>
 800cd78:	4621      	mov	r1, r4
 800cd7a:	461a      	mov	r2, r3
 800cd7c:	4648      	mov	r0, r9
 800cd7e:	f000 fcc3 	bl	800d708 <__lshift>
 800cd82:	4604      	mov	r4, r0
 800cd84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d061      	beq.n	800ce4e <_dtoa_r+0x916>
 800cd8a:	9802      	ldr	r0, [sp, #8]
 800cd8c:	4621      	mov	r1, r4
 800cd8e:	f000 fd27 	bl	800d7e0 <__mcmp>
 800cd92:	2800      	cmp	r0, #0
 800cd94:	da5b      	bge.n	800ce4e <_dtoa_r+0x916>
 800cd96:	2300      	movs	r3, #0
 800cd98:	9902      	ldr	r1, [sp, #8]
 800cd9a:	220a      	movs	r2, #10
 800cd9c:	4648      	mov	r0, r9
 800cd9e:	f000 fb0f 	bl	800d3c0 <__multadd>
 800cda2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cda4:	9002      	str	r0, [sp, #8]
 800cda6:	f107 38ff 	add.w	r8, r7, #4294967295
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	f000 8177 	beq.w	800d09e <_dtoa_r+0xb66>
 800cdb0:	4629      	mov	r1, r5
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	220a      	movs	r2, #10
 800cdb6:	4648      	mov	r0, r9
 800cdb8:	f000 fb02 	bl	800d3c0 <__multadd>
 800cdbc:	f1bb 0f00 	cmp.w	fp, #0
 800cdc0:	4605      	mov	r5, r0
 800cdc2:	dc6f      	bgt.n	800cea4 <_dtoa_r+0x96c>
 800cdc4:	9b07      	ldr	r3, [sp, #28]
 800cdc6:	2b02      	cmp	r3, #2
 800cdc8:	dc49      	bgt.n	800ce5e <_dtoa_r+0x926>
 800cdca:	e06b      	b.n	800cea4 <_dtoa_r+0x96c>
 800cdcc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cdce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cdd2:	e73c      	b.n	800cc4e <_dtoa_r+0x716>
 800cdd4:	3fe00000 	.word	0x3fe00000
 800cdd8:	40240000 	.word	0x40240000
 800cddc:	9b03      	ldr	r3, [sp, #12]
 800cdde:	1e5c      	subs	r4, r3, #1
 800cde0:	9b08      	ldr	r3, [sp, #32]
 800cde2:	42a3      	cmp	r3, r4
 800cde4:	db09      	blt.n	800cdfa <_dtoa_r+0x8c2>
 800cde6:	1b1c      	subs	r4, r3, r4
 800cde8:	9b03      	ldr	r3, [sp, #12]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	f6bf af30 	bge.w	800cc50 <_dtoa_r+0x718>
 800cdf0:	9b00      	ldr	r3, [sp, #0]
 800cdf2:	9a03      	ldr	r2, [sp, #12]
 800cdf4:	1a9e      	subs	r6, r3, r2
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	e72b      	b.n	800cc52 <_dtoa_r+0x71a>
 800cdfa:	9b08      	ldr	r3, [sp, #32]
 800cdfc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cdfe:	9408      	str	r4, [sp, #32]
 800ce00:	1ae3      	subs	r3, r4, r3
 800ce02:	441a      	add	r2, r3
 800ce04:	9e00      	ldr	r6, [sp, #0]
 800ce06:	9b03      	ldr	r3, [sp, #12]
 800ce08:	920d      	str	r2, [sp, #52]	@ 0x34
 800ce0a:	2400      	movs	r4, #0
 800ce0c:	e721      	b.n	800cc52 <_dtoa_r+0x71a>
 800ce0e:	9c08      	ldr	r4, [sp, #32]
 800ce10:	9e00      	ldr	r6, [sp, #0]
 800ce12:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ce14:	e728      	b.n	800cc68 <_dtoa_r+0x730>
 800ce16:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ce1a:	e751      	b.n	800ccc0 <_dtoa_r+0x788>
 800ce1c:	9a08      	ldr	r2, [sp, #32]
 800ce1e:	9902      	ldr	r1, [sp, #8]
 800ce20:	e750      	b.n	800ccc4 <_dtoa_r+0x78c>
 800ce22:	f8cd 8008 	str.w	r8, [sp, #8]
 800ce26:	e751      	b.n	800cccc <_dtoa_r+0x794>
 800ce28:	2300      	movs	r3, #0
 800ce2a:	e779      	b.n	800cd20 <_dtoa_r+0x7e8>
 800ce2c:	9b04      	ldr	r3, [sp, #16]
 800ce2e:	e777      	b.n	800cd20 <_dtoa_r+0x7e8>
 800ce30:	2300      	movs	r3, #0
 800ce32:	9308      	str	r3, [sp, #32]
 800ce34:	e779      	b.n	800cd2a <_dtoa_r+0x7f2>
 800ce36:	d093      	beq.n	800cd60 <_dtoa_r+0x828>
 800ce38:	9a00      	ldr	r2, [sp, #0]
 800ce3a:	331c      	adds	r3, #28
 800ce3c:	441a      	add	r2, r3
 800ce3e:	9200      	str	r2, [sp, #0]
 800ce40:	9a06      	ldr	r2, [sp, #24]
 800ce42:	441a      	add	r2, r3
 800ce44:	441e      	add	r6, r3
 800ce46:	9206      	str	r2, [sp, #24]
 800ce48:	e78a      	b.n	800cd60 <_dtoa_r+0x828>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	e7f4      	b.n	800ce38 <_dtoa_r+0x900>
 800ce4e:	9b03      	ldr	r3, [sp, #12]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	46b8      	mov	r8, r7
 800ce54:	dc20      	bgt.n	800ce98 <_dtoa_r+0x960>
 800ce56:	469b      	mov	fp, r3
 800ce58:	9b07      	ldr	r3, [sp, #28]
 800ce5a:	2b02      	cmp	r3, #2
 800ce5c:	dd1e      	ble.n	800ce9c <_dtoa_r+0x964>
 800ce5e:	f1bb 0f00 	cmp.w	fp, #0
 800ce62:	f47f adb1 	bne.w	800c9c8 <_dtoa_r+0x490>
 800ce66:	4621      	mov	r1, r4
 800ce68:	465b      	mov	r3, fp
 800ce6a:	2205      	movs	r2, #5
 800ce6c:	4648      	mov	r0, r9
 800ce6e:	f000 faa7 	bl	800d3c0 <__multadd>
 800ce72:	4601      	mov	r1, r0
 800ce74:	4604      	mov	r4, r0
 800ce76:	9802      	ldr	r0, [sp, #8]
 800ce78:	f000 fcb2 	bl	800d7e0 <__mcmp>
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	f77f ada3 	ble.w	800c9c8 <_dtoa_r+0x490>
 800ce82:	4656      	mov	r6, sl
 800ce84:	2331      	movs	r3, #49	@ 0x31
 800ce86:	f806 3b01 	strb.w	r3, [r6], #1
 800ce8a:	f108 0801 	add.w	r8, r8, #1
 800ce8e:	e59f      	b.n	800c9d0 <_dtoa_r+0x498>
 800ce90:	9c03      	ldr	r4, [sp, #12]
 800ce92:	46b8      	mov	r8, r7
 800ce94:	4625      	mov	r5, r4
 800ce96:	e7f4      	b.n	800ce82 <_dtoa_r+0x94a>
 800ce98:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ce9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	f000 8101 	beq.w	800d0a6 <_dtoa_r+0xb6e>
 800cea4:	2e00      	cmp	r6, #0
 800cea6:	dd05      	ble.n	800ceb4 <_dtoa_r+0x97c>
 800cea8:	4629      	mov	r1, r5
 800ceaa:	4632      	mov	r2, r6
 800ceac:	4648      	mov	r0, r9
 800ceae:	f000 fc2b 	bl	800d708 <__lshift>
 800ceb2:	4605      	mov	r5, r0
 800ceb4:	9b08      	ldr	r3, [sp, #32]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d05c      	beq.n	800cf74 <_dtoa_r+0xa3c>
 800ceba:	6869      	ldr	r1, [r5, #4]
 800cebc:	4648      	mov	r0, r9
 800cebe:	f000 fa1d 	bl	800d2fc <_Balloc>
 800cec2:	4606      	mov	r6, r0
 800cec4:	b928      	cbnz	r0, 800ced2 <_dtoa_r+0x99a>
 800cec6:	4b82      	ldr	r3, [pc, #520]	@ (800d0d0 <_dtoa_r+0xb98>)
 800cec8:	4602      	mov	r2, r0
 800ceca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cece:	f7ff bb4a 	b.w	800c566 <_dtoa_r+0x2e>
 800ced2:	692a      	ldr	r2, [r5, #16]
 800ced4:	3202      	adds	r2, #2
 800ced6:	0092      	lsls	r2, r2, #2
 800ced8:	f105 010c 	add.w	r1, r5, #12
 800cedc:	300c      	adds	r0, #12
 800cede:	f7ff fa76 	bl	800c3ce <memcpy>
 800cee2:	2201      	movs	r2, #1
 800cee4:	4631      	mov	r1, r6
 800cee6:	4648      	mov	r0, r9
 800cee8:	f000 fc0e 	bl	800d708 <__lshift>
 800ceec:	f10a 0301 	add.w	r3, sl, #1
 800cef0:	9300      	str	r3, [sp, #0]
 800cef2:	eb0a 030b 	add.w	r3, sl, fp
 800cef6:	9308      	str	r3, [sp, #32]
 800cef8:	9b04      	ldr	r3, [sp, #16]
 800cefa:	f003 0301 	and.w	r3, r3, #1
 800cefe:	462f      	mov	r7, r5
 800cf00:	9306      	str	r3, [sp, #24]
 800cf02:	4605      	mov	r5, r0
 800cf04:	9b00      	ldr	r3, [sp, #0]
 800cf06:	9802      	ldr	r0, [sp, #8]
 800cf08:	4621      	mov	r1, r4
 800cf0a:	f103 3bff 	add.w	fp, r3, #4294967295
 800cf0e:	f7ff fa8b 	bl	800c428 <quorem>
 800cf12:	4603      	mov	r3, r0
 800cf14:	3330      	adds	r3, #48	@ 0x30
 800cf16:	9003      	str	r0, [sp, #12]
 800cf18:	4639      	mov	r1, r7
 800cf1a:	9802      	ldr	r0, [sp, #8]
 800cf1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf1e:	f000 fc5f 	bl	800d7e0 <__mcmp>
 800cf22:	462a      	mov	r2, r5
 800cf24:	9004      	str	r0, [sp, #16]
 800cf26:	4621      	mov	r1, r4
 800cf28:	4648      	mov	r0, r9
 800cf2a:	f000 fc75 	bl	800d818 <__mdiff>
 800cf2e:	68c2      	ldr	r2, [r0, #12]
 800cf30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf32:	4606      	mov	r6, r0
 800cf34:	bb02      	cbnz	r2, 800cf78 <_dtoa_r+0xa40>
 800cf36:	4601      	mov	r1, r0
 800cf38:	9802      	ldr	r0, [sp, #8]
 800cf3a:	f000 fc51 	bl	800d7e0 <__mcmp>
 800cf3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf40:	4602      	mov	r2, r0
 800cf42:	4631      	mov	r1, r6
 800cf44:	4648      	mov	r0, r9
 800cf46:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf48:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf4a:	f000 fa17 	bl	800d37c <_Bfree>
 800cf4e:	9b07      	ldr	r3, [sp, #28]
 800cf50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf52:	9e00      	ldr	r6, [sp, #0]
 800cf54:	ea42 0103 	orr.w	r1, r2, r3
 800cf58:	9b06      	ldr	r3, [sp, #24]
 800cf5a:	4319      	orrs	r1, r3
 800cf5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf5e:	d10d      	bne.n	800cf7c <_dtoa_r+0xa44>
 800cf60:	2b39      	cmp	r3, #57	@ 0x39
 800cf62:	d027      	beq.n	800cfb4 <_dtoa_r+0xa7c>
 800cf64:	9a04      	ldr	r2, [sp, #16]
 800cf66:	2a00      	cmp	r2, #0
 800cf68:	dd01      	ble.n	800cf6e <_dtoa_r+0xa36>
 800cf6a:	9b03      	ldr	r3, [sp, #12]
 800cf6c:	3331      	adds	r3, #49	@ 0x31
 800cf6e:	f88b 3000 	strb.w	r3, [fp]
 800cf72:	e52e      	b.n	800c9d2 <_dtoa_r+0x49a>
 800cf74:	4628      	mov	r0, r5
 800cf76:	e7b9      	b.n	800ceec <_dtoa_r+0x9b4>
 800cf78:	2201      	movs	r2, #1
 800cf7a:	e7e2      	b.n	800cf42 <_dtoa_r+0xa0a>
 800cf7c:	9904      	ldr	r1, [sp, #16]
 800cf7e:	2900      	cmp	r1, #0
 800cf80:	db04      	blt.n	800cf8c <_dtoa_r+0xa54>
 800cf82:	9807      	ldr	r0, [sp, #28]
 800cf84:	4301      	orrs	r1, r0
 800cf86:	9806      	ldr	r0, [sp, #24]
 800cf88:	4301      	orrs	r1, r0
 800cf8a:	d120      	bne.n	800cfce <_dtoa_r+0xa96>
 800cf8c:	2a00      	cmp	r2, #0
 800cf8e:	ddee      	ble.n	800cf6e <_dtoa_r+0xa36>
 800cf90:	9902      	ldr	r1, [sp, #8]
 800cf92:	9300      	str	r3, [sp, #0]
 800cf94:	2201      	movs	r2, #1
 800cf96:	4648      	mov	r0, r9
 800cf98:	f000 fbb6 	bl	800d708 <__lshift>
 800cf9c:	4621      	mov	r1, r4
 800cf9e:	9002      	str	r0, [sp, #8]
 800cfa0:	f000 fc1e 	bl	800d7e0 <__mcmp>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	9b00      	ldr	r3, [sp, #0]
 800cfa8:	dc02      	bgt.n	800cfb0 <_dtoa_r+0xa78>
 800cfaa:	d1e0      	bne.n	800cf6e <_dtoa_r+0xa36>
 800cfac:	07da      	lsls	r2, r3, #31
 800cfae:	d5de      	bpl.n	800cf6e <_dtoa_r+0xa36>
 800cfb0:	2b39      	cmp	r3, #57	@ 0x39
 800cfb2:	d1da      	bne.n	800cf6a <_dtoa_r+0xa32>
 800cfb4:	2339      	movs	r3, #57	@ 0x39
 800cfb6:	f88b 3000 	strb.w	r3, [fp]
 800cfba:	4633      	mov	r3, r6
 800cfbc:	461e      	mov	r6, r3
 800cfbe:	3b01      	subs	r3, #1
 800cfc0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cfc4:	2a39      	cmp	r2, #57	@ 0x39
 800cfc6:	d04e      	beq.n	800d066 <_dtoa_r+0xb2e>
 800cfc8:	3201      	adds	r2, #1
 800cfca:	701a      	strb	r2, [r3, #0]
 800cfcc:	e501      	b.n	800c9d2 <_dtoa_r+0x49a>
 800cfce:	2a00      	cmp	r2, #0
 800cfd0:	dd03      	ble.n	800cfda <_dtoa_r+0xaa2>
 800cfd2:	2b39      	cmp	r3, #57	@ 0x39
 800cfd4:	d0ee      	beq.n	800cfb4 <_dtoa_r+0xa7c>
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	e7c9      	b.n	800cf6e <_dtoa_r+0xa36>
 800cfda:	9a00      	ldr	r2, [sp, #0]
 800cfdc:	9908      	ldr	r1, [sp, #32]
 800cfde:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cfe2:	428a      	cmp	r2, r1
 800cfe4:	d028      	beq.n	800d038 <_dtoa_r+0xb00>
 800cfe6:	9902      	ldr	r1, [sp, #8]
 800cfe8:	2300      	movs	r3, #0
 800cfea:	220a      	movs	r2, #10
 800cfec:	4648      	mov	r0, r9
 800cfee:	f000 f9e7 	bl	800d3c0 <__multadd>
 800cff2:	42af      	cmp	r7, r5
 800cff4:	9002      	str	r0, [sp, #8]
 800cff6:	f04f 0300 	mov.w	r3, #0
 800cffa:	f04f 020a 	mov.w	r2, #10
 800cffe:	4639      	mov	r1, r7
 800d000:	4648      	mov	r0, r9
 800d002:	d107      	bne.n	800d014 <_dtoa_r+0xadc>
 800d004:	f000 f9dc 	bl	800d3c0 <__multadd>
 800d008:	4607      	mov	r7, r0
 800d00a:	4605      	mov	r5, r0
 800d00c:	9b00      	ldr	r3, [sp, #0]
 800d00e:	3301      	adds	r3, #1
 800d010:	9300      	str	r3, [sp, #0]
 800d012:	e777      	b.n	800cf04 <_dtoa_r+0x9cc>
 800d014:	f000 f9d4 	bl	800d3c0 <__multadd>
 800d018:	4629      	mov	r1, r5
 800d01a:	4607      	mov	r7, r0
 800d01c:	2300      	movs	r3, #0
 800d01e:	220a      	movs	r2, #10
 800d020:	4648      	mov	r0, r9
 800d022:	f000 f9cd 	bl	800d3c0 <__multadd>
 800d026:	4605      	mov	r5, r0
 800d028:	e7f0      	b.n	800d00c <_dtoa_r+0xad4>
 800d02a:	f1bb 0f00 	cmp.w	fp, #0
 800d02e:	bfcc      	ite	gt
 800d030:	465e      	movgt	r6, fp
 800d032:	2601      	movle	r6, #1
 800d034:	4456      	add	r6, sl
 800d036:	2700      	movs	r7, #0
 800d038:	9902      	ldr	r1, [sp, #8]
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	2201      	movs	r2, #1
 800d03e:	4648      	mov	r0, r9
 800d040:	f000 fb62 	bl	800d708 <__lshift>
 800d044:	4621      	mov	r1, r4
 800d046:	9002      	str	r0, [sp, #8]
 800d048:	f000 fbca 	bl	800d7e0 <__mcmp>
 800d04c:	2800      	cmp	r0, #0
 800d04e:	dcb4      	bgt.n	800cfba <_dtoa_r+0xa82>
 800d050:	d102      	bne.n	800d058 <_dtoa_r+0xb20>
 800d052:	9b00      	ldr	r3, [sp, #0]
 800d054:	07db      	lsls	r3, r3, #31
 800d056:	d4b0      	bmi.n	800cfba <_dtoa_r+0xa82>
 800d058:	4633      	mov	r3, r6
 800d05a:	461e      	mov	r6, r3
 800d05c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d060:	2a30      	cmp	r2, #48	@ 0x30
 800d062:	d0fa      	beq.n	800d05a <_dtoa_r+0xb22>
 800d064:	e4b5      	b.n	800c9d2 <_dtoa_r+0x49a>
 800d066:	459a      	cmp	sl, r3
 800d068:	d1a8      	bne.n	800cfbc <_dtoa_r+0xa84>
 800d06a:	2331      	movs	r3, #49	@ 0x31
 800d06c:	f108 0801 	add.w	r8, r8, #1
 800d070:	f88a 3000 	strb.w	r3, [sl]
 800d074:	e4ad      	b.n	800c9d2 <_dtoa_r+0x49a>
 800d076:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d078:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d0d4 <_dtoa_r+0xb9c>
 800d07c:	b11b      	cbz	r3, 800d086 <_dtoa_r+0xb4e>
 800d07e:	f10a 0308 	add.w	r3, sl, #8
 800d082:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d084:	6013      	str	r3, [r2, #0]
 800d086:	4650      	mov	r0, sl
 800d088:	b017      	add	sp, #92	@ 0x5c
 800d08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d08e:	9b07      	ldr	r3, [sp, #28]
 800d090:	2b01      	cmp	r3, #1
 800d092:	f77f ae2e 	ble.w	800ccf2 <_dtoa_r+0x7ba>
 800d096:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d098:	9308      	str	r3, [sp, #32]
 800d09a:	2001      	movs	r0, #1
 800d09c:	e64d      	b.n	800cd3a <_dtoa_r+0x802>
 800d09e:	f1bb 0f00 	cmp.w	fp, #0
 800d0a2:	f77f aed9 	ble.w	800ce58 <_dtoa_r+0x920>
 800d0a6:	4656      	mov	r6, sl
 800d0a8:	9802      	ldr	r0, [sp, #8]
 800d0aa:	4621      	mov	r1, r4
 800d0ac:	f7ff f9bc 	bl	800c428 <quorem>
 800d0b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d0b4:	f806 3b01 	strb.w	r3, [r6], #1
 800d0b8:	eba6 020a 	sub.w	r2, r6, sl
 800d0bc:	4593      	cmp	fp, r2
 800d0be:	ddb4      	ble.n	800d02a <_dtoa_r+0xaf2>
 800d0c0:	9902      	ldr	r1, [sp, #8]
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	220a      	movs	r2, #10
 800d0c6:	4648      	mov	r0, r9
 800d0c8:	f000 f97a 	bl	800d3c0 <__multadd>
 800d0cc:	9002      	str	r0, [sp, #8]
 800d0ce:	e7eb      	b.n	800d0a8 <_dtoa_r+0xb70>
 800d0d0:	0800f824 	.word	0x0800f824
 800d0d4:	0800f7bf 	.word	0x0800f7bf

0800d0d8 <_free_r>:
 800d0d8:	b538      	push	{r3, r4, r5, lr}
 800d0da:	4605      	mov	r5, r0
 800d0dc:	2900      	cmp	r1, #0
 800d0de:	d041      	beq.n	800d164 <_free_r+0x8c>
 800d0e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d0e4:	1f0c      	subs	r4, r1, #4
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	bfb8      	it	lt
 800d0ea:	18e4      	addlt	r4, r4, r3
 800d0ec:	f000 f8fa 	bl	800d2e4 <__malloc_lock>
 800d0f0:	4a1d      	ldr	r2, [pc, #116]	@ (800d168 <_free_r+0x90>)
 800d0f2:	6813      	ldr	r3, [r2, #0]
 800d0f4:	b933      	cbnz	r3, 800d104 <_free_r+0x2c>
 800d0f6:	6063      	str	r3, [r4, #4]
 800d0f8:	6014      	str	r4, [r2, #0]
 800d0fa:	4628      	mov	r0, r5
 800d0fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d100:	f000 b8f6 	b.w	800d2f0 <__malloc_unlock>
 800d104:	42a3      	cmp	r3, r4
 800d106:	d908      	bls.n	800d11a <_free_r+0x42>
 800d108:	6820      	ldr	r0, [r4, #0]
 800d10a:	1821      	adds	r1, r4, r0
 800d10c:	428b      	cmp	r3, r1
 800d10e:	bf01      	itttt	eq
 800d110:	6819      	ldreq	r1, [r3, #0]
 800d112:	685b      	ldreq	r3, [r3, #4]
 800d114:	1809      	addeq	r1, r1, r0
 800d116:	6021      	streq	r1, [r4, #0]
 800d118:	e7ed      	b.n	800d0f6 <_free_r+0x1e>
 800d11a:	461a      	mov	r2, r3
 800d11c:	685b      	ldr	r3, [r3, #4]
 800d11e:	b10b      	cbz	r3, 800d124 <_free_r+0x4c>
 800d120:	42a3      	cmp	r3, r4
 800d122:	d9fa      	bls.n	800d11a <_free_r+0x42>
 800d124:	6811      	ldr	r1, [r2, #0]
 800d126:	1850      	adds	r0, r2, r1
 800d128:	42a0      	cmp	r0, r4
 800d12a:	d10b      	bne.n	800d144 <_free_r+0x6c>
 800d12c:	6820      	ldr	r0, [r4, #0]
 800d12e:	4401      	add	r1, r0
 800d130:	1850      	adds	r0, r2, r1
 800d132:	4283      	cmp	r3, r0
 800d134:	6011      	str	r1, [r2, #0]
 800d136:	d1e0      	bne.n	800d0fa <_free_r+0x22>
 800d138:	6818      	ldr	r0, [r3, #0]
 800d13a:	685b      	ldr	r3, [r3, #4]
 800d13c:	6053      	str	r3, [r2, #4]
 800d13e:	4408      	add	r0, r1
 800d140:	6010      	str	r0, [r2, #0]
 800d142:	e7da      	b.n	800d0fa <_free_r+0x22>
 800d144:	d902      	bls.n	800d14c <_free_r+0x74>
 800d146:	230c      	movs	r3, #12
 800d148:	602b      	str	r3, [r5, #0]
 800d14a:	e7d6      	b.n	800d0fa <_free_r+0x22>
 800d14c:	6820      	ldr	r0, [r4, #0]
 800d14e:	1821      	adds	r1, r4, r0
 800d150:	428b      	cmp	r3, r1
 800d152:	bf04      	itt	eq
 800d154:	6819      	ldreq	r1, [r3, #0]
 800d156:	685b      	ldreq	r3, [r3, #4]
 800d158:	6063      	str	r3, [r4, #4]
 800d15a:	bf04      	itt	eq
 800d15c:	1809      	addeq	r1, r1, r0
 800d15e:	6021      	streq	r1, [r4, #0]
 800d160:	6054      	str	r4, [r2, #4]
 800d162:	e7ca      	b.n	800d0fa <_free_r+0x22>
 800d164:	bd38      	pop	{r3, r4, r5, pc}
 800d166:	bf00      	nop
 800d168:	2000d668 	.word	0x2000d668

0800d16c <malloc>:
 800d16c:	4b02      	ldr	r3, [pc, #8]	@ (800d178 <malloc+0xc>)
 800d16e:	4601      	mov	r1, r0
 800d170:	6818      	ldr	r0, [r3, #0]
 800d172:	f000 b825 	b.w	800d1c0 <_malloc_r>
 800d176:	bf00      	nop
 800d178:	2000019c 	.word	0x2000019c

0800d17c <sbrk_aligned>:
 800d17c:	b570      	push	{r4, r5, r6, lr}
 800d17e:	4e0f      	ldr	r6, [pc, #60]	@ (800d1bc <sbrk_aligned+0x40>)
 800d180:	460c      	mov	r4, r1
 800d182:	6831      	ldr	r1, [r6, #0]
 800d184:	4605      	mov	r5, r0
 800d186:	b911      	cbnz	r1, 800d18e <sbrk_aligned+0x12>
 800d188:	f000 fec2 	bl	800df10 <_sbrk_r>
 800d18c:	6030      	str	r0, [r6, #0]
 800d18e:	4621      	mov	r1, r4
 800d190:	4628      	mov	r0, r5
 800d192:	f000 febd 	bl	800df10 <_sbrk_r>
 800d196:	1c43      	adds	r3, r0, #1
 800d198:	d103      	bne.n	800d1a2 <sbrk_aligned+0x26>
 800d19a:	f04f 34ff 	mov.w	r4, #4294967295
 800d19e:	4620      	mov	r0, r4
 800d1a0:	bd70      	pop	{r4, r5, r6, pc}
 800d1a2:	1cc4      	adds	r4, r0, #3
 800d1a4:	f024 0403 	bic.w	r4, r4, #3
 800d1a8:	42a0      	cmp	r0, r4
 800d1aa:	d0f8      	beq.n	800d19e <sbrk_aligned+0x22>
 800d1ac:	1a21      	subs	r1, r4, r0
 800d1ae:	4628      	mov	r0, r5
 800d1b0:	f000 feae 	bl	800df10 <_sbrk_r>
 800d1b4:	3001      	adds	r0, #1
 800d1b6:	d1f2      	bne.n	800d19e <sbrk_aligned+0x22>
 800d1b8:	e7ef      	b.n	800d19a <sbrk_aligned+0x1e>
 800d1ba:	bf00      	nop
 800d1bc:	2000d664 	.word	0x2000d664

0800d1c0 <_malloc_r>:
 800d1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1c4:	1ccd      	adds	r5, r1, #3
 800d1c6:	f025 0503 	bic.w	r5, r5, #3
 800d1ca:	3508      	adds	r5, #8
 800d1cc:	2d0c      	cmp	r5, #12
 800d1ce:	bf38      	it	cc
 800d1d0:	250c      	movcc	r5, #12
 800d1d2:	2d00      	cmp	r5, #0
 800d1d4:	4606      	mov	r6, r0
 800d1d6:	db01      	blt.n	800d1dc <_malloc_r+0x1c>
 800d1d8:	42a9      	cmp	r1, r5
 800d1da:	d904      	bls.n	800d1e6 <_malloc_r+0x26>
 800d1dc:	230c      	movs	r3, #12
 800d1de:	6033      	str	r3, [r6, #0]
 800d1e0:	2000      	movs	r0, #0
 800d1e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d2bc <_malloc_r+0xfc>
 800d1ea:	f000 f87b 	bl	800d2e4 <__malloc_lock>
 800d1ee:	f8d8 3000 	ldr.w	r3, [r8]
 800d1f2:	461c      	mov	r4, r3
 800d1f4:	bb44      	cbnz	r4, 800d248 <_malloc_r+0x88>
 800d1f6:	4629      	mov	r1, r5
 800d1f8:	4630      	mov	r0, r6
 800d1fa:	f7ff ffbf 	bl	800d17c <sbrk_aligned>
 800d1fe:	1c43      	adds	r3, r0, #1
 800d200:	4604      	mov	r4, r0
 800d202:	d158      	bne.n	800d2b6 <_malloc_r+0xf6>
 800d204:	f8d8 4000 	ldr.w	r4, [r8]
 800d208:	4627      	mov	r7, r4
 800d20a:	2f00      	cmp	r7, #0
 800d20c:	d143      	bne.n	800d296 <_malloc_r+0xd6>
 800d20e:	2c00      	cmp	r4, #0
 800d210:	d04b      	beq.n	800d2aa <_malloc_r+0xea>
 800d212:	6823      	ldr	r3, [r4, #0]
 800d214:	4639      	mov	r1, r7
 800d216:	4630      	mov	r0, r6
 800d218:	eb04 0903 	add.w	r9, r4, r3
 800d21c:	f000 fe78 	bl	800df10 <_sbrk_r>
 800d220:	4581      	cmp	r9, r0
 800d222:	d142      	bne.n	800d2aa <_malloc_r+0xea>
 800d224:	6821      	ldr	r1, [r4, #0]
 800d226:	1a6d      	subs	r5, r5, r1
 800d228:	4629      	mov	r1, r5
 800d22a:	4630      	mov	r0, r6
 800d22c:	f7ff ffa6 	bl	800d17c <sbrk_aligned>
 800d230:	3001      	adds	r0, #1
 800d232:	d03a      	beq.n	800d2aa <_malloc_r+0xea>
 800d234:	6823      	ldr	r3, [r4, #0]
 800d236:	442b      	add	r3, r5
 800d238:	6023      	str	r3, [r4, #0]
 800d23a:	f8d8 3000 	ldr.w	r3, [r8]
 800d23e:	685a      	ldr	r2, [r3, #4]
 800d240:	bb62      	cbnz	r2, 800d29c <_malloc_r+0xdc>
 800d242:	f8c8 7000 	str.w	r7, [r8]
 800d246:	e00f      	b.n	800d268 <_malloc_r+0xa8>
 800d248:	6822      	ldr	r2, [r4, #0]
 800d24a:	1b52      	subs	r2, r2, r5
 800d24c:	d420      	bmi.n	800d290 <_malloc_r+0xd0>
 800d24e:	2a0b      	cmp	r2, #11
 800d250:	d917      	bls.n	800d282 <_malloc_r+0xc2>
 800d252:	1961      	adds	r1, r4, r5
 800d254:	42a3      	cmp	r3, r4
 800d256:	6025      	str	r5, [r4, #0]
 800d258:	bf18      	it	ne
 800d25a:	6059      	strne	r1, [r3, #4]
 800d25c:	6863      	ldr	r3, [r4, #4]
 800d25e:	bf08      	it	eq
 800d260:	f8c8 1000 	streq.w	r1, [r8]
 800d264:	5162      	str	r2, [r4, r5]
 800d266:	604b      	str	r3, [r1, #4]
 800d268:	4630      	mov	r0, r6
 800d26a:	f000 f841 	bl	800d2f0 <__malloc_unlock>
 800d26e:	f104 000b 	add.w	r0, r4, #11
 800d272:	1d23      	adds	r3, r4, #4
 800d274:	f020 0007 	bic.w	r0, r0, #7
 800d278:	1ac2      	subs	r2, r0, r3
 800d27a:	bf1c      	itt	ne
 800d27c:	1a1b      	subne	r3, r3, r0
 800d27e:	50a3      	strne	r3, [r4, r2]
 800d280:	e7af      	b.n	800d1e2 <_malloc_r+0x22>
 800d282:	6862      	ldr	r2, [r4, #4]
 800d284:	42a3      	cmp	r3, r4
 800d286:	bf0c      	ite	eq
 800d288:	f8c8 2000 	streq.w	r2, [r8]
 800d28c:	605a      	strne	r2, [r3, #4]
 800d28e:	e7eb      	b.n	800d268 <_malloc_r+0xa8>
 800d290:	4623      	mov	r3, r4
 800d292:	6864      	ldr	r4, [r4, #4]
 800d294:	e7ae      	b.n	800d1f4 <_malloc_r+0x34>
 800d296:	463c      	mov	r4, r7
 800d298:	687f      	ldr	r7, [r7, #4]
 800d29a:	e7b6      	b.n	800d20a <_malloc_r+0x4a>
 800d29c:	461a      	mov	r2, r3
 800d29e:	685b      	ldr	r3, [r3, #4]
 800d2a0:	42a3      	cmp	r3, r4
 800d2a2:	d1fb      	bne.n	800d29c <_malloc_r+0xdc>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	6053      	str	r3, [r2, #4]
 800d2a8:	e7de      	b.n	800d268 <_malloc_r+0xa8>
 800d2aa:	230c      	movs	r3, #12
 800d2ac:	6033      	str	r3, [r6, #0]
 800d2ae:	4630      	mov	r0, r6
 800d2b0:	f000 f81e 	bl	800d2f0 <__malloc_unlock>
 800d2b4:	e794      	b.n	800d1e0 <_malloc_r+0x20>
 800d2b6:	6005      	str	r5, [r0, #0]
 800d2b8:	e7d6      	b.n	800d268 <_malloc_r+0xa8>
 800d2ba:	bf00      	nop
 800d2bc:	2000d668 	.word	0x2000d668

0800d2c0 <__ascii_mbtowc>:
 800d2c0:	b082      	sub	sp, #8
 800d2c2:	b901      	cbnz	r1, 800d2c6 <__ascii_mbtowc+0x6>
 800d2c4:	a901      	add	r1, sp, #4
 800d2c6:	b142      	cbz	r2, 800d2da <__ascii_mbtowc+0x1a>
 800d2c8:	b14b      	cbz	r3, 800d2de <__ascii_mbtowc+0x1e>
 800d2ca:	7813      	ldrb	r3, [r2, #0]
 800d2cc:	600b      	str	r3, [r1, #0]
 800d2ce:	7812      	ldrb	r2, [r2, #0]
 800d2d0:	1e10      	subs	r0, r2, #0
 800d2d2:	bf18      	it	ne
 800d2d4:	2001      	movne	r0, #1
 800d2d6:	b002      	add	sp, #8
 800d2d8:	4770      	bx	lr
 800d2da:	4610      	mov	r0, r2
 800d2dc:	e7fb      	b.n	800d2d6 <__ascii_mbtowc+0x16>
 800d2de:	f06f 0001 	mvn.w	r0, #1
 800d2e2:	e7f8      	b.n	800d2d6 <__ascii_mbtowc+0x16>

0800d2e4 <__malloc_lock>:
 800d2e4:	4801      	ldr	r0, [pc, #4]	@ (800d2ec <__malloc_lock+0x8>)
 800d2e6:	f7ff b870 	b.w	800c3ca <__retarget_lock_acquire_recursive>
 800d2ea:	bf00      	nop
 800d2ec:	2000d660 	.word	0x2000d660

0800d2f0 <__malloc_unlock>:
 800d2f0:	4801      	ldr	r0, [pc, #4]	@ (800d2f8 <__malloc_unlock+0x8>)
 800d2f2:	f7ff b86b 	b.w	800c3cc <__retarget_lock_release_recursive>
 800d2f6:	bf00      	nop
 800d2f8:	2000d660 	.word	0x2000d660

0800d2fc <_Balloc>:
 800d2fc:	b570      	push	{r4, r5, r6, lr}
 800d2fe:	69c6      	ldr	r6, [r0, #28]
 800d300:	4604      	mov	r4, r0
 800d302:	460d      	mov	r5, r1
 800d304:	b976      	cbnz	r6, 800d324 <_Balloc+0x28>
 800d306:	2010      	movs	r0, #16
 800d308:	f7ff ff30 	bl	800d16c <malloc>
 800d30c:	4602      	mov	r2, r0
 800d30e:	61e0      	str	r0, [r4, #28]
 800d310:	b920      	cbnz	r0, 800d31c <_Balloc+0x20>
 800d312:	4b18      	ldr	r3, [pc, #96]	@ (800d374 <_Balloc+0x78>)
 800d314:	4818      	ldr	r0, [pc, #96]	@ (800d378 <_Balloc+0x7c>)
 800d316:	216b      	movs	r1, #107	@ 0x6b
 800d318:	f7ff f868 	bl	800c3ec <__assert_func>
 800d31c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d320:	6006      	str	r6, [r0, #0]
 800d322:	60c6      	str	r6, [r0, #12]
 800d324:	69e6      	ldr	r6, [r4, #28]
 800d326:	68f3      	ldr	r3, [r6, #12]
 800d328:	b183      	cbz	r3, 800d34c <_Balloc+0x50>
 800d32a:	69e3      	ldr	r3, [r4, #28]
 800d32c:	68db      	ldr	r3, [r3, #12]
 800d32e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d332:	b9b8      	cbnz	r0, 800d364 <_Balloc+0x68>
 800d334:	2101      	movs	r1, #1
 800d336:	fa01 f605 	lsl.w	r6, r1, r5
 800d33a:	1d72      	adds	r2, r6, #5
 800d33c:	0092      	lsls	r2, r2, #2
 800d33e:	4620      	mov	r0, r4
 800d340:	f000 fdfd 	bl	800df3e <_calloc_r>
 800d344:	b160      	cbz	r0, 800d360 <_Balloc+0x64>
 800d346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d34a:	e00e      	b.n	800d36a <_Balloc+0x6e>
 800d34c:	2221      	movs	r2, #33	@ 0x21
 800d34e:	2104      	movs	r1, #4
 800d350:	4620      	mov	r0, r4
 800d352:	f000 fdf4 	bl	800df3e <_calloc_r>
 800d356:	69e3      	ldr	r3, [r4, #28]
 800d358:	60f0      	str	r0, [r6, #12]
 800d35a:	68db      	ldr	r3, [r3, #12]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d1e4      	bne.n	800d32a <_Balloc+0x2e>
 800d360:	2000      	movs	r0, #0
 800d362:	bd70      	pop	{r4, r5, r6, pc}
 800d364:	6802      	ldr	r2, [r0, #0]
 800d366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d36a:	2300      	movs	r3, #0
 800d36c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d370:	e7f7      	b.n	800d362 <_Balloc+0x66>
 800d372:	bf00      	nop
 800d374:	0800f6d6 	.word	0x0800f6d6
 800d378:	0800f835 	.word	0x0800f835

0800d37c <_Bfree>:
 800d37c:	b570      	push	{r4, r5, r6, lr}
 800d37e:	69c6      	ldr	r6, [r0, #28]
 800d380:	4605      	mov	r5, r0
 800d382:	460c      	mov	r4, r1
 800d384:	b976      	cbnz	r6, 800d3a4 <_Bfree+0x28>
 800d386:	2010      	movs	r0, #16
 800d388:	f7ff fef0 	bl	800d16c <malloc>
 800d38c:	4602      	mov	r2, r0
 800d38e:	61e8      	str	r0, [r5, #28]
 800d390:	b920      	cbnz	r0, 800d39c <_Bfree+0x20>
 800d392:	4b09      	ldr	r3, [pc, #36]	@ (800d3b8 <_Bfree+0x3c>)
 800d394:	4809      	ldr	r0, [pc, #36]	@ (800d3bc <_Bfree+0x40>)
 800d396:	218f      	movs	r1, #143	@ 0x8f
 800d398:	f7ff f828 	bl	800c3ec <__assert_func>
 800d39c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3a0:	6006      	str	r6, [r0, #0]
 800d3a2:	60c6      	str	r6, [r0, #12]
 800d3a4:	b13c      	cbz	r4, 800d3b6 <_Bfree+0x3a>
 800d3a6:	69eb      	ldr	r3, [r5, #28]
 800d3a8:	6862      	ldr	r2, [r4, #4]
 800d3aa:	68db      	ldr	r3, [r3, #12]
 800d3ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3b0:	6021      	str	r1, [r4, #0]
 800d3b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3b6:	bd70      	pop	{r4, r5, r6, pc}
 800d3b8:	0800f6d6 	.word	0x0800f6d6
 800d3bc:	0800f835 	.word	0x0800f835

0800d3c0 <__multadd>:
 800d3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3c4:	690d      	ldr	r5, [r1, #16]
 800d3c6:	4607      	mov	r7, r0
 800d3c8:	460c      	mov	r4, r1
 800d3ca:	461e      	mov	r6, r3
 800d3cc:	f101 0c14 	add.w	ip, r1, #20
 800d3d0:	2000      	movs	r0, #0
 800d3d2:	f8dc 3000 	ldr.w	r3, [ip]
 800d3d6:	b299      	uxth	r1, r3
 800d3d8:	fb02 6101 	mla	r1, r2, r1, r6
 800d3dc:	0c1e      	lsrs	r6, r3, #16
 800d3de:	0c0b      	lsrs	r3, r1, #16
 800d3e0:	fb02 3306 	mla	r3, r2, r6, r3
 800d3e4:	b289      	uxth	r1, r1
 800d3e6:	3001      	adds	r0, #1
 800d3e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3ec:	4285      	cmp	r5, r0
 800d3ee:	f84c 1b04 	str.w	r1, [ip], #4
 800d3f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3f6:	dcec      	bgt.n	800d3d2 <__multadd+0x12>
 800d3f8:	b30e      	cbz	r6, 800d43e <__multadd+0x7e>
 800d3fa:	68a3      	ldr	r3, [r4, #8]
 800d3fc:	42ab      	cmp	r3, r5
 800d3fe:	dc19      	bgt.n	800d434 <__multadd+0x74>
 800d400:	6861      	ldr	r1, [r4, #4]
 800d402:	4638      	mov	r0, r7
 800d404:	3101      	adds	r1, #1
 800d406:	f7ff ff79 	bl	800d2fc <_Balloc>
 800d40a:	4680      	mov	r8, r0
 800d40c:	b928      	cbnz	r0, 800d41a <__multadd+0x5a>
 800d40e:	4602      	mov	r2, r0
 800d410:	4b0c      	ldr	r3, [pc, #48]	@ (800d444 <__multadd+0x84>)
 800d412:	480d      	ldr	r0, [pc, #52]	@ (800d448 <__multadd+0x88>)
 800d414:	21ba      	movs	r1, #186	@ 0xba
 800d416:	f7fe ffe9 	bl	800c3ec <__assert_func>
 800d41a:	6922      	ldr	r2, [r4, #16]
 800d41c:	3202      	adds	r2, #2
 800d41e:	f104 010c 	add.w	r1, r4, #12
 800d422:	0092      	lsls	r2, r2, #2
 800d424:	300c      	adds	r0, #12
 800d426:	f7fe ffd2 	bl	800c3ce <memcpy>
 800d42a:	4621      	mov	r1, r4
 800d42c:	4638      	mov	r0, r7
 800d42e:	f7ff ffa5 	bl	800d37c <_Bfree>
 800d432:	4644      	mov	r4, r8
 800d434:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d438:	3501      	adds	r5, #1
 800d43a:	615e      	str	r6, [r3, #20]
 800d43c:	6125      	str	r5, [r4, #16]
 800d43e:	4620      	mov	r0, r4
 800d440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d444:	0800f824 	.word	0x0800f824
 800d448:	0800f835 	.word	0x0800f835

0800d44c <__hi0bits>:
 800d44c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d450:	4603      	mov	r3, r0
 800d452:	bf36      	itet	cc
 800d454:	0403      	lslcc	r3, r0, #16
 800d456:	2000      	movcs	r0, #0
 800d458:	2010      	movcc	r0, #16
 800d45a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d45e:	bf3c      	itt	cc
 800d460:	021b      	lslcc	r3, r3, #8
 800d462:	3008      	addcc	r0, #8
 800d464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d468:	bf3c      	itt	cc
 800d46a:	011b      	lslcc	r3, r3, #4
 800d46c:	3004      	addcc	r0, #4
 800d46e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d472:	bf3c      	itt	cc
 800d474:	009b      	lslcc	r3, r3, #2
 800d476:	3002      	addcc	r0, #2
 800d478:	2b00      	cmp	r3, #0
 800d47a:	db05      	blt.n	800d488 <__hi0bits+0x3c>
 800d47c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d480:	f100 0001 	add.w	r0, r0, #1
 800d484:	bf08      	it	eq
 800d486:	2020      	moveq	r0, #32
 800d488:	4770      	bx	lr

0800d48a <__lo0bits>:
 800d48a:	6803      	ldr	r3, [r0, #0]
 800d48c:	4602      	mov	r2, r0
 800d48e:	f013 0007 	ands.w	r0, r3, #7
 800d492:	d00b      	beq.n	800d4ac <__lo0bits+0x22>
 800d494:	07d9      	lsls	r1, r3, #31
 800d496:	d421      	bmi.n	800d4dc <__lo0bits+0x52>
 800d498:	0798      	lsls	r0, r3, #30
 800d49a:	bf49      	itett	mi
 800d49c:	085b      	lsrmi	r3, r3, #1
 800d49e:	089b      	lsrpl	r3, r3, #2
 800d4a0:	2001      	movmi	r0, #1
 800d4a2:	6013      	strmi	r3, [r2, #0]
 800d4a4:	bf5c      	itt	pl
 800d4a6:	6013      	strpl	r3, [r2, #0]
 800d4a8:	2002      	movpl	r0, #2
 800d4aa:	4770      	bx	lr
 800d4ac:	b299      	uxth	r1, r3
 800d4ae:	b909      	cbnz	r1, 800d4b4 <__lo0bits+0x2a>
 800d4b0:	0c1b      	lsrs	r3, r3, #16
 800d4b2:	2010      	movs	r0, #16
 800d4b4:	b2d9      	uxtb	r1, r3
 800d4b6:	b909      	cbnz	r1, 800d4bc <__lo0bits+0x32>
 800d4b8:	3008      	adds	r0, #8
 800d4ba:	0a1b      	lsrs	r3, r3, #8
 800d4bc:	0719      	lsls	r1, r3, #28
 800d4be:	bf04      	itt	eq
 800d4c0:	091b      	lsreq	r3, r3, #4
 800d4c2:	3004      	addeq	r0, #4
 800d4c4:	0799      	lsls	r1, r3, #30
 800d4c6:	bf04      	itt	eq
 800d4c8:	089b      	lsreq	r3, r3, #2
 800d4ca:	3002      	addeq	r0, #2
 800d4cc:	07d9      	lsls	r1, r3, #31
 800d4ce:	d403      	bmi.n	800d4d8 <__lo0bits+0x4e>
 800d4d0:	085b      	lsrs	r3, r3, #1
 800d4d2:	f100 0001 	add.w	r0, r0, #1
 800d4d6:	d003      	beq.n	800d4e0 <__lo0bits+0x56>
 800d4d8:	6013      	str	r3, [r2, #0]
 800d4da:	4770      	bx	lr
 800d4dc:	2000      	movs	r0, #0
 800d4de:	4770      	bx	lr
 800d4e0:	2020      	movs	r0, #32
 800d4e2:	4770      	bx	lr

0800d4e4 <__i2b>:
 800d4e4:	b510      	push	{r4, lr}
 800d4e6:	460c      	mov	r4, r1
 800d4e8:	2101      	movs	r1, #1
 800d4ea:	f7ff ff07 	bl	800d2fc <_Balloc>
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	b928      	cbnz	r0, 800d4fe <__i2b+0x1a>
 800d4f2:	4b05      	ldr	r3, [pc, #20]	@ (800d508 <__i2b+0x24>)
 800d4f4:	4805      	ldr	r0, [pc, #20]	@ (800d50c <__i2b+0x28>)
 800d4f6:	f240 1145 	movw	r1, #325	@ 0x145
 800d4fa:	f7fe ff77 	bl	800c3ec <__assert_func>
 800d4fe:	2301      	movs	r3, #1
 800d500:	6144      	str	r4, [r0, #20]
 800d502:	6103      	str	r3, [r0, #16]
 800d504:	bd10      	pop	{r4, pc}
 800d506:	bf00      	nop
 800d508:	0800f824 	.word	0x0800f824
 800d50c:	0800f835 	.word	0x0800f835

0800d510 <__multiply>:
 800d510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d514:	4617      	mov	r7, r2
 800d516:	690a      	ldr	r2, [r1, #16]
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	429a      	cmp	r2, r3
 800d51c:	bfa8      	it	ge
 800d51e:	463b      	movge	r3, r7
 800d520:	4689      	mov	r9, r1
 800d522:	bfa4      	itt	ge
 800d524:	460f      	movge	r7, r1
 800d526:	4699      	movge	r9, r3
 800d528:	693d      	ldr	r5, [r7, #16]
 800d52a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	6879      	ldr	r1, [r7, #4]
 800d532:	eb05 060a 	add.w	r6, r5, sl
 800d536:	42b3      	cmp	r3, r6
 800d538:	b085      	sub	sp, #20
 800d53a:	bfb8      	it	lt
 800d53c:	3101      	addlt	r1, #1
 800d53e:	f7ff fedd 	bl	800d2fc <_Balloc>
 800d542:	b930      	cbnz	r0, 800d552 <__multiply+0x42>
 800d544:	4602      	mov	r2, r0
 800d546:	4b41      	ldr	r3, [pc, #260]	@ (800d64c <__multiply+0x13c>)
 800d548:	4841      	ldr	r0, [pc, #260]	@ (800d650 <__multiply+0x140>)
 800d54a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d54e:	f7fe ff4d 	bl	800c3ec <__assert_func>
 800d552:	f100 0414 	add.w	r4, r0, #20
 800d556:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d55a:	4623      	mov	r3, r4
 800d55c:	2200      	movs	r2, #0
 800d55e:	4573      	cmp	r3, lr
 800d560:	d320      	bcc.n	800d5a4 <__multiply+0x94>
 800d562:	f107 0814 	add.w	r8, r7, #20
 800d566:	f109 0114 	add.w	r1, r9, #20
 800d56a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d56e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d572:	9302      	str	r3, [sp, #8]
 800d574:	1beb      	subs	r3, r5, r7
 800d576:	3b15      	subs	r3, #21
 800d578:	f023 0303 	bic.w	r3, r3, #3
 800d57c:	3304      	adds	r3, #4
 800d57e:	3715      	adds	r7, #21
 800d580:	42bd      	cmp	r5, r7
 800d582:	bf38      	it	cc
 800d584:	2304      	movcc	r3, #4
 800d586:	9301      	str	r3, [sp, #4]
 800d588:	9b02      	ldr	r3, [sp, #8]
 800d58a:	9103      	str	r1, [sp, #12]
 800d58c:	428b      	cmp	r3, r1
 800d58e:	d80c      	bhi.n	800d5aa <__multiply+0x9a>
 800d590:	2e00      	cmp	r6, #0
 800d592:	dd03      	ble.n	800d59c <__multiply+0x8c>
 800d594:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d055      	beq.n	800d648 <__multiply+0x138>
 800d59c:	6106      	str	r6, [r0, #16]
 800d59e:	b005      	add	sp, #20
 800d5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5a4:	f843 2b04 	str.w	r2, [r3], #4
 800d5a8:	e7d9      	b.n	800d55e <__multiply+0x4e>
 800d5aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800d5ae:	f1ba 0f00 	cmp.w	sl, #0
 800d5b2:	d01f      	beq.n	800d5f4 <__multiply+0xe4>
 800d5b4:	46c4      	mov	ip, r8
 800d5b6:	46a1      	mov	r9, r4
 800d5b8:	2700      	movs	r7, #0
 800d5ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d5be:	f8d9 3000 	ldr.w	r3, [r9]
 800d5c2:	fa1f fb82 	uxth.w	fp, r2
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d5cc:	443b      	add	r3, r7
 800d5ce:	f8d9 7000 	ldr.w	r7, [r9]
 800d5d2:	0c12      	lsrs	r2, r2, #16
 800d5d4:	0c3f      	lsrs	r7, r7, #16
 800d5d6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d5da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5e4:	4565      	cmp	r5, ip
 800d5e6:	f849 3b04 	str.w	r3, [r9], #4
 800d5ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5ee:	d8e4      	bhi.n	800d5ba <__multiply+0xaa>
 800d5f0:	9b01      	ldr	r3, [sp, #4]
 800d5f2:	50e7      	str	r7, [r4, r3]
 800d5f4:	9b03      	ldr	r3, [sp, #12]
 800d5f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d5fa:	3104      	adds	r1, #4
 800d5fc:	f1b9 0f00 	cmp.w	r9, #0
 800d600:	d020      	beq.n	800d644 <__multiply+0x134>
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	4647      	mov	r7, r8
 800d606:	46a4      	mov	ip, r4
 800d608:	f04f 0a00 	mov.w	sl, #0
 800d60c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d610:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d614:	fb09 220b 	mla	r2, r9, fp, r2
 800d618:	4452      	add	r2, sl
 800d61a:	b29b      	uxth	r3, r3
 800d61c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d620:	f84c 3b04 	str.w	r3, [ip], #4
 800d624:	f857 3b04 	ldr.w	r3, [r7], #4
 800d628:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d62c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d630:	fb09 330a 	mla	r3, r9, sl, r3
 800d634:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d638:	42bd      	cmp	r5, r7
 800d63a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d63e:	d8e5      	bhi.n	800d60c <__multiply+0xfc>
 800d640:	9a01      	ldr	r2, [sp, #4]
 800d642:	50a3      	str	r3, [r4, r2]
 800d644:	3404      	adds	r4, #4
 800d646:	e79f      	b.n	800d588 <__multiply+0x78>
 800d648:	3e01      	subs	r6, #1
 800d64a:	e7a1      	b.n	800d590 <__multiply+0x80>
 800d64c:	0800f824 	.word	0x0800f824
 800d650:	0800f835 	.word	0x0800f835

0800d654 <__pow5mult>:
 800d654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d658:	4615      	mov	r5, r2
 800d65a:	f012 0203 	ands.w	r2, r2, #3
 800d65e:	4607      	mov	r7, r0
 800d660:	460e      	mov	r6, r1
 800d662:	d007      	beq.n	800d674 <__pow5mult+0x20>
 800d664:	4c25      	ldr	r4, [pc, #148]	@ (800d6fc <__pow5mult+0xa8>)
 800d666:	3a01      	subs	r2, #1
 800d668:	2300      	movs	r3, #0
 800d66a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d66e:	f7ff fea7 	bl	800d3c0 <__multadd>
 800d672:	4606      	mov	r6, r0
 800d674:	10ad      	asrs	r5, r5, #2
 800d676:	d03d      	beq.n	800d6f4 <__pow5mult+0xa0>
 800d678:	69fc      	ldr	r4, [r7, #28]
 800d67a:	b97c      	cbnz	r4, 800d69c <__pow5mult+0x48>
 800d67c:	2010      	movs	r0, #16
 800d67e:	f7ff fd75 	bl	800d16c <malloc>
 800d682:	4602      	mov	r2, r0
 800d684:	61f8      	str	r0, [r7, #28]
 800d686:	b928      	cbnz	r0, 800d694 <__pow5mult+0x40>
 800d688:	4b1d      	ldr	r3, [pc, #116]	@ (800d700 <__pow5mult+0xac>)
 800d68a:	481e      	ldr	r0, [pc, #120]	@ (800d704 <__pow5mult+0xb0>)
 800d68c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d690:	f7fe feac 	bl	800c3ec <__assert_func>
 800d694:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d698:	6004      	str	r4, [r0, #0]
 800d69a:	60c4      	str	r4, [r0, #12]
 800d69c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d6a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d6a4:	b94c      	cbnz	r4, 800d6ba <__pow5mult+0x66>
 800d6a6:	f240 2171 	movw	r1, #625	@ 0x271
 800d6aa:	4638      	mov	r0, r7
 800d6ac:	f7ff ff1a 	bl	800d4e4 <__i2b>
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d6b6:	4604      	mov	r4, r0
 800d6b8:	6003      	str	r3, [r0, #0]
 800d6ba:	f04f 0900 	mov.w	r9, #0
 800d6be:	07eb      	lsls	r3, r5, #31
 800d6c0:	d50a      	bpl.n	800d6d8 <__pow5mult+0x84>
 800d6c2:	4631      	mov	r1, r6
 800d6c4:	4622      	mov	r2, r4
 800d6c6:	4638      	mov	r0, r7
 800d6c8:	f7ff ff22 	bl	800d510 <__multiply>
 800d6cc:	4631      	mov	r1, r6
 800d6ce:	4680      	mov	r8, r0
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	f7ff fe53 	bl	800d37c <_Bfree>
 800d6d6:	4646      	mov	r6, r8
 800d6d8:	106d      	asrs	r5, r5, #1
 800d6da:	d00b      	beq.n	800d6f4 <__pow5mult+0xa0>
 800d6dc:	6820      	ldr	r0, [r4, #0]
 800d6de:	b938      	cbnz	r0, 800d6f0 <__pow5mult+0x9c>
 800d6e0:	4622      	mov	r2, r4
 800d6e2:	4621      	mov	r1, r4
 800d6e4:	4638      	mov	r0, r7
 800d6e6:	f7ff ff13 	bl	800d510 <__multiply>
 800d6ea:	6020      	str	r0, [r4, #0]
 800d6ec:	f8c0 9000 	str.w	r9, [r0]
 800d6f0:	4604      	mov	r4, r0
 800d6f2:	e7e4      	b.n	800d6be <__pow5mult+0x6a>
 800d6f4:	4630      	mov	r0, r6
 800d6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6fa:	bf00      	nop
 800d6fc:	0800f9a0 	.word	0x0800f9a0
 800d700:	0800f6d6 	.word	0x0800f6d6
 800d704:	0800f835 	.word	0x0800f835

0800d708 <__lshift>:
 800d708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d70c:	460c      	mov	r4, r1
 800d70e:	6849      	ldr	r1, [r1, #4]
 800d710:	6923      	ldr	r3, [r4, #16]
 800d712:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d716:	68a3      	ldr	r3, [r4, #8]
 800d718:	4607      	mov	r7, r0
 800d71a:	4691      	mov	r9, r2
 800d71c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d720:	f108 0601 	add.w	r6, r8, #1
 800d724:	42b3      	cmp	r3, r6
 800d726:	db0b      	blt.n	800d740 <__lshift+0x38>
 800d728:	4638      	mov	r0, r7
 800d72a:	f7ff fde7 	bl	800d2fc <_Balloc>
 800d72e:	4605      	mov	r5, r0
 800d730:	b948      	cbnz	r0, 800d746 <__lshift+0x3e>
 800d732:	4602      	mov	r2, r0
 800d734:	4b28      	ldr	r3, [pc, #160]	@ (800d7d8 <__lshift+0xd0>)
 800d736:	4829      	ldr	r0, [pc, #164]	@ (800d7dc <__lshift+0xd4>)
 800d738:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d73c:	f7fe fe56 	bl	800c3ec <__assert_func>
 800d740:	3101      	adds	r1, #1
 800d742:	005b      	lsls	r3, r3, #1
 800d744:	e7ee      	b.n	800d724 <__lshift+0x1c>
 800d746:	2300      	movs	r3, #0
 800d748:	f100 0114 	add.w	r1, r0, #20
 800d74c:	f100 0210 	add.w	r2, r0, #16
 800d750:	4618      	mov	r0, r3
 800d752:	4553      	cmp	r3, sl
 800d754:	db33      	blt.n	800d7be <__lshift+0xb6>
 800d756:	6920      	ldr	r0, [r4, #16]
 800d758:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d75c:	f104 0314 	add.w	r3, r4, #20
 800d760:	f019 091f 	ands.w	r9, r9, #31
 800d764:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d768:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d76c:	d02b      	beq.n	800d7c6 <__lshift+0xbe>
 800d76e:	f1c9 0e20 	rsb	lr, r9, #32
 800d772:	468a      	mov	sl, r1
 800d774:	2200      	movs	r2, #0
 800d776:	6818      	ldr	r0, [r3, #0]
 800d778:	fa00 f009 	lsl.w	r0, r0, r9
 800d77c:	4310      	orrs	r0, r2
 800d77e:	f84a 0b04 	str.w	r0, [sl], #4
 800d782:	f853 2b04 	ldr.w	r2, [r3], #4
 800d786:	459c      	cmp	ip, r3
 800d788:	fa22 f20e 	lsr.w	r2, r2, lr
 800d78c:	d8f3      	bhi.n	800d776 <__lshift+0x6e>
 800d78e:	ebac 0304 	sub.w	r3, ip, r4
 800d792:	3b15      	subs	r3, #21
 800d794:	f023 0303 	bic.w	r3, r3, #3
 800d798:	3304      	adds	r3, #4
 800d79a:	f104 0015 	add.w	r0, r4, #21
 800d79e:	4560      	cmp	r0, ip
 800d7a0:	bf88      	it	hi
 800d7a2:	2304      	movhi	r3, #4
 800d7a4:	50ca      	str	r2, [r1, r3]
 800d7a6:	b10a      	cbz	r2, 800d7ac <__lshift+0xa4>
 800d7a8:	f108 0602 	add.w	r6, r8, #2
 800d7ac:	3e01      	subs	r6, #1
 800d7ae:	4638      	mov	r0, r7
 800d7b0:	612e      	str	r6, [r5, #16]
 800d7b2:	4621      	mov	r1, r4
 800d7b4:	f7ff fde2 	bl	800d37c <_Bfree>
 800d7b8:	4628      	mov	r0, r5
 800d7ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7be:	f842 0f04 	str.w	r0, [r2, #4]!
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	e7c5      	b.n	800d752 <__lshift+0x4a>
 800d7c6:	3904      	subs	r1, #4
 800d7c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d7d0:	459c      	cmp	ip, r3
 800d7d2:	d8f9      	bhi.n	800d7c8 <__lshift+0xc0>
 800d7d4:	e7ea      	b.n	800d7ac <__lshift+0xa4>
 800d7d6:	bf00      	nop
 800d7d8:	0800f824 	.word	0x0800f824
 800d7dc:	0800f835 	.word	0x0800f835

0800d7e0 <__mcmp>:
 800d7e0:	690a      	ldr	r2, [r1, #16]
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	6900      	ldr	r0, [r0, #16]
 800d7e6:	1a80      	subs	r0, r0, r2
 800d7e8:	b530      	push	{r4, r5, lr}
 800d7ea:	d10e      	bne.n	800d80a <__mcmp+0x2a>
 800d7ec:	3314      	adds	r3, #20
 800d7ee:	3114      	adds	r1, #20
 800d7f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d800:	4295      	cmp	r5, r2
 800d802:	d003      	beq.n	800d80c <__mcmp+0x2c>
 800d804:	d205      	bcs.n	800d812 <__mcmp+0x32>
 800d806:	f04f 30ff 	mov.w	r0, #4294967295
 800d80a:	bd30      	pop	{r4, r5, pc}
 800d80c:	42a3      	cmp	r3, r4
 800d80e:	d3f3      	bcc.n	800d7f8 <__mcmp+0x18>
 800d810:	e7fb      	b.n	800d80a <__mcmp+0x2a>
 800d812:	2001      	movs	r0, #1
 800d814:	e7f9      	b.n	800d80a <__mcmp+0x2a>
	...

0800d818 <__mdiff>:
 800d818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d81c:	4689      	mov	r9, r1
 800d81e:	4606      	mov	r6, r0
 800d820:	4611      	mov	r1, r2
 800d822:	4648      	mov	r0, r9
 800d824:	4614      	mov	r4, r2
 800d826:	f7ff ffdb 	bl	800d7e0 <__mcmp>
 800d82a:	1e05      	subs	r5, r0, #0
 800d82c:	d112      	bne.n	800d854 <__mdiff+0x3c>
 800d82e:	4629      	mov	r1, r5
 800d830:	4630      	mov	r0, r6
 800d832:	f7ff fd63 	bl	800d2fc <_Balloc>
 800d836:	4602      	mov	r2, r0
 800d838:	b928      	cbnz	r0, 800d846 <__mdiff+0x2e>
 800d83a:	4b3f      	ldr	r3, [pc, #252]	@ (800d938 <__mdiff+0x120>)
 800d83c:	f240 2137 	movw	r1, #567	@ 0x237
 800d840:	483e      	ldr	r0, [pc, #248]	@ (800d93c <__mdiff+0x124>)
 800d842:	f7fe fdd3 	bl	800c3ec <__assert_func>
 800d846:	2301      	movs	r3, #1
 800d848:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d84c:	4610      	mov	r0, r2
 800d84e:	b003      	add	sp, #12
 800d850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d854:	bfbc      	itt	lt
 800d856:	464b      	movlt	r3, r9
 800d858:	46a1      	movlt	r9, r4
 800d85a:	4630      	mov	r0, r6
 800d85c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d860:	bfba      	itte	lt
 800d862:	461c      	movlt	r4, r3
 800d864:	2501      	movlt	r5, #1
 800d866:	2500      	movge	r5, #0
 800d868:	f7ff fd48 	bl	800d2fc <_Balloc>
 800d86c:	4602      	mov	r2, r0
 800d86e:	b918      	cbnz	r0, 800d878 <__mdiff+0x60>
 800d870:	4b31      	ldr	r3, [pc, #196]	@ (800d938 <__mdiff+0x120>)
 800d872:	f240 2145 	movw	r1, #581	@ 0x245
 800d876:	e7e3      	b.n	800d840 <__mdiff+0x28>
 800d878:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d87c:	6926      	ldr	r6, [r4, #16]
 800d87e:	60c5      	str	r5, [r0, #12]
 800d880:	f109 0310 	add.w	r3, r9, #16
 800d884:	f109 0514 	add.w	r5, r9, #20
 800d888:	f104 0e14 	add.w	lr, r4, #20
 800d88c:	f100 0b14 	add.w	fp, r0, #20
 800d890:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d894:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d898:	9301      	str	r3, [sp, #4]
 800d89a:	46d9      	mov	r9, fp
 800d89c:	f04f 0c00 	mov.w	ip, #0
 800d8a0:	9b01      	ldr	r3, [sp, #4]
 800d8a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d8a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d8aa:	9301      	str	r3, [sp, #4]
 800d8ac:	fa1f f38a 	uxth.w	r3, sl
 800d8b0:	4619      	mov	r1, r3
 800d8b2:	b283      	uxth	r3, r0
 800d8b4:	1acb      	subs	r3, r1, r3
 800d8b6:	0c00      	lsrs	r0, r0, #16
 800d8b8:	4463      	add	r3, ip
 800d8ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d8be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d8c2:	b29b      	uxth	r3, r3
 800d8c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d8c8:	4576      	cmp	r6, lr
 800d8ca:	f849 3b04 	str.w	r3, [r9], #4
 800d8ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8d2:	d8e5      	bhi.n	800d8a0 <__mdiff+0x88>
 800d8d4:	1b33      	subs	r3, r6, r4
 800d8d6:	3b15      	subs	r3, #21
 800d8d8:	f023 0303 	bic.w	r3, r3, #3
 800d8dc:	3415      	adds	r4, #21
 800d8de:	3304      	adds	r3, #4
 800d8e0:	42a6      	cmp	r6, r4
 800d8e2:	bf38      	it	cc
 800d8e4:	2304      	movcc	r3, #4
 800d8e6:	441d      	add	r5, r3
 800d8e8:	445b      	add	r3, fp
 800d8ea:	461e      	mov	r6, r3
 800d8ec:	462c      	mov	r4, r5
 800d8ee:	4544      	cmp	r4, r8
 800d8f0:	d30e      	bcc.n	800d910 <__mdiff+0xf8>
 800d8f2:	f108 0103 	add.w	r1, r8, #3
 800d8f6:	1b49      	subs	r1, r1, r5
 800d8f8:	f021 0103 	bic.w	r1, r1, #3
 800d8fc:	3d03      	subs	r5, #3
 800d8fe:	45a8      	cmp	r8, r5
 800d900:	bf38      	it	cc
 800d902:	2100      	movcc	r1, #0
 800d904:	440b      	add	r3, r1
 800d906:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d90a:	b191      	cbz	r1, 800d932 <__mdiff+0x11a>
 800d90c:	6117      	str	r7, [r2, #16]
 800d90e:	e79d      	b.n	800d84c <__mdiff+0x34>
 800d910:	f854 1b04 	ldr.w	r1, [r4], #4
 800d914:	46e6      	mov	lr, ip
 800d916:	0c08      	lsrs	r0, r1, #16
 800d918:	fa1c fc81 	uxtah	ip, ip, r1
 800d91c:	4471      	add	r1, lr
 800d91e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d922:	b289      	uxth	r1, r1
 800d924:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d928:	f846 1b04 	str.w	r1, [r6], #4
 800d92c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d930:	e7dd      	b.n	800d8ee <__mdiff+0xd6>
 800d932:	3f01      	subs	r7, #1
 800d934:	e7e7      	b.n	800d906 <__mdiff+0xee>
 800d936:	bf00      	nop
 800d938:	0800f824 	.word	0x0800f824
 800d93c:	0800f835 	.word	0x0800f835

0800d940 <__d2b>:
 800d940:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d944:	460f      	mov	r7, r1
 800d946:	2101      	movs	r1, #1
 800d948:	ec59 8b10 	vmov	r8, r9, d0
 800d94c:	4616      	mov	r6, r2
 800d94e:	f7ff fcd5 	bl	800d2fc <_Balloc>
 800d952:	4604      	mov	r4, r0
 800d954:	b930      	cbnz	r0, 800d964 <__d2b+0x24>
 800d956:	4602      	mov	r2, r0
 800d958:	4b23      	ldr	r3, [pc, #140]	@ (800d9e8 <__d2b+0xa8>)
 800d95a:	4824      	ldr	r0, [pc, #144]	@ (800d9ec <__d2b+0xac>)
 800d95c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d960:	f7fe fd44 	bl	800c3ec <__assert_func>
 800d964:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d968:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d96c:	b10d      	cbz	r5, 800d972 <__d2b+0x32>
 800d96e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d972:	9301      	str	r3, [sp, #4]
 800d974:	f1b8 0300 	subs.w	r3, r8, #0
 800d978:	d023      	beq.n	800d9c2 <__d2b+0x82>
 800d97a:	4668      	mov	r0, sp
 800d97c:	9300      	str	r3, [sp, #0]
 800d97e:	f7ff fd84 	bl	800d48a <__lo0bits>
 800d982:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d986:	b1d0      	cbz	r0, 800d9be <__d2b+0x7e>
 800d988:	f1c0 0320 	rsb	r3, r0, #32
 800d98c:	fa02 f303 	lsl.w	r3, r2, r3
 800d990:	430b      	orrs	r3, r1
 800d992:	40c2      	lsrs	r2, r0
 800d994:	6163      	str	r3, [r4, #20]
 800d996:	9201      	str	r2, [sp, #4]
 800d998:	9b01      	ldr	r3, [sp, #4]
 800d99a:	61a3      	str	r3, [r4, #24]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	bf0c      	ite	eq
 800d9a0:	2201      	moveq	r2, #1
 800d9a2:	2202      	movne	r2, #2
 800d9a4:	6122      	str	r2, [r4, #16]
 800d9a6:	b1a5      	cbz	r5, 800d9d2 <__d2b+0x92>
 800d9a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d9ac:	4405      	add	r5, r0
 800d9ae:	603d      	str	r5, [r7, #0]
 800d9b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d9b4:	6030      	str	r0, [r6, #0]
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	b003      	add	sp, #12
 800d9ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d9be:	6161      	str	r1, [r4, #20]
 800d9c0:	e7ea      	b.n	800d998 <__d2b+0x58>
 800d9c2:	a801      	add	r0, sp, #4
 800d9c4:	f7ff fd61 	bl	800d48a <__lo0bits>
 800d9c8:	9b01      	ldr	r3, [sp, #4]
 800d9ca:	6163      	str	r3, [r4, #20]
 800d9cc:	3020      	adds	r0, #32
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	e7e8      	b.n	800d9a4 <__d2b+0x64>
 800d9d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d9d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d9da:	6038      	str	r0, [r7, #0]
 800d9dc:	6918      	ldr	r0, [r3, #16]
 800d9de:	f7ff fd35 	bl	800d44c <__hi0bits>
 800d9e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d9e6:	e7e5      	b.n	800d9b4 <__d2b+0x74>
 800d9e8:	0800f824 	.word	0x0800f824
 800d9ec:	0800f835 	.word	0x0800f835

0800d9f0 <__ascii_wctomb>:
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	4608      	mov	r0, r1
 800d9f4:	b141      	cbz	r1, 800da08 <__ascii_wctomb+0x18>
 800d9f6:	2aff      	cmp	r2, #255	@ 0xff
 800d9f8:	d904      	bls.n	800da04 <__ascii_wctomb+0x14>
 800d9fa:	228a      	movs	r2, #138	@ 0x8a
 800d9fc:	601a      	str	r2, [r3, #0]
 800d9fe:	f04f 30ff 	mov.w	r0, #4294967295
 800da02:	4770      	bx	lr
 800da04:	700a      	strb	r2, [r1, #0]
 800da06:	2001      	movs	r0, #1
 800da08:	4770      	bx	lr

0800da0a <__sfputc_r>:
 800da0a:	6893      	ldr	r3, [r2, #8]
 800da0c:	3b01      	subs	r3, #1
 800da0e:	2b00      	cmp	r3, #0
 800da10:	b410      	push	{r4}
 800da12:	6093      	str	r3, [r2, #8]
 800da14:	da08      	bge.n	800da28 <__sfputc_r+0x1e>
 800da16:	6994      	ldr	r4, [r2, #24]
 800da18:	42a3      	cmp	r3, r4
 800da1a:	db01      	blt.n	800da20 <__sfputc_r+0x16>
 800da1c:	290a      	cmp	r1, #10
 800da1e:	d103      	bne.n	800da28 <__sfputc_r+0x1e>
 800da20:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da24:	f7fe bbb5 	b.w	800c192 <__swbuf_r>
 800da28:	6813      	ldr	r3, [r2, #0]
 800da2a:	1c58      	adds	r0, r3, #1
 800da2c:	6010      	str	r0, [r2, #0]
 800da2e:	7019      	strb	r1, [r3, #0]
 800da30:	4608      	mov	r0, r1
 800da32:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da36:	4770      	bx	lr

0800da38 <__sfputs_r>:
 800da38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da3a:	4606      	mov	r6, r0
 800da3c:	460f      	mov	r7, r1
 800da3e:	4614      	mov	r4, r2
 800da40:	18d5      	adds	r5, r2, r3
 800da42:	42ac      	cmp	r4, r5
 800da44:	d101      	bne.n	800da4a <__sfputs_r+0x12>
 800da46:	2000      	movs	r0, #0
 800da48:	e007      	b.n	800da5a <__sfputs_r+0x22>
 800da4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da4e:	463a      	mov	r2, r7
 800da50:	4630      	mov	r0, r6
 800da52:	f7ff ffda 	bl	800da0a <__sfputc_r>
 800da56:	1c43      	adds	r3, r0, #1
 800da58:	d1f3      	bne.n	800da42 <__sfputs_r+0xa>
 800da5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800da5c <_vfiprintf_r>:
 800da5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da60:	460d      	mov	r5, r1
 800da62:	b09d      	sub	sp, #116	@ 0x74
 800da64:	4614      	mov	r4, r2
 800da66:	4698      	mov	r8, r3
 800da68:	4606      	mov	r6, r0
 800da6a:	b118      	cbz	r0, 800da74 <_vfiprintf_r+0x18>
 800da6c:	6a03      	ldr	r3, [r0, #32]
 800da6e:	b90b      	cbnz	r3, 800da74 <_vfiprintf_r+0x18>
 800da70:	f7fe faa6 	bl	800bfc0 <__sinit>
 800da74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da76:	07d9      	lsls	r1, r3, #31
 800da78:	d405      	bmi.n	800da86 <_vfiprintf_r+0x2a>
 800da7a:	89ab      	ldrh	r3, [r5, #12]
 800da7c:	059a      	lsls	r2, r3, #22
 800da7e:	d402      	bmi.n	800da86 <_vfiprintf_r+0x2a>
 800da80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da82:	f7fe fca2 	bl	800c3ca <__retarget_lock_acquire_recursive>
 800da86:	89ab      	ldrh	r3, [r5, #12]
 800da88:	071b      	lsls	r3, r3, #28
 800da8a:	d501      	bpl.n	800da90 <_vfiprintf_r+0x34>
 800da8c:	692b      	ldr	r3, [r5, #16]
 800da8e:	b99b      	cbnz	r3, 800dab8 <_vfiprintf_r+0x5c>
 800da90:	4629      	mov	r1, r5
 800da92:	4630      	mov	r0, r6
 800da94:	f7fe fbbc 	bl	800c210 <__swsetup_r>
 800da98:	b170      	cbz	r0, 800dab8 <_vfiprintf_r+0x5c>
 800da9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da9c:	07dc      	lsls	r4, r3, #31
 800da9e:	d504      	bpl.n	800daaa <_vfiprintf_r+0x4e>
 800daa0:	f04f 30ff 	mov.w	r0, #4294967295
 800daa4:	b01d      	add	sp, #116	@ 0x74
 800daa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daaa:	89ab      	ldrh	r3, [r5, #12]
 800daac:	0598      	lsls	r0, r3, #22
 800daae:	d4f7      	bmi.n	800daa0 <_vfiprintf_r+0x44>
 800dab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dab2:	f7fe fc8b 	bl	800c3cc <__retarget_lock_release_recursive>
 800dab6:	e7f3      	b.n	800daa0 <_vfiprintf_r+0x44>
 800dab8:	2300      	movs	r3, #0
 800daba:	9309      	str	r3, [sp, #36]	@ 0x24
 800dabc:	2320      	movs	r3, #32
 800dabe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dac2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dac6:	2330      	movs	r3, #48	@ 0x30
 800dac8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc78 <_vfiprintf_r+0x21c>
 800dacc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dad0:	f04f 0901 	mov.w	r9, #1
 800dad4:	4623      	mov	r3, r4
 800dad6:	469a      	mov	sl, r3
 800dad8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dadc:	b10a      	cbz	r2, 800dae2 <_vfiprintf_r+0x86>
 800dade:	2a25      	cmp	r2, #37	@ 0x25
 800dae0:	d1f9      	bne.n	800dad6 <_vfiprintf_r+0x7a>
 800dae2:	ebba 0b04 	subs.w	fp, sl, r4
 800dae6:	d00b      	beq.n	800db00 <_vfiprintf_r+0xa4>
 800dae8:	465b      	mov	r3, fp
 800daea:	4622      	mov	r2, r4
 800daec:	4629      	mov	r1, r5
 800daee:	4630      	mov	r0, r6
 800daf0:	f7ff ffa2 	bl	800da38 <__sfputs_r>
 800daf4:	3001      	adds	r0, #1
 800daf6:	f000 80a7 	beq.w	800dc48 <_vfiprintf_r+0x1ec>
 800dafa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dafc:	445a      	add	r2, fp
 800dafe:	9209      	str	r2, [sp, #36]	@ 0x24
 800db00:	f89a 3000 	ldrb.w	r3, [sl]
 800db04:	2b00      	cmp	r3, #0
 800db06:	f000 809f 	beq.w	800dc48 <_vfiprintf_r+0x1ec>
 800db0a:	2300      	movs	r3, #0
 800db0c:	f04f 32ff 	mov.w	r2, #4294967295
 800db10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db14:	f10a 0a01 	add.w	sl, sl, #1
 800db18:	9304      	str	r3, [sp, #16]
 800db1a:	9307      	str	r3, [sp, #28]
 800db1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800db20:	931a      	str	r3, [sp, #104]	@ 0x68
 800db22:	4654      	mov	r4, sl
 800db24:	2205      	movs	r2, #5
 800db26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db2a:	4853      	ldr	r0, [pc, #332]	@ (800dc78 <_vfiprintf_r+0x21c>)
 800db2c:	f7f2 fb60 	bl	80001f0 <memchr>
 800db30:	9a04      	ldr	r2, [sp, #16]
 800db32:	b9d8      	cbnz	r0, 800db6c <_vfiprintf_r+0x110>
 800db34:	06d1      	lsls	r1, r2, #27
 800db36:	bf44      	itt	mi
 800db38:	2320      	movmi	r3, #32
 800db3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db3e:	0713      	lsls	r3, r2, #28
 800db40:	bf44      	itt	mi
 800db42:	232b      	movmi	r3, #43	@ 0x2b
 800db44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db48:	f89a 3000 	ldrb.w	r3, [sl]
 800db4c:	2b2a      	cmp	r3, #42	@ 0x2a
 800db4e:	d015      	beq.n	800db7c <_vfiprintf_r+0x120>
 800db50:	9a07      	ldr	r2, [sp, #28]
 800db52:	4654      	mov	r4, sl
 800db54:	2000      	movs	r0, #0
 800db56:	f04f 0c0a 	mov.w	ip, #10
 800db5a:	4621      	mov	r1, r4
 800db5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db60:	3b30      	subs	r3, #48	@ 0x30
 800db62:	2b09      	cmp	r3, #9
 800db64:	d94b      	bls.n	800dbfe <_vfiprintf_r+0x1a2>
 800db66:	b1b0      	cbz	r0, 800db96 <_vfiprintf_r+0x13a>
 800db68:	9207      	str	r2, [sp, #28]
 800db6a:	e014      	b.n	800db96 <_vfiprintf_r+0x13a>
 800db6c:	eba0 0308 	sub.w	r3, r0, r8
 800db70:	fa09 f303 	lsl.w	r3, r9, r3
 800db74:	4313      	orrs	r3, r2
 800db76:	9304      	str	r3, [sp, #16]
 800db78:	46a2      	mov	sl, r4
 800db7a:	e7d2      	b.n	800db22 <_vfiprintf_r+0xc6>
 800db7c:	9b03      	ldr	r3, [sp, #12]
 800db7e:	1d19      	adds	r1, r3, #4
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	9103      	str	r1, [sp, #12]
 800db84:	2b00      	cmp	r3, #0
 800db86:	bfbb      	ittet	lt
 800db88:	425b      	neglt	r3, r3
 800db8a:	f042 0202 	orrlt.w	r2, r2, #2
 800db8e:	9307      	strge	r3, [sp, #28]
 800db90:	9307      	strlt	r3, [sp, #28]
 800db92:	bfb8      	it	lt
 800db94:	9204      	strlt	r2, [sp, #16]
 800db96:	7823      	ldrb	r3, [r4, #0]
 800db98:	2b2e      	cmp	r3, #46	@ 0x2e
 800db9a:	d10a      	bne.n	800dbb2 <_vfiprintf_r+0x156>
 800db9c:	7863      	ldrb	r3, [r4, #1]
 800db9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dba0:	d132      	bne.n	800dc08 <_vfiprintf_r+0x1ac>
 800dba2:	9b03      	ldr	r3, [sp, #12]
 800dba4:	1d1a      	adds	r2, r3, #4
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	9203      	str	r2, [sp, #12]
 800dbaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dbae:	3402      	adds	r4, #2
 800dbb0:	9305      	str	r3, [sp, #20]
 800dbb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc88 <_vfiprintf_r+0x22c>
 800dbb6:	7821      	ldrb	r1, [r4, #0]
 800dbb8:	2203      	movs	r2, #3
 800dbba:	4650      	mov	r0, sl
 800dbbc:	f7f2 fb18 	bl	80001f0 <memchr>
 800dbc0:	b138      	cbz	r0, 800dbd2 <_vfiprintf_r+0x176>
 800dbc2:	9b04      	ldr	r3, [sp, #16]
 800dbc4:	eba0 000a 	sub.w	r0, r0, sl
 800dbc8:	2240      	movs	r2, #64	@ 0x40
 800dbca:	4082      	lsls	r2, r0
 800dbcc:	4313      	orrs	r3, r2
 800dbce:	3401      	adds	r4, #1
 800dbd0:	9304      	str	r3, [sp, #16]
 800dbd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbd6:	4829      	ldr	r0, [pc, #164]	@ (800dc7c <_vfiprintf_r+0x220>)
 800dbd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dbdc:	2206      	movs	r2, #6
 800dbde:	f7f2 fb07 	bl	80001f0 <memchr>
 800dbe2:	2800      	cmp	r0, #0
 800dbe4:	d03f      	beq.n	800dc66 <_vfiprintf_r+0x20a>
 800dbe6:	4b26      	ldr	r3, [pc, #152]	@ (800dc80 <_vfiprintf_r+0x224>)
 800dbe8:	bb1b      	cbnz	r3, 800dc32 <_vfiprintf_r+0x1d6>
 800dbea:	9b03      	ldr	r3, [sp, #12]
 800dbec:	3307      	adds	r3, #7
 800dbee:	f023 0307 	bic.w	r3, r3, #7
 800dbf2:	3308      	adds	r3, #8
 800dbf4:	9303      	str	r3, [sp, #12]
 800dbf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbf8:	443b      	add	r3, r7
 800dbfa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbfc:	e76a      	b.n	800dad4 <_vfiprintf_r+0x78>
 800dbfe:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc02:	460c      	mov	r4, r1
 800dc04:	2001      	movs	r0, #1
 800dc06:	e7a8      	b.n	800db5a <_vfiprintf_r+0xfe>
 800dc08:	2300      	movs	r3, #0
 800dc0a:	3401      	adds	r4, #1
 800dc0c:	9305      	str	r3, [sp, #20]
 800dc0e:	4619      	mov	r1, r3
 800dc10:	f04f 0c0a 	mov.w	ip, #10
 800dc14:	4620      	mov	r0, r4
 800dc16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc1a:	3a30      	subs	r2, #48	@ 0x30
 800dc1c:	2a09      	cmp	r2, #9
 800dc1e:	d903      	bls.n	800dc28 <_vfiprintf_r+0x1cc>
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d0c6      	beq.n	800dbb2 <_vfiprintf_r+0x156>
 800dc24:	9105      	str	r1, [sp, #20]
 800dc26:	e7c4      	b.n	800dbb2 <_vfiprintf_r+0x156>
 800dc28:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc2c:	4604      	mov	r4, r0
 800dc2e:	2301      	movs	r3, #1
 800dc30:	e7f0      	b.n	800dc14 <_vfiprintf_r+0x1b8>
 800dc32:	ab03      	add	r3, sp, #12
 800dc34:	9300      	str	r3, [sp, #0]
 800dc36:	462a      	mov	r2, r5
 800dc38:	4b12      	ldr	r3, [pc, #72]	@ (800dc84 <_vfiprintf_r+0x228>)
 800dc3a:	a904      	add	r1, sp, #16
 800dc3c:	4630      	mov	r0, r6
 800dc3e:	f7fd fd7d 	bl	800b73c <_printf_float>
 800dc42:	4607      	mov	r7, r0
 800dc44:	1c78      	adds	r0, r7, #1
 800dc46:	d1d6      	bne.n	800dbf6 <_vfiprintf_r+0x19a>
 800dc48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc4a:	07d9      	lsls	r1, r3, #31
 800dc4c:	d405      	bmi.n	800dc5a <_vfiprintf_r+0x1fe>
 800dc4e:	89ab      	ldrh	r3, [r5, #12]
 800dc50:	059a      	lsls	r2, r3, #22
 800dc52:	d402      	bmi.n	800dc5a <_vfiprintf_r+0x1fe>
 800dc54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc56:	f7fe fbb9 	bl	800c3cc <__retarget_lock_release_recursive>
 800dc5a:	89ab      	ldrh	r3, [r5, #12]
 800dc5c:	065b      	lsls	r3, r3, #25
 800dc5e:	f53f af1f 	bmi.w	800daa0 <_vfiprintf_r+0x44>
 800dc62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc64:	e71e      	b.n	800daa4 <_vfiprintf_r+0x48>
 800dc66:	ab03      	add	r3, sp, #12
 800dc68:	9300      	str	r3, [sp, #0]
 800dc6a:	462a      	mov	r2, r5
 800dc6c:	4b05      	ldr	r3, [pc, #20]	@ (800dc84 <_vfiprintf_r+0x228>)
 800dc6e:	a904      	add	r1, sp, #16
 800dc70:	4630      	mov	r0, r6
 800dc72:	f7fd fffb 	bl	800bc6c <_printf_i>
 800dc76:	e7e4      	b.n	800dc42 <_vfiprintf_r+0x1e6>
 800dc78:	0800f88e 	.word	0x0800f88e
 800dc7c:	0800f898 	.word	0x0800f898
 800dc80:	0800b73d 	.word	0x0800b73d
 800dc84:	0800da39 	.word	0x0800da39
 800dc88:	0800f894 	.word	0x0800f894

0800dc8c <__sflush_r>:
 800dc8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc94:	0716      	lsls	r6, r2, #28
 800dc96:	4605      	mov	r5, r0
 800dc98:	460c      	mov	r4, r1
 800dc9a:	d454      	bmi.n	800dd46 <__sflush_r+0xba>
 800dc9c:	684b      	ldr	r3, [r1, #4]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	dc02      	bgt.n	800dca8 <__sflush_r+0x1c>
 800dca2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	dd48      	ble.n	800dd3a <__sflush_r+0xae>
 800dca8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcaa:	2e00      	cmp	r6, #0
 800dcac:	d045      	beq.n	800dd3a <__sflush_r+0xae>
 800dcae:	2300      	movs	r3, #0
 800dcb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dcb4:	682f      	ldr	r7, [r5, #0]
 800dcb6:	6a21      	ldr	r1, [r4, #32]
 800dcb8:	602b      	str	r3, [r5, #0]
 800dcba:	d030      	beq.n	800dd1e <__sflush_r+0x92>
 800dcbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dcbe:	89a3      	ldrh	r3, [r4, #12]
 800dcc0:	0759      	lsls	r1, r3, #29
 800dcc2:	d505      	bpl.n	800dcd0 <__sflush_r+0x44>
 800dcc4:	6863      	ldr	r3, [r4, #4]
 800dcc6:	1ad2      	subs	r2, r2, r3
 800dcc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dcca:	b10b      	cbz	r3, 800dcd0 <__sflush_r+0x44>
 800dccc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dcce:	1ad2      	subs	r2, r2, r3
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcd4:	6a21      	ldr	r1, [r4, #32]
 800dcd6:	4628      	mov	r0, r5
 800dcd8:	47b0      	blx	r6
 800dcda:	1c43      	adds	r3, r0, #1
 800dcdc:	89a3      	ldrh	r3, [r4, #12]
 800dcde:	d106      	bne.n	800dcee <__sflush_r+0x62>
 800dce0:	6829      	ldr	r1, [r5, #0]
 800dce2:	291d      	cmp	r1, #29
 800dce4:	d82b      	bhi.n	800dd3e <__sflush_r+0xb2>
 800dce6:	4a2a      	ldr	r2, [pc, #168]	@ (800dd90 <__sflush_r+0x104>)
 800dce8:	40ca      	lsrs	r2, r1
 800dcea:	07d6      	lsls	r6, r2, #31
 800dcec:	d527      	bpl.n	800dd3e <__sflush_r+0xb2>
 800dcee:	2200      	movs	r2, #0
 800dcf0:	6062      	str	r2, [r4, #4]
 800dcf2:	04d9      	lsls	r1, r3, #19
 800dcf4:	6922      	ldr	r2, [r4, #16]
 800dcf6:	6022      	str	r2, [r4, #0]
 800dcf8:	d504      	bpl.n	800dd04 <__sflush_r+0x78>
 800dcfa:	1c42      	adds	r2, r0, #1
 800dcfc:	d101      	bne.n	800dd02 <__sflush_r+0x76>
 800dcfe:	682b      	ldr	r3, [r5, #0]
 800dd00:	b903      	cbnz	r3, 800dd04 <__sflush_r+0x78>
 800dd02:	6560      	str	r0, [r4, #84]	@ 0x54
 800dd04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd06:	602f      	str	r7, [r5, #0]
 800dd08:	b1b9      	cbz	r1, 800dd3a <__sflush_r+0xae>
 800dd0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd0e:	4299      	cmp	r1, r3
 800dd10:	d002      	beq.n	800dd18 <__sflush_r+0x8c>
 800dd12:	4628      	mov	r0, r5
 800dd14:	f7ff f9e0 	bl	800d0d8 <_free_r>
 800dd18:	2300      	movs	r3, #0
 800dd1a:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd1c:	e00d      	b.n	800dd3a <__sflush_r+0xae>
 800dd1e:	2301      	movs	r3, #1
 800dd20:	4628      	mov	r0, r5
 800dd22:	47b0      	blx	r6
 800dd24:	4602      	mov	r2, r0
 800dd26:	1c50      	adds	r0, r2, #1
 800dd28:	d1c9      	bne.n	800dcbe <__sflush_r+0x32>
 800dd2a:	682b      	ldr	r3, [r5, #0]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d0c6      	beq.n	800dcbe <__sflush_r+0x32>
 800dd30:	2b1d      	cmp	r3, #29
 800dd32:	d001      	beq.n	800dd38 <__sflush_r+0xac>
 800dd34:	2b16      	cmp	r3, #22
 800dd36:	d11e      	bne.n	800dd76 <__sflush_r+0xea>
 800dd38:	602f      	str	r7, [r5, #0]
 800dd3a:	2000      	movs	r0, #0
 800dd3c:	e022      	b.n	800dd84 <__sflush_r+0xf8>
 800dd3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd42:	b21b      	sxth	r3, r3
 800dd44:	e01b      	b.n	800dd7e <__sflush_r+0xf2>
 800dd46:	690f      	ldr	r7, [r1, #16]
 800dd48:	2f00      	cmp	r7, #0
 800dd4a:	d0f6      	beq.n	800dd3a <__sflush_r+0xae>
 800dd4c:	0793      	lsls	r3, r2, #30
 800dd4e:	680e      	ldr	r6, [r1, #0]
 800dd50:	bf08      	it	eq
 800dd52:	694b      	ldreq	r3, [r1, #20]
 800dd54:	600f      	str	r7, [r1, #0]
 800dd56:	bf18      	it	ne
 800dd58:	2300      	movne	r3, #0
 800dd5a:	eba6 0807 	sub.w	r8, r6, r7
 800dd5e:	608b      	str	r3, [r1, #8]
 800dd60:	f1b8 0f00 	cmp.w	r8, #0
 800dd64:	dde9      	ble.n	800dd3a <__sflush_r+0xae>
 800dd66:	6a21      	ldr	r1, [r4, #32]
 800dd68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dd6a:	4643      	mov	r3, r8
 800dd6c:	463a      	mov	r2, r7
 800dd6e:	4628      	mov	r0, r5
 800dd70:	47b0      	blx	r6
 800dd72:	2800      	cmp	r0, #0
 800dd74:	dc08      	bgt.n	800dd88 <__sflush_r+0xfc>
 800dd76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd7e:	81a3      	strh	r3, [r4, #12]
 800dd80:	f04f 30ff 	mov.w	r0, #4294967295
 800dd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd88:	4407      	add	r7, r0
 800dd8a:	eba8 0800 	sub.w	r8, r8, r0
 800dd8e:	e7e7      	b.n	800dd60 <__sflush_r+0xd4>
 800dd90:	20400001 	.word	0x20400001

0800dd94 <_fflush_r>:
 800dd94:	b538      	push	{r3, r4, r5, lr}
 800dd96:	690b      	ldr	r3, [r1, #16]
 800dd98:	4605      	mov	r5, r0
 800dd9a:	460c      	mov	r4, r1
 800dd9c:	b913      	cbnz	r3, 800dda4 <_fflush_r+0x10>
 800dd9e:	2500      	movs	r5, #0
 800dda0:	4628      	mov	r0, r5
 800dda2:	bd38      	pop	{r3, r4, r5, pc}
 800dda4:	b118      	cbz	r0, 800ddae <_fflush_r+0x1a>
 800dda6:	6a03      	ldr	r3, [r0, #32]
 800dda8:	b90b      	cbnz	r3, 800ddae <_fflush_r+0x1a>
 800ddaa:	f7fe f909 	bl	800bfc0 <__sinit>
 800ddae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d0f3      	beq.n	800dd9e <_fflush_r+0xa>
 800ddb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ddb8:	07d0      	lsls	r0, r2, #31
 800ddba:	d404      	bmi.n	800ddc6 <_fflush_r+0x32>
 800ddbc:	0599      	lsls	r1, r3, #22
 800ddbe:	d402      	bmi.n	800ddc6 <_fflush_r+0x32>
 800ddc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddc2:	f7fe fb02 	bl	800c3ca <__retarget_lock_acquire_recursive>
 800ddc6:	4628      	mov	r0, r5
 800ddc8:	4621      	mov	r1, r4
 800ddca:	f7ff ff5f 	bl	800dc8c <__sflush_r>
 800ddce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ddd0:	07da      	lsls	r2, r3, #31
 800ddd2:	4605      	mov	r5, r0
 800ddd4:	d4e4      	bmi.n	800dda0 <_fflush_r+0xc>
 800ddd6:	89a3      	ldrh	r3, [r4, #12]
 800ddd8:	059b      	lsls	r3, r3, #22
 800ddda:	d4e1      	bmi.n	800dda0 <_fflush_r+0xc>
 800dddc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddde:	f7fe faf5 	bl	800c3cc <__retarget_lock_release_recursive>
 800dde2:	e7dd      	b.n	800dda0 <_fflush_r+0xc>

0800dde4 <fiprintf>:
 800dde4:	b40e      	push	{r1, r2, r3}
 800dde6:	b503      	push	{r0, r1, lr}
 800dde8:	4601      	mov	r1, r0
 800ddea:	ab03      	add	r3, sp, #12
 800ddec:	4805      	ldr	r0, [pc, #20]	@ (800de04 <fiprintf+0x20>)
 800ddee:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddf2:	6800      	ldr	r0, [r0, #0]
 800ddf4:	9301      	str	r3, [sp, #4]
 800ddf6:	f7ff fe31 	bl	800da5c <_vfiprintf_r>
 800ddfa:	b002      	add	sp, #8
 800ddfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800de00:	b003      	add	sp, #12
 800de02:	4770      	bx	lr
 800de04:	2000019c 	.word	0x2000019c

0800de08 <__swhatbuf_r>:
 800de08:	b570      	push	{r4, r5, r6, lr}
 800de0a:	460c      	mov	r4, r1
 800de0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de10:	2900      	cmp	r1, #0
 800de12:	b096      	sub	sp, #88	@ 0x58
 800de14:	4615      	mov	r5, r2
 800de16:	461e      	mov	r6, r3
 800de18:	da0d      	bge.n	800de36 <__swhatbuf_r+0x2e>
 800de1a:	89a3      	ldrh	r3, [r4, #12]
 800de1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de20:	f04f 0100 	mov.w	r1, #0
 800de24:	bf14      	ite	ne
 800de26:	2340      	movne	r3, #64	@ 0x40
 800de28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de2c:	2000      	movs	r0, #0
 800de2e:	6031      	str	r1, [r6, #0]
 800de30:	602b      	str	r3, [r5, #0]
 800de32:	b016      	add	sp, #88	@ 0x58
 800de34:	bd70      	pop	{r4, r5, r6, pc}
 800de36:	466a      	mov	r2, sp
 800de38:	f000 f848 	bl	800decc <_fstat_r>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	dbec      	blt.n	800de1a <__swhatbuf_r+0x12>
 800de40:	9901      	ldr	r1, [sp, #4]
 800de42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de4a:	4259      	negs	r1, r3
 800de4c:	4159      	adcs	r1, r3
 800de4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de52:	e7eb      	b.n	800de2c <__swhatbuf_r+0x24>

0800de54 <__smakebuf_r>:
 800de54:	898b      	ldrh	r3, [r1, #12]
 800de56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de58:	079d      	lsls	r5, r3, #30
 800de5a:	4606      	mov	r6, r0
 800de5c:	460c      	mov	r4, r1
 800de5e:	d507      	bpl.n	800de70 <__smakebuf_r+0x1c>
 800de60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de64:	6023      	str	r3, [r4, #0]
 800de66:	6123      	str	r3, [r4, #16]
 800de68:	2301      	movs	r3, #1
 800de6a:	6163      	str	r3, [r4, #20]
 800de6c:	b003      	add	sp, #12
 800de6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de70:	ab01      	add	r3, sp, #4
 800de72:	466a      	mov	r2, sp
 800de74:	f7ff ffc8 	bl	800de08 <__swhatbuf_r>
 800de78:	9f00      	ldr	r7, [sp, #0]
 800de7a:	4605      	mov	r5, r0
 800de7c:	4639      	mov	r1, r7
 800de7e:	4630      	mov	r0, r6
 800de80:	f7ff f99e 	bl	800d1c0 <_malloc_r>
 800de84:	b948      	cbnz	r0, 800de9a <__smakebuf_r+0x46>
 800de86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de8a:	059a      	lsls	r2, r3, #22
 800de8c:	d4ee      	bmi.n	800de6c <__smakebuf_r+0x18>
 800de8e:	f023 0303 	bic.w	r3, r3, #3
 800de92:	f043 0302 	orr.w	r3, r3, #2
 800de96:	81a3      	strh	r3, [r4, #12]
 800de98:	e7e2      	b.n	800de60 <__smakebuf_r+0xc>
 800de9a:	89a3      	ldrh	r3, [r4, #12]
 800de9c:	6020      	str	r0, [r4, #0]
 800de9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dea2:	81a3      	strh	r3, [r4, #12]
 800dea4:	9b01      	ldr	r3, [sp, #4]
 800dea6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800deaa:	b15b      	cbz	r3, 800dec4 <__smakebuf_r+0x70>
 800deac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800deb0:	4630      	mov	r0, r6
 800deb2:	f000 f81d 	bl	800def0 <_isatty_r>
 800deb6:	b128      	cbz	r0, 800dec4 <__smakebuf_r+0x70>
 800deb8:	89a3      	ldrh	r3, [r4, #12]
 800deba:	f023 0303 	bic.w	r3, r3, #3
 800debe:	f043 0301 	orr.w	r3, r3, #1
 800dec2:	81a3      	strh	r3, [r4, #12]
 800dec4:	89a3      	ldrh	r3, [r4, #12]
 800dec6:	431d      	orrs	r5, r3
 800dec8:	81a5      	strh	r5, [r4, #12]
 800deca:	e7cf      	b.n	800de6c <__smakebuf_r+0x18>

0800decc <_fstat_r>:
 800decc:	b538      	push	{r3, r4, r5, lr}
 800dece:	4d07      	ldr	r5, [pc, #28]	@ (800deec <_fstat_r+0x20>)
 800ded0:	2300      	movs	r3, #0
 800ded2:	4604      	mov	r4, r0
 800ded4:	4608      	mov	r0, r1
 800ded6:	4611      	mov	r1, r2
 800ded8:	602b      	str	r3, [r5, #0]
 800deda:	f7f3 fd01 	bl	80018e0 <_fstat>
 800dede:	1c43      	adds	r3, r0, #1
 800dee0:	d102      	bne.n	800dee8 <_fstat_r+0x1c>
 800dee2:	682b      	ldr	r3, [r5, #0]
 800dee4:	b103      	cbz	r3, 800dee8 <_fstat_r+0x1c>
 800dee6:	6023      	str	r3, [r4, #0]
 800dee8:	bd38      	pop	{r3, r4, r5, pc}
 800deea:	bf00      	nop
 800deec:	2000d65c 	.word	0x2000d65c

0800def0 <_isatty_r>:
 800def0:	b538      	push	{r3, r4, r5, lr}
 800def2:	4d06      	ldr	r5, [pc, #24]	@ (800df0c <_isatty_r+0x1c>)
 800def4:	2300      	movs	r3, #0
 800def6:	4604      	mov	r4, r0
 800def8:	4608      	mov	r0, r1
 800defa:	602b      	str	r3, [r5, #0]
 800defc:	f7f3 fd00 	bl	8001900 <_isatty>
 800df00:	1c43      	adds	r3, r0, #1
 800df02:	d102      	bne.n	800df0a <_isatty_r+0x1a>
 800df04:	682b      	ldr	r3, [r5, #0]
 800df06:	b103      	cbz	r3, 800df0a <_isatty_r+0x1a>
 800df08:	6023      	str	r3, [r4, #0]
 800df0a:	bd38      	pop	{r3, r4, r5, pc}
 800df0c:	2000d65c 	.word	0x2000d65c

0800df10 <_sbrk_r>:
 800df10:	b538      	push	{r3, r4, r5, lr}
 800df12:	4d06      	ldr	r5, [pc, #24]	@ (800df2c <_sbrk_r+0x1c>)
 800df14:	2300      	movs	r3, #0
 800df16:	4604      	mov	r4, r0
 800df18:	4608      	mov	r0, r1
 800df1a:	602b      	str	r3, [r5, #0]
 800df1c:	f7f3 fd08 	bl	8001930 <_sbrk>
 800df20:	1c43      	adds	r3, r0, #1
 800df22:	d102      	bne.n	800df2a <_sbrk_r+0x1a>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	b103      	cbz	r3, 800df2a <_sbrk_r+0x1a>
 800df28:	6023      	str	r3, [r4, #0]
 800df2a:	bd38      	pop	{r3, r4, r5, pc}
 800df2c:	2000d65c 	.word	0x2000d65c

0800df30 <abort>:
 800df30:	b508      	push	{r3, lr}
 800df32:	2006      	movs	r0, #6
 800df34:	f000 f840 	bl	800dfb8 <raise>
 800df38:	2001      	movs	r0, #1
 800df3a:	f7f3 fc81 	bl	8001840 <_exit>

0800df3e <_calloc_r>:
 800df3e:	b570      	push	{r4, r5, r6, lr}
 800df40:	fba1 5402 	umull	r5, r4, r1, r2
 800df44:	b934      	cbnz	r4, 800df54 <_calloc_r+0x16>
 800df46:	4629      	mov	r1, r5
 800df48:	f7ff f93a 	bl	800d1c0 <_malloc_r>
 800df4c:	4606      	mov	r6, r0
 800df4e:	b928      	cbnz	r0, 800df5c <_calloc_r+0x1e>
 800df50:	4630      	mov	r0, r6
 800df52:	bd70      	pop	{r4, r5, r6, pc}
 800df54:	220c      	movs	r2, #12
 800df56:	6002      	str	r2, [r0, #0]
 800df58:	2600      	movs	r6, #0
 800df5a:	e7f9      	b.n	800df50 <_calloc_r+0x12>
 800df5c:	462a      	mov	r2, r5
 800df5e:	4621      	mov	r1, r4
 800df60:	f7fe f9bc 	bl	800c2dc <memset>
 800df64:	e7f4      	b.n	800df50 <_calloc_r+0x12>

0800df66 <_raise_r>:
 800df66:	291f      	cmp	r1, #31
 800df68:	b538      	push	{r3, r4, r5, lr}
 800df6a:	4605      	mov	r5, r0
 800df6c:	460c      	mov	r4, r1
 800df6e:	d904      	bls.n	800df7a <_raise_r+0x14>
 800df70:	2316      	movs	r3, #22
 800df72:	6003      	str	r3, [r0, #0]
 800df74:	f04f 30ff 	mov.w	r0, #4294967295
 800df78:	bd38      	pop	{r3, r4, r5, pc}
 800df7a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df7c:	b112      	cbz	r2, 800df84 <_raise_r+0x1e>
 800df7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df82:	b94b      	cbnz	r3, 800df98 <_raise_r+0x32>
 800df84:	4628      	mov	r0, r5
 800df86:	f000 f831 	bl	800dfec <_getpid_r>
 800df8a:	4622      	mov	r2, r4
 800df8c:	4601      	mov	r1, r0
 800df8e:	4628      	mov	r0, r5
 800df90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df94:	f000 b818 	b.w	800dfc8 <_kill_r>
 800df98:	2b01      	cmp	r3, #1
 800df9a:	d00a      	beq.n	800dfb2 <_raise_r+0x4c>
 800df9c:	1c59      	adds	r1, r3, #1
 800df9e:	d103      	bne.n	800dfa8 <_raise_r+0x42>
 800dfa0:	2316      	movs	r3, #22
 800dfa2:	6003      	str	r3, [r0, #0]
 800dfa4:	2001      	movs	r0, #1
 800dfa6:	e7e7      	b.n	800df78 <_raise_r+0x12>
 800dfa8:	2100      	movs	r1, #0
 800dfaa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dfae:	4620      	mov	r0, r4
 800dfb0:	4798      	blx	r3
 800dfb2:	2000      	movs	r0, #0
 800dfb4:	e7e0      	b.n	800df78 <_raise_r+0x12>
	...

0800dfb8 <raise>:
 800dfb8:	4b02      	ldr	r3, [pc, #8]	@ (800dfc4 <raise+0xc>)
 800dfba:	4601      	mov	r1, r0
 800dfbc:	6818      	ldr	r0, [r3, #0]
 800dfbe:	f7ff bfd2 	b.w	800df66 <_raise_r>
 800dfc2:	bf00      	nop
 800dfc4:	2000019c 	.word	0x2000019c

0800dfc8 <_kill_r>:
 800dfc8:	b538      	push	{r3, r4, r5, lr}
 800dfca:	4d07      	ldr	r5, [pc, #28]	@ (800dfe8 <_kill_r+0x20>)
 800dfcc:	2300      	movs	r3, #0
 800dfce:	4604      	mov	r4, r0
 800dfd0:	4608      	mov	r0, r1
 800dfd2:	4611      	mov	r1, r2
 800dfd4:	602b      	str	r3, [r5, #0]
 800dfd6:	f7f3 fc21 	bl	800181c <_kill>
 800dfda:	1c43      	adds	r3, r0, #1
 800dfdc:	d102      	bne.n	800dfe4 <_kill_r+0x1c>
 800dfde:	682b      	ldr	r3, [r5, #0]
 800dfe0:	b103      	cbz	r3, 800dfe4 <_kill_r+0x1c>
 800dfe2:	6023      	str	r3, [r4, #0]
 800dfe4:	bd38      	pop	{r3, r4, r5, pc}
 800dfe6:	bf00      	nop
 800dfe8:	2000d65c 	.word	0x2000d65c

0800dfec <_getpid_r>:
 800dfec:	f7f3 bc0e 	b.w	800180c <_getpid>

0800dff0 <_init>:
 800dff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dff2:	bf00      	nop
 800dff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dff6:	bc08      	pop	{r3}
 800dff8:	469e      	mov	lr, r3
 800dffa:	4770      	bx	lr

0800dffc <_fini>:
 800dffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dffe:	bf00      	nop
 800e000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e002:	bc08      	pop	{r3}
 800e004:	469e      	mov	lr, r3
 800e006:	4770      	bx	lr
