// Seed: 701409260
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2
);
  wor id_4 = 1;
  assign id_5 = id_2;
  always_ff $display(id_2, -1'd0);
  assign id_4 = id_0;
  assign id_4 = 1;
  wire id_6;
  wor  id_7, id_8 = -1;
  assign id_5 = 1;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  assign id_7 = id_0;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  wire id_7, id_8, id_9;
  tri id_10, id_11 = id_4;
endmodule
