
001_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e84  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004054  08004054  00005054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040b8  080040b8  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080040b8  080040b8  000050b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040c0  080040c0  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c0  080040c0  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040c4  080040c4  000050c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080040c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000192e0  2000006c  08004134  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001934c  08004134  0000634c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d472  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023cc  00000000  00000000  0001350e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  000158e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac4  00000000  00000000  000166d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002451f  00000000  00000000  00017194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa96  00000000  00000000  0003b6b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddf36  00000000  00000000  0004b149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012907f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fac  00000000  00000000  001290c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0012d070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800403c 	.word	0x0800403c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800403c 	.word	0x0800403c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b088      	sub	sp, #32
 8000540:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000542:	f000 fb11 	bl	8000b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000546:	f000 f847 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054a:	f000 f8b3 	bl	80006b4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from task-1", 2, &task1_handle);
 800054e:	f107 0308 	add.w	r3, r7, #8
 8000552:	9301      	str	r3, [sp, #4]
 8000554:	2302      	movs	r3, #2
 8000556:	9300      	str	r3, [sp, #0]
 8000558:	4b19      	ldr	r3, [pc, #100]	@ (80005c0 <main+0x84>)
 800055a:	22c8      	movs	r2, #200	@ 0xc8
 800055c:	4919      	ldr	r1, [pc, #100]	@ (80005c4 <main+0x88>)
 800055e:	481a      	ldr	r0, [pc, #104]	@ (80005c8 <main+0x8c>)
 8000560:	f001 ff0f 	bl	8002382 <xTaskCreate>
 8000564:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d00b      	beq.n	8000584 <main+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800056c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000570:	f383 8811 	msr	BASEPRI, r3
 8000574:	f3bf 8f6f 	isb	sy
 8000578:	f3bf 8f4f 	dsb	sy
 800057c:	613b      	str	r3, [r7, #16]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800057e:	bf00      	nop
 8000580:	bf00      	nop
 8000582:	e7fd      	b.n	8000580 <main+0x44>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from task-2", 2, &task2_handle);
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	2302      	movs	r3, #2
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <main+0x90>)
 800058e:	22c8      	movs	r2, #200	@ 0xc8
 8000590:	490f      	ldr	r1, [pc, #60]	@ (80005d0 <main+0x94>)
 8000592:	4810      	ldr	r0, [pc, #64]	@ (80005d4 <main+0x98>)
 8000594:	f001 fef5 	bl	8002382 <xTaskCreate>
 8000598:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d00b      	beq.n	80005b8 <main+0x7c>
    __asm volatile
 80005a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005a4:	f383 8811 	msr	BASEPRI, r3
 80005a8:	f3bf 8f6f 	isb	sy
 80005ac:	f3bf 8f4f 	dsb	sy
 80005b0:	60fb      	str	r3, [r7, #12]
}
 80005b2:	bf00      	nop
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <main+0x78>

  // start FreeRTOS scheduler

  vTaskStartScheduler();
 80005b8:	f002 f866 	bl	8002688 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <main+0x80>
 80005c0:	08004054 	.word	0x08004054
 80005c4:	0800406c 	.word	0x0800406c
 80005c8:	080007b1 	.word	0x080007b1
 80005cc:	08004074 	.word	0x08004074
 80005d0:	0800408c 	.word	0x0800408c
 80005d4:	080007d9 	.word	0x080007d9

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	@ 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	2234      	movs	r2, #52	@ 0x34
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f003 fa6c 	bl	8003ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 0308 	add.w	r3, r7, #8
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <SystemClock_Config+0xd4>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000604:	4a29      	ldr	r2, [pc, #164]	@ (80006ac <SystemClock_Config+0xd4>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	@ 0x40
 800060c:	4b27      	ldr	r3, [pc, #156]	@ (80006ac <SystemClock_Config+0xd4>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000618:	2300      	movs	r3, #0
 800061a:	603b      	str	r3, [r7, #0]
 800061c:	4b24      	ldr	r3, [pc, #144]	@ (80006b0 <SystemClock_Config+0xd8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000624:	4a22      	ldr	r2, [pc, #136]	@ (80006b0 <SystemClock_Config+0xd8>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b20      	ldr	r3, [pc, #128]	@ (80006b0 <SystemClock_Config+0xd8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800064c:	2310      	movs	r3, #16
 800064e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000650:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000654:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000656:	2304      	movs	r3, #4
 8000658:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800065a:	2302      	movs	r3, #2
 800065c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800065e:	2302      	movs	r3, #2
 8000660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	4618      	mov	r0, r3
 8000668:	f001 f8b8 	bl	80017dc <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000672:	f000 f8d7 	bl	8000824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2302      	movs	r3, #2
 800067c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2102      	movs	r1, #2
 8000692:	4618      	mov	r0, r3
 8000694:	f000 fd3a 	bl	800110c <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800069e:	f000 f8c1 	bl	8000824 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	@ 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08a      	sub	sp, #40	@ 0x28
 80006b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
 80006ce:	4b35      	ldr	r3, [pc, #212]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a34      	ldr	r2, [pc, #208]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b32      	ldr	r3, [pc, #200]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	613b      	str	r3, [r7, #16]
 80006e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	4b2e      	ldr	r3, [pc, #184]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	4a2d      	ldr	r2, [pc, #180]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f6:	4b2b      	ldr	r3, [pc, #172]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	4a26      	ldr	r2, [pc, #152]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	@ 0x30
 8000712:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a1f      	ldr	r2, [pc, #124]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b1d      	ldr	r3, [pc, #116]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0302 	and.w	r3, r3, #2
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2120      	movs	r1, #32
 800073e:	481a      	ldr	r0, [pc, #104]	@ (80007a8 <MX_GPIO_Init+0xf4>)
 8000740:	f000 fcca 	bl	80010d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000744:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800074a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4619      	mov	r1, r3
 800075a:	4814      	ldr	r0, [pc, #80]	@ (80007ac <MX_GPIO_Init+0xf8>)
 800075c:	f000 fb28 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000760:	230c      	movs	r3, #12
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000764:	2302      	movs	r3, #2
 8000766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800076c:	2303      	movs	r3, #3
 800076e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000770:	2307      	movs	r3, #7
 8000772:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	4619      	mov	r1, r3
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <MX_GPIO_Init+0xf4>)
 800077c:	f000 fb18 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000780:	2320      	movs	r3, #32
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	4619      	mov	r1, r3
 8000796:	4804      	ldr	r0, [pc, #16]	@ (80007a8 <MX_GPIO_Init+0xf4>)
 8000798:	f000 fb0a 	bl	8000db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800079c:	bf00      	nop
 800079e:	3728      	adds	r7, #40	@ 0x28
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40020000 	.word	0x40020000
 80007ac:	40020800 	.word	0x40020800

080007b0 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void *Parameters)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
    while(1)
    {
      printf("%s\n", (char*) Parameters);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f003 f8a3 	bl	8003904 <puts>
      taskYIELD();
 80007be:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <task1_handler+0x24>)
 80007c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	f3bf 8f4f 	dsb	sy
 80007ca:	f3bf 8f6f 	isb	sy
      printf("%s\n", (char*) Parameters);
 80007ce:	bf00      	nop
 80007d0:	e7f2      	b.n	80007b8 <task1_handler+0x8>
 80007d2:	bf00      	nop
 80007d4:	e000ed04 	.word	0xe000ed04

080007d8 <task2_handler>:
     }
}

static void task2_handler(void *Parameters)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  while(1)
    {
      printf("%s\n", (char*) Parameters);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f003 f88f 	bl	8003904 <puts>
      taskYIELD();
 80007e6:	4b05      	ldr	r3, [pc, #20]	@ (80007fc <task2_handler+0x24>)
 80007e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	f3bf 8f4f 	dsb	sy
 80007f2:	f3bf 8f6f 	isb	sy
      printf("%s\n", (char*) Parameters);
 80007f6:	bf00      	nop
 80007f8:	e7f2      	b.n	80007e0 <task2_handler+0x8>
 80007fa:	bf00      	nop
 80007fc:	e000ed04 	.word	0xe000ed04

08000800 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a04      	ldr	r2, [pc, #16]	@ (8000820 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d101      	bne.n	8000816 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000812:	f000 f9cb 	bl	8000bac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40001000 	.word	0x40001000

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <Error_Handler+0x8>

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b10      	ldr	r3, [pc, #64]	@ (800087c <HAL_MspInit+0x4c>)
 800083c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800083e:	4a0f      	ldr	r2, [pc, #60]	@ (800087c <HAL_MspInit+0x4c>)
 8000840:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000844:	6453      	str	r3, [r2, #68]	@ 0x44
 8000846:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <HAL_MspInit+0x4c>)
 8000848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800084a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	603b      	str	r3, [r7, #0]
 8000856:	4b09      	ldr	r3, [pc, #36]	@ (800087c <HAL_MspInit+0x4c>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085a:	4a08      	ldr	r2, [pc, #32]	@ (800087c <HAL_MspInit+0x4c>)
 800085c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000860:	6413      	str	r3, [r2, #64]	@ 0x40
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <HAL_MspInit+0x4c>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800

08000880 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08e      	sub	sp, #56	@ 0x38
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000888:	2300      	movs	r3, #0
 800088a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800088c:	2300      	movs	r3, #0
 800088e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000890:	2300      	movs	r3, #0
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	4b33      	ldr	r3, [pc, #204]	@ (8000964 <HAL_InitTick+0xe4>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000898:	4a32      	ldr	r2, [pc, #200]	@ (8000964 <HAL_InitTick+0xe4>)
 800089a:	f043 0310 	orr.w	r3, r3, #16
 800089e:	6413      	str	r3, [r2, #64]	@ 0x40
 80008a0:	4b30      	ldr	r3, [pc, #192]	@ (8000964 <HAL_InitTick+0xe4>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a4:	f003 0310 	and.w	r3, r3, #16
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008ac:	f107 0210 	add.w	r2, r7, #16
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4611      	mov	r1, r2
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 fd2e 	bl	8001318 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80008bc:	6a3b      	ldr	r3, [r7, #32]
 80008be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d103      	bne.n	80008ce <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008c6:	f000 fd13 	bl	80012f0 <HAL_RCC_GetPCLK1Freq>
 80008ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80008cc:	e004      	b.n	80008d8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80008ce:	f000 fd0f 	bl	80012f0 <HAL_RCC_GetPCLK1Freq>
 80008d2:	4603      	mov	r3, r0
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008da:	4a23      	ldr	r2, [pc, #140]	@ (8000968 <HAL_InitTick+0xe8>)
 80008dc:	fba2 2303 	umull	r2, r3, r2, r3
 80008e0:	0c9b      	lsrs	r3, r3, #18
 80008e2:	3b01      	subs	r3, #1
 80008e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80008e6:	4b21      	ldr	r3, [pc, #132]	@ (800096c <HAL_InitTick+0xec>)
 80008e8:	4a21      	ldr	r2, [pc, #132]	@ (8000970 <HAL_InitTick+0xf0>)
 80008ea:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80008ec:	4b1f      	ldr	r3, [pc, #124]	@ (800096c <HAL_InitTick+0xec>)
 80008ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008f2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80008f4:	4a1d      	ldr	r2, [pc, #116]	@ (800096c <HAL_InitTick+0xec>)
 80008f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008f8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80008fa:	4b1c      	ldr	r3, [pc, #112]	@ (800096c <HAL_InitTick+0xec>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000900:	4b1a      	ldr	r3, [pc, #104]	@ (800096c <HAL_InitTick+0xec>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000906:	4b19      	ldr	r3, [pc, #100]	@ (800096c <HAL_InitTick+0xec>)
 8000908:	2200      	movs	r2, #0
 800090a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800090c:	4817      	ldr	r0, [pc, #92]	@ (800096c <HAL_InitTick+0xec>)
 800090e:	f001 fa03 	bl	8001d18 <HAL_TIM_Base_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000918:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800091c:	2b00      	cmp	r3, #0
 800091e:	d11b      	bne.n	8000958 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000920:	4812      	ldr	r0, [pc, #72]	@ (800096c <HAL_InitTick+0xec>)
 8000922:	f001 fa53 	bl	8001dcc <HAL_TIM_Base_Start_IT>
 8000926:	4603      	mov	r3, r0
 8000928:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800092c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000930:	2b00      	cmp	r3, #0
 8000932:	d111      	bne.n	8000958 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000934:	2036      	movs	r0, #54	@ 0x36
 8000936:	f000 fa2d 	bl	8000d94 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2b0f      	cmp	r3, #15
 800093e:	d808      	bhi.n	8000952 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000940:	2200      	movs	r2, #0
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	2036      	movs	r0, #54	@ 0x36
 8000946:	f000 fa09 	bl	8000d5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800094a:	4a0a      	ldr	r2, [pc, #40]	@ (8000974 <HAL_InitTick+0xf4>)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6013      	str	r3, [r2, #0]
 8000950:	e002      	b.n	8000958 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000952:	2301      	movs	r3, #1
 8000954:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000958:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800095c:	4618      	mov	r0, r3
 800095e:	3738      	adds	r7, #56	@ 0x38
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40023800 	.word	0x40023800
 8000968:	431bde83 	.word	0x431bde83
 800096c:	20000088 	.word	0x20000088
 8000970:	40001000 	.word	0x40001000
 8000974:	20000004 	.word	0x20000004

08000978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <NMI_Handler+0x4>

08000980 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <HardFault_Handler+0x4>

08000988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <MemManage_Handler+0x4>

08000990 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <BusFault_Handler+0x4>

08000998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <UsageFault_Handler+0x4>

080009a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a4:	bf00      	nop
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
	...

080009b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <TIM6_DAC_IRQHandler+0x10>)
 80009b6:	f001 fa79 	bl	8001eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000088 	.word	0x20000088

080009c4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80009ce:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <ITM_SendChar+0x48>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a0e      	ldr	r2, [pc, #56]	@ (8000a0c <ITM_SendChar+0x48>)
 80009d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009d8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80009da:	4b0d      	ldr	r3, [pc, #52]	@ (8000a10 <ITM_SendChar+0x4c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a0c      	ldr	r2, [pc, #48]	@ (8000a10 <ITM_SendChar+0x4c>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80009e6:	bf00      	nop
 80009e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d0f8      	beq.n	80009e8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80009f6:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	6013      	str	r3, [r2, #0]
}
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000edfc 	.word	0xe000edfc
 8000a10:	e0000e00 	.word	0xe0000e00

08000a14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	e00a      	b.n	8000a3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a26:	f3af 8000 	nop.w
 8000a2a:	4601      	mov	r1, r0
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	1c5a      	adds	r2, r3, #1
 8000a30:	60ba      	str	r2, [r7, #8]
 8000a32:	b2ca      	uxtb	r2, r1
 8000a34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	617b      	str	r3, [r7, #20]
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	dbf0      	blt.n	8000a26 <_read+0x12>
  }

  return len;
 8000a44:	687b      	ldr	r3, [r7, #4]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b086      	sub	sp, #24
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	60f8      	str	r0, [r7, #12]
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	e009      	b.n	8000a74 <_write+0x26>
  {
    // __io_putchar(*ptr++);
    ITM_SendChar(*ptr++); 
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	1c5a      	adds	r2, r3, #1
 8000a64:	60ba      	str	r2, [r7, #8]
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ffab 	bl	80009c4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	3301      	adds	r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697a      	ldr	r2, [r7, #20]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	dbf1      	blt.n	8000a60 <_write+0x12>
  }
  return len;
 8000a7c:	687b      	ldr	r3, [r7, #4]
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3718      	adds	r7, #24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <_close>:

int _close(int file)
{
 8000a86:	b480      	push	{r7}
 8000a88:	b083      	sub	sp, #12
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr

08000a9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	b083      	sub	sp, #12
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
 8000aa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aae:	605a      	str	r2, [r3, #4]
  return 0;
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr

08000abe <_isatty>:

int _isatty(int file)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	b083      	sub	sp, #12
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <SystemInit+0x20>)
 8000af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000afa:	4a05      	ldr	r2, [pc, #20]	@ (8000b10 <SystemInit+0x20>)
 8000afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b18:	f7ff ffea 	bl	8000af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b1e:	490d      	ldr	r1, [pc, #52]	@ (8000b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b20:	4a0d      	ldr	r2, [pc, #52]	@ (8000b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b34:	4c0a      	ldr	r4, [pc, #40]	@ (8000b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b42:	f003 f80d 	bl	8003b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b46:	f7ff fcf9 	bl	800053c <main>
  bx  lr    
 8000b4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b54:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b58:	080040c8 	.word	0x080040c8
  ldr r2, =_sbss
 8000b5c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b60:	2001934c 	.word	0x2001934c

08000b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b64:	e7fe      	b.n	8000b64 <ADC_IRQHandler>
	...

08000b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <HAL_Init+0x40>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <HAL_Init+0x40>)
 8000b72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <HAL_Init+0x40>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <HAL_Init+0x40>)
 8000b7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b84:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <HAL_Init+0x40>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a07      	ldr	r2, [pc, #28]	@ (8000ba8 <HAL_Init+0x40>)
 8000b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b90:	2003      	movs	r0, #3
 8000b92:	f000 f8d8 	bl	8000d46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b96:	2000      	movs	r0, #0
 8000b98:	f7ff fe72 	bl	8000880 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b9c:	f7ff fe48 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40023c00 	.word	0x40023c00

08000bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb0:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <HAL_IncTick+0x20>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_IncTick+0x24>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4413      	add	r3, r2
 8000bbc:	4a04      	ldr	r2, [pc, #16]	@ (8000bd0 <HAL_IncTick+0x24>)
 8000bbe:	6013      	str	r3, [r2, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	200000d0 	.word	0x200000d0

08000bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd8:	4b03      	ldr	r3, [pc, #12]	@ (8000be8 <HAL_GetTick+0x14>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	200000d0 	.word	0x200000d0

08000bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f003 0307 	and.w	r3, r3, #7
 8000bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <__NVIC_SetPriorityGrouping+0x44>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c02:	68ba      	ldr	r2, [r7, #8]
 8000c04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1e:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <__NVIC_SetPriorityGrouping+0x44>)
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	60d3      	str	r3, [r2, #12]
}
 8000c24:	bf00      	nop
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c38:	4b04      	ldr	r3, [pc, #16]	@ (8000c4c <__NVIC_GetPriorityGrouping+0x18>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	0a1b      	lsrs	r3, r3, #8
 8000c3e:	f003 0307 	and.w	r3, r3, #7
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	db0b      	blt.n	8000c7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	f003 021f 	and.w	r2, r3, #31
 8000c68:	4907      	ldr	r1, [pc, #28]	@ (8000c88 <__NVIC_EnableIRQ+0x38>)
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	095b      	lsrs	r3, r3, #5
 8000c70:	2001      	movs	r0, #1
 8000c72:	fa00 f202 	lsl.w	r2, r0, r2
 8000c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000e100 	.word	0xe000e100

08000c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	6039      	str	r1, [r7, #0]
 8000c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	db0a      	blt.n	8000cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	490c      	ldr	r1, [pc, #48]	@ (8000cd8 <__NVIC_SetPriority+0x4c>)
 8000ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000caa:	0112      	lsls	r2, r2, #4
 8000cac:	b2d2      	uxtb	r2, r2
 8000cae:	440b      	add	r3, r1
 8000cb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb4:	e00a      	b.n	8000ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	4908      	ldr	r1, [pc, #32]	@ (8000cdc <__NVIC_SetPriority+0x50>)
 8000cbc:	79fb      	ldrb	r3, [r7, #7]
 8000cbe:	f003 030f 	and.w	r3, r3, #15
 8000cc2:	3b04      	subs	r3, #4
 8000cc4:	0112      	lsls	r2, r2, #4
 8000cc6:	b2d2      	uxtb	r2, r2
 8000cc8:	440b      	add	r3, r1
 8000cca:	761a      	strb	r2, [r3, #24]
}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	e000e100 	.word	0xe000e100
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b089      	sub	sp, #36	@ 0x24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	f003 0307 	and.w	r3, r3, #7
 8000cf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf4:	69fb      	ldr	r3, [r7, #28]
 8000cf6:	f1c3 0307 	rsb	r3, r3, #7
 8000cfa:	2b04      	cmp	r3, #4
 8000cfc:	bf28      	it	cs
 8000cfe:	2304      	movcs	r3, #4
 8000d00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	3304      	adds	r3, #4
 8000d06:	2b06      	cmp	r3, #6
 8000d08:	d902      	bls.n	8000d10 <NVIC_EncodePriority+0x30>
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	3b03      	subs	r3, #3
 8000d0e:	e000      	b.n	8000d12 <NVIC_EncodePriority+0x32>
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	43da      	mvns	r2, r3
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	401a      	ands	r2, r3
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d32:	43d9      	mvns	r1, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d38:	4313      	orrs	r3, r2
         );
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3724      	adds	r7, #36	@ 0x24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ff4c 	bl	8000bec <__NVIC_SetPriorityGrouping>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d6e:	f7ff ff61 	bl	8000c34 <__NVIC_GetPriorityGrouping>
 8000d72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	68b9      	ldr	r1, [r7, #8]
 8000d78:	6978      	ldr	r0, [r7, #20]
 8000d7a:	f7ff ffb1 	bl	8000ce0 <NVIC_EncodePriority>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d84:	4611      	mov	r1, r2
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff ff80 	bl	8000c8c <__NVIC_SetPriority>
}
 8000d8c:	bf00      	nop
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff ff54 	bl	8000c50 <__NVIC_EnableIRQ>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b089      	sub	sp, #36	@ 0x24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61fb      	str	r3, [r7, #28]
 8000dca:	e165      	b.n	8001098 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dcc:	2201      	movs	r2, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f040 8154 	bne.w	8001092 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 0303 	and.w	r3, r3, #3
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d005      	beq.n	8000e02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d130      	bne.n	8000e64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43db      	mvns	r3, r3
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	4013      	ands	r3, r2
 8000e18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	68da      	ldr	r2, [r3, #12]
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	69ba      	ldr	r2, [r7, #24]
 8000e30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e38:	2201      	movs	r2, #1
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	4013      	ands	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	091b      	lsrs	r3, r3, #4
 8000e4e:	f003 0201 	and.w	r2, r3, #1
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0303 	and.w	r3, r3, #3
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d017      	beq.n	8000ea0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	2203      	movs	r2, #3
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	689a      	ldr	r2, [r3, #8]
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 0303 	and.w	r3, r3, #3
 8000ea8:	2b02      	cmp	r3, #2
 8000eaa:	d123      	bne.n	8000ef4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	08da      	lsrs	r2, r3, #3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3208      	adds	r2, #8
 8000eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	f003 0307 	and.w	r3, r3, #7
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	220f      	movs	r2, #15
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	43db      	mvns	r3, r3
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	691a      	ldr	r2, [r3, #16]
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	08da      	lsrs	r2, r3, #3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	3208      	adds	r2, #8
 8000eee:	69b9      	ldr	r1, [r7, #24]
 8000ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2203      	movs	r2, #3
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f003 0203 	and.w	r2, r3, #3
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	69ba      	ldr	r2, [r7, #24]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	f000 80ae 	beq.w	8001092 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	4b5d      	ldr	r3, [pc, #372]	@ (80010b0 <HAL_GPIO_Init+0x300>)
 8000f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3e:	4a5c      	ldr	r2, [pc, #368]	@ (80010b0 <HAL_GPIO_Init+0x300>)
 8000f40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f46:	4b5a      	ldr	r3, [pc, #360]	@ (80010b0 <HAL_GPIO_Init+0x300>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f52:	4a58      	ldr	r2, [pc, #352]	@ (80010b4 <HAL_GPIO_Init+0x304>)
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	3302      	adds	r3, #2
 8000f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f003 0303 	and.w	r3, r3, #3
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	220f      	movs	r2, #15
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	4013      	ands	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4f      	ldr	r2, [pc, #316]	@ (80010b8 <HAL_GPIO_Init+0x308>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d025      	beq.n	8000fca <HAL_GPIO_Init+0x21a>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a4e      	ldr	r2, [pc, #312]	@ (80010bc <HAL_GPIO_Init+0x30c>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d01f      	beq.n	8000fc6 <HAL_GPIO_Init+0x216>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4d      	ldr	r2, [pc, #308]	@ (80010c0 <HAL_GPIO_Init+0x310>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d019      	beq.n	8000fc2 <HAL_GPIO_Init+0x212>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a4c      	ldr	r2, [pc, #304]	@ (80010c4 <HAL_GPIO_Init+0x314>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d013      	beq.n	8000fbe <HAL_GPIO_Init+0x20e>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a4b      	ldr	r2, [pc, #300]	@ (80010c8 <HAL_GPIO_Init+0x318>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d00d      	beq.n	8000fba <HAL_GPIO_Init+0x20a>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4a      	ldr	r2, [pc, #296]	@ (80010cc <HAL_GPIO_Init+0x31c>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d007      	beq.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a49      	ldr	r2, [pc, #292]	@ (80010d0 <HAL_GPIO_Init+0x320>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d101      	bne.n	8000fb2 <HAL_GPIO_Init+0x202>
 8000fae:	2306      	movs	r3, #6
 8000fb0:	e00c      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	e00a      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fb6:	2305      	movs	r3, #5
 8000fb8:	e008      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fba:	2304      	movs	r3, #4
 8000fbc:	e006      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e004      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	e002      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e000      	b.n	8000fcc <HAL_GPIO_Init+0x21c>
 8000fca:	2300      	movs	r3, #0
 8000fcc:	69fa      	ldr	r2, [r7, #28]
 8000fce:	f002 0203 	and.w	r2, r2, #3
 8000fd2:	0092      	lsls	r2, r2, #2
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fdc:	4935      	ldr	r1, [pc, #212]	@ (80010b4 <HAL_GPIO_Init+0x304>)
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	089b      	lsrs	r3, r3, #2
 8000fe2:	3302      	adds	r3, #2
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fea:	4b3a      	ldr	r3, [pc, #232]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	4313      	orrs	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800100e:	4a31      	ldr	r2, [pc, #196]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001014:	4b2f      	ldr	r3, [pc, #188]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800102c:	2b00      	cmp	r3, #0
 800102e:	d003      	beq.n	8001038 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001038:	4a26      	ldr	r2, [pc, #152]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800103e:	4b25      	ldr	r3, [pc, #148]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	43db      	mvns	r3, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4013      	ands	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d003      	beq.n	8001062 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001062:	4a1c      	ldr	r2, [pc, #112]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 8001064:	69bb      	ldr	r3, [r7, #24]
 8001066:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d003      	beq.n	800108c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	4313      	orrs	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800108c:	4a11      	ldr	r2, [pc, #68]	@ (80010d4 <HAL_GPIO_Init+0x324>)
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3301      	adds	r3, #1
 8001096:	61fb      	str	r3, [r7, #28]
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	2b0f      	cmp	r3, #15
 800109c:	f67f ae96 	bls.w	8000dcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010a0:	bf00      	nop
 80010a2:	bf00      	nop
 80010a4:	3724      	adds	r7, #36	@ 0x24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40013800 	.word	0x40013800
 80010b8:	40020000 	.word	0x40020000
 80010bc:	40020400 	.word	0x40020400
 80010c0:	40020800 	.word	0x40020800
 80010c4:	40020c00 	.word	0x40020c00
 80010c8:	40021000 	.word	0x40021000
 80010cc:	40021400 	.word	0x40021400
 80010d0:	40021800 	.word	0x40021800
 80010d4:	40013c00 	.word	0x40013c00

080010d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	807b      	strh	r3, [r7, #2]
 80010e4:	4613      	mov	r3, r2
 80010e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010e8:	787b      	ldrb	r3, [r7, #1]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d003      	beq.n	80010f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ee:	887a      	ldrh	r2, [r7, #2]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010f4:	e003      	b.n	80010fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010f6:	887b      	ldrh	r3, [r7, #2]
 80010f8:	041a      	lsls	r2, r3, #16
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	619a      	str	r2, [r3, #24]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d101      	bne.n	8001120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e0cc      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001120:	4b68      	ldr	r3, [pc, #416]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 030f 	and.w	r3, r3, #15
 8001128:	683a      	ldr	r2, [r7, #0]
 800112a:	429a      	cmp	r2, r3
 800112c:	d90c      	bls.n	8001148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800112e:	4b65      	ldr	r3, [pc, #404]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001130:	683a      	ldr	r2, [r7, #0]
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001136:	4b63      	ldr	r3, [pc, #396]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 030f 	and.w	r3, r3, #15
 800113e:	683a      	ldr	r2, [r7, #0]
 8001140:	429a      	cmp	r2, r3
 8001142:	d001      	beq.n	8001148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0b8      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d020      	beq.n	8001196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b00      	cmp	r3, #0
 800115e:	d005      	beq.n	800116c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001160:	4b59      	ldr	r3, [pc, #356]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	4a58      	ldr	r2, [pc, #352]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001166:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800116a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001178:	4b53      	ldr	r3, [pc, #332]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	4a52      	ldr	r2, [pc, #328]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800117e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001184:	4b50      	ldr	r3, [pc, #320]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	494d      	ldr	r1, [pc, #308]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001192:	4313      	orrs	r3, r2
 8001194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d044      	beq.n	800122c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d107      	bne.n	80011ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011aa:	4b47      	ldr	r3, [pc, #284]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d119      	bne.n	80011ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e07f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d003      	beq.n	80011ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d107      	bne.n	80011da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ca:	4b3f      	ldr	r3, [pc, #252]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d109      	bne.n	80011ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e06f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011da:	4b3b      	ldr	r3, [pc, #236]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d101      	bne.n	80011ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e067      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ea:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f023 0203 	bic.w	r2, r3, #3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	4934      	ldr	r1, [pc, #208]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011fc:	f7ff fcea 	bl	8000bd4 <HAL_GetTick>
 8001200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001202:	e00a      	b.n	800121a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001204:	f7ff fce6 	bl	8000bd4 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001212:	4293      	cmp	r3, r2
 8001214:	d901      	bls.n	800121a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e04f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800121a:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f003 020c 	and.w	r2, r3, #12
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	429a      	cmp	r2, r3
 800122a:	d1eb      	bne.n	8001204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800122c:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 030f 	and.w	r3, r3, #15
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d20c      	bcs.n	8001254 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 800123c:	683a      	ldr	r2, [r7, #0]
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001242:	4b20      	ldr	r3, [pc, #128]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d001      	beq.n	8001254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e032      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0304 	and.w	r3, r3, #4
 800125c:	2b00      	cmp	r3, #0
 800125e:	d008      	beq.n	8001272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001260:	4b19      	ldr	r3, [pc, #100]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	4916      	ldr	r1, [pc, #88]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800126e:	4313      	orrs	r3, r2
 8001270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0308 	and.w	r3, r3, #8
 800127a:	2b00      	cmp	r3, #0
 800127c:	d009      	beq.n	8001292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	490e      	ldr	r1, [pc, #56]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	4313      	orrs	r3, r2
 8001290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001292:	f000 f873 	bl	800137c <HAL_RCC_GetSysClockFreq>
 8001296:	4602      	mov	r2, r0
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	490a      	ldr	r1, [pc, #40]	@ (80012cc <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	5ccb      	ldrb	r3, [r1, r3]
 80012a6:	fa22 f303 	lsr.w	r3, r2, r3
 80012aa:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c8>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fae4 	bl	8000880 <HAL_InitTick>

  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023c00 	.word	0x40023c00
 80012c8:	40023800 	.word	0x40023800
 80012cc:	0800409c 	.word	0x0800409c
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000004 	.word	0x20000004

080012d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <HAL_RCC_GetHCLKFreq+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20000000 	.word	0x20000000

080012f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012f4:	f7ff fff0 	bl	80012d8 <HAL_RCC_GetHCLKFreq>
 80012f8:	4602      	mov	r2, r0
 80012fa:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	0a9b      	lsrs	r3, r3, #10
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	4903      	ldr	r1, [pc, #12]	@ (8001314 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001306:	5ccb      	ldrb	r3, [r1, r3]
 8001308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800130c:	4618      	mov	r0, r3
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40023800 	.word	0x40023800
 8001314:	080040ac 	.word	0x080040ac

08001318 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	220f      	movs	r2, #15
 8001326:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <HAL_RCC_GetClockConfig+0x5c>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 0203 	and.w	r2, r3, #3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <HAL_RCC_GetClockConfig+0x5c>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001340:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <HAL_RCC_GetClockConfig+0x5c>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800134c:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <HAL_RCC_GetClockConfig+0x5c>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	08db      	lsrs	r3, r3, #3
 8001352:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800135a:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <HAL_RCC_GetClockConfig+0x60>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 020f 	and.w	r2, r3, #15
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	601a      	str	r2, [r3, #0]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800
 8001378:	40023c00 	.word	0x40023c00

0800137c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800137c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001380:	b0ae      	sub	sp, #184	@ 0xb8
 8001382:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001384:	2300      	movs	r3, #0
 8001386:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800138a:	2300      	movs	r3, #0
 800138c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001390:	2300      	movs	r3, #0
 8001392:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001396:	2300      	movs	r3, #0
 8001398:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013a2:	4bcb      	ldr	r3, [pc, #812]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b0c      	cmp	r3, #12
 80013ac:	f200 8206 	bhi.w	80017bc <HAL_RCC_GetSysClockFreq+0x440>
 80013b0:	a201      	add	r2, pc, #4	@ (adr r2, 80013b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80013b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b6:	bf00      	nop
 80013b8:	080013ed 	.word	0x080013ed
 80013bc:	080017bd 	.word	0x080017bd
 80013c0:	080017bd 	.word	0x080017bd
 80013c4:	080017bd 	.word	0x080017bd
 80013c8:	080013f5 	.word	0x080013f5
 80013cc:	080017bd 	.word	0x080017bd
 80013d0:	080017bd 	.word	0x080017bd
 80013d4:	080017bd 	.word	0x080017bd
 80013d8:	080013fd 	.word	0x080013fd
 80013dc:	080017bd 	.word	0x080017bd
 80013e0:	080017bd 	.word	0x080017bd
 80013e4:	080017bd 	.word	0x080017bd
 80013e8:	080015ed 	.word	0x080015ed
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013ec:	4bb9      	ldr	r3, [pc, #740]	@ (80016d4 <HAL_RCC_GetSysClockFreq+0x358>)
 80013ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013f2:	e1e7      	b.n	80017c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013f4:	4bb8      	ldr	r3, [pc, #736]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80013f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013fa:	e1e3      	b.n	80017c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013fc:	4bb4      	ldr	r3, [pc, #720]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001408:	4bb1      	ldr	r3, [pc, #708]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d071      	beq.n	80014f8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001414:	4bae      	ldr	r3, [pc, #696]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	099b      	lsrs	r3, r3, #6
 800141a:	2200      	movs	r2, #0
 800141c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001420:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001424:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800142c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001436:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800143a:	4622      	mov	r2, r4
 800143c:	462b      	mov	r3, r5
 800143e:	f04f 0000 	mov.w	r0, #0
 8001442:	f04f 0100 	mov.w	r1, #0
 8001446:	0159      	lsls	r1, r3, #5
 8001448:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800144c:	0150      	lsls	r0, r2, #5
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4621      	mov	r1, r4
 8001454:	1a51      	subs	r1, r2, r1
 8001456:	6439      	str	r1, [r7, #64]	@ 0x40
 8001458:	4629      	mov	r1, r5
 800145a:	eb63 0301 	sbc.w	r3, r3, r1
 800145e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800146c:	4649      	mov	r1, r9
 800146e:	018b      	lsls	r3, r1, #6
 8001470:	4641      	mov	r1, r8
 8001472:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001476:	4641      	mov	r1, r8
 8001478:	018a      	lsls	r2, r1, #6
 800147a:	4641      	mov	r1, r8
 800147c:	1a51      	subs	r1, r2, r1
 800147e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001480:	4649      	mov	r1, r9
 8001482:	eb63 0301 	sbc.w	r3, r3, r1
 8001486:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001494:	4649      	mov	r1, r9
 8001496:	00cb      	lsls	r3, r1, #3
 8001498:	4641      	mov	r1, r8
 800149a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800149e:	4641      	mov	r1, r8
 80014a0:	00ca      	lsls	r2, r1, #3
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	4603      	mov	r3, r0
 80014a8:	4622      	mov	r2, r4
 80014aa:	189b      	adds	r3, r3, r2
 80014ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80014ae:	462b      	mov	r3, r5
 80014b0:	460a      	mov	r2, r1
 80014b2:	eb42 0303 	adc.w	r3, r2, r3
 80014b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	f04f 0300 	mov.w	r3, #0
 80014c0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80014c4:	4629      	mov	r1, r5
 80014c6:	024b      	lsls	r3, r1, #9
 80014c8:	4621      	mov	r1, r4
 80014ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80014ce:	4621      	mov	r1, r4
 80014d0:	024a      	lsls	r2, r1, #9
 80014d2:	4610      	mov	r0, r2
 80014d4:	4619      	mov	r1, r3
 80014d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014da:	2200      	movs	r2, #0
 80014dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014e4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014e8:	f7fe fe92 	bl	8000210 <__aeabi_uldivmod>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4613      	mov	r3, r2
 80014f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014f6:	e067      	b.n	80015c8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014f8:	4b75      	ldr	r3, [pc, #468]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	099b      	lsrs	r3, r3, #6
 80014fe:	2200      	movs	r2, #0
 8001500:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001504:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001508:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800150c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001510:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001512:	2300      	movs	r3, #0
 8001514:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001516:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800151a:	4622      	mov	r2, r4
 800151c:	462b      	mov	r3, r5
 800151e:	f04f 0000 	mov.w	r0, #0
 8001522:	f04f 0100 	mov.w	r1, #0
 8001526:	0159      	lsls	r1, r3, #5
 8001528:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800152c:	0150      	lsls	r0, r2, #5
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4621      	mov	r1, r4
 8001534:	1a51      	subs	r1, r2, r1
 8001536:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001538:	4629      	mov	r1, r5
 800153a:	eb63 0301 	sbc.w	r3, r3, r1
 800153e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	f04f 0300 	mov.w	r3, #0
 8001548:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800154c:	4649      	mov	r1, r9
 800154e:	018b      	lsls	r3, r1, #6
 8001550:	4641      	mov	r1, r8
 8001552:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001556:	4641      	mov	r1, r8
 8001558:	018a      	lsls	r2, r1, #6
 800155a:	4641      	mov	r1, r8
 800155c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001560:	4649      	mov	r1, r9
 8001562:	eb63 0b01 	sbc.w	fp, r3, r1
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001572:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001576:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800157a:	4692      	mov	sl, r2
 800157c:	469b      	mov	fp, r3
 800157e:	4623      	mov	r3, r4
 8001580:	eb1a 0303 	adds.w	r3, sl, r3
 8001584:	623b      	str	r3, [r7, #32]
 8001586:	462b      	mov	r3, r5
 8001588:	eb4b 0303 	adc.w	r3, fp, r3
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800159a:	4629      	mov	r1, r5
 800159c:	028b      	lsls	r3, r1, #10
 800159e:	4621      	mov	r1, r4
 80015a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80015a4:	4621      	mov	r1, r4
 80015a6:	028a      	lsls	r2, r1, #10
 80015a8:	4610      	mov	r0, r2
 80015aa:	4619      	mov	r1, r3
 80015ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015b0:	2200      	movs	r2, #0
 80015b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80015b4:	677a      	str	r2, [r7, #116]	@ 0x74
 80015b6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80015ba:	f7fe fe29 	bl	8000210 <__aeabi_uldivmod>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4613      	mov	r3, r2
 80015c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80015c8:	4b41      	ldr	r3, [pc, #260]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	0c1b      	lsrs	r3, r3, #16
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	3301      	adds	r3, #1
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80015da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015ea:	e0eb      	b.n	80017c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015ec:	4b38      	ldr	r3, [pc, #224]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015f8:	4b35      	ldr	r3, [pc, #212]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d06b      	beq.n	80016dc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001604:	4b32      	ldr	r3, [pc, #200]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	099b      	lsrs	r3, r3, #6
 800160a:	2200      	movs	r2, #0
 800160c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800160e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001610:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001616:	663b      	str	r3, [r7, #96]	@ 0x60
 8001618:	2300      	movs	r3, #0
 800161a:	667b      	str	r3, [r7, #100]	@ 0x64
 800161c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001620:	4622      	mov	r2, r4
 8001622:	462b      	mov	r3, r5
 8001624:	f04f 0000 	mov.w	r0, #0
 8001628:	f04f 0100 	mov.w	r1, #0
 800162c:	0159      	lsls	r1, r3, #5
 800162e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001632:	0150      	lsls	r0, r2, #5
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4621      	mov	r1, r4
 800163a:	1a51      	subs	r1, r2, r1
 800163c:	61b9      	str	r1, [r7, #24]
 800163e:	4629      	mov	r1, r5
 8001640:	eb63 0301 	sbc.w	r3, r3, r1
 8001644:	61fb      	str	r3, [r7, #28]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001652:	4659      	mov	r1, fp
 8001654:	018b      	lsls	r3, r1, #6
 8001656:	4651      	mov	r1, sl
 8001658:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800165c:	4651      	mov	r1, sl
 800165e:	018a      	lsls	r2, r1, #6
 8001660:	4651      	mov	r1, sl
 8001662:	ebb2 0801 	subs.w	r8, r2, r1
 8001666:	4659      	mov	r1, fp
 8001668:	eb63 0901 	sbc.w	r9, r3, r1
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001678:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800167c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001680:	4690      	mov	r8, r2
 8001682:	4699      	mov	r9, r3
 8001684:	4623      	mov	r3, r4
 8001686:	eb18 0303 	adds.w	r3, r8, r3
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	462b      	mov	r3, r5
 800168e:	eb49 0303 	adc.w	r3, r9, r3
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016a0:	4629      	mov	r1, r5
 80016a2:	024b      	lsls	r3, r1, #9
 80016a4:	4621      	mov	r1, r4
 80016a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016aa:	4621      	mov	r1, r4
 80016ac:	024a      	lsls	r2, r1, #9
 80016ae:	4610      	mov	r0, r2
 80016b0:	4619      	mov	r1, r3
 80016b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016b6:	2200      	movs	r2, #0
 80016b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80016ba:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80016bc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016c0:	f7fe fda6 	bl	8000210 <__aeabi_uldivmod>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4613      	mov	r3, r2
 80016ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016ce:	e065      	b.n	800179c <HAL_RCC_GetSysClockFreq+0x420>
 80016d0:	40023800 	.word	0x40023800
 80016d4:	00f42400 	.word	0x00f42400
 80016d8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016dc:	4b3d      	ldr	r3, [pc, #244]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0x458>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	099b      	lsrs	r3, r3, #6
 80016e2:	2200      	movs	r2, #0
 80016e4:	4618      	mov	r0, r3
 80016e6:	4611      	mov	r1, r2
 80016e8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80016ee:	2300      	movs	r3, #0
 80016f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80016f2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016f6:	4642      	mov	r2, r8
 80016f8:	464b      	mov	r3, r9
 80016fa:	f04f 0000 	mov.w	r0, #0
 80016fe:	f04f 0100 	mov.w	r1, #0
 8001702:	0159      	lsls	r1, r3, #5
 8001704:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001708:	0150      	lsls	r0, r2, #5
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4641      	mov	r1, r8
 8001710:	1a51      	subs	r1, r2, r1
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	4649      	mov	r1, r9
 8001716:	eb63 0301 	sbc.w	r3, r3, r1
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001728:	4659      	mov	r1, fp
 800172a:	018b      	lsls	r3, r1, #6
 800172c:	4651      	mov	r1, sl
 800172e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001732:	4651      	mov	r1, sl
 8001734:	018a      	lsls	r2, r1, #6
 8001736:	4651      	mov	r1, sl
 8001738:	1a54      	subs	r4, r2, r1
 800173a:	4659      	mov	r1, fp
 800173c:	eb63 0501 	sbc.w	r5, r3, r1
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	00eb      	lsls	r3, r5, #3
 800174a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800174e:	00e2      	lsls	r2, r4, #3
 8001750:	4614      	mov	r4, r2
 8001752:	461d      	mov	r5, r3
 8001754:	4643      	mov	r3, r8
 8001756:	18e3      	adds	r3, r4, r3
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	464b      	mov	r3, r9
 800175c:	eb45 0303 	adc.w	r3, r5, r3
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	f04f 0200 	mov.w	r2, #0
 8001766:	f04f 0300 	mov.w	r3, #0
 800176a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800176e:	4629      	mov	r1, r5
 8001770:	028b      	lsls	r3, r1, #10
 8001772:	4621      	mov	r1, r4
 8001774:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001778:	4621      	mov	r1, r4
 800177a:	028a      	lsls	r2, r1, #10
 800177c:	4610      	mov	r0, r2
 800177e:	4619      	mov	r1, r3
 8001780:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001784:	2200      	movs	r2, #0
 8001786:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001788:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800178a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800178e:	f7fe fd3f 	bl	8000210 <__aeabi_uldivmod>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4613      	mov	r3, r2
 8001798:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800179c:	4b0d      	ldr	r3, [pc, #52]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0x458>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	0f1b      	lsrs	r3, r3, #28
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80017aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80017b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017ba:	e003      	b.n	80017c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80017be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	37b8      	adds	r7, #184	@ 0xb8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017d2:	bf00      	nop
 80017d4:	40023800 	.word	0x40023800
 80017d8:	00f42400 	.word	0x00f42400

080017dc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e28d      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 8083 	beq.w	8001902 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017fc:	4b94      	ldr	r3, [pc, #592]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f003 030c 	and.w	r3, r3, #12
 8001804:	2b04      	cmp	r3, #4
 8001806:	d019      	beq.n	800183c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001808:	4b91      	ldr	r3, [pc, #580]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f003 030c 	and.w	r3, r3, #12
        || \
 8001810:	2b08      	cmp	r3, #8
 8001812:	d106      	bne.n	8001822 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001814:	4b8e      	ldr	r3, [pc, #568]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800181c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001820:	d00c      	beq.n	800183c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001822:	4b8b      	ldr	r3, [pc, #556]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800182a:	2b0c      	cmp	r3, #12
 800182c:	d112      	bne.n	8001854 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800182e:	4b88      	ldr	r3, [pc, #544]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001836:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800183a:	d10b      	bne.n	8001854 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183c:	4b84      	ldr	r3, [pc, #528]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d05b      	beq.n	8001900 <HAL_RCC_OscConfig+0x124>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d157      	bne.n	8001900 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e25a      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800185c:	d106      	bne.n	800186c <HAL_RCC_OscConfig+0x90>
 800185e:	4b7c      	ldr	r3, [pc, #496]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a7b      	ldr	r2, [pc, #492]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e01d      	b.n	80018a8 <HAL_RCC_OscConfig+0xcc>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001874:	d10c      	bne.n	8001890 <HAL_RCC_OscConfig+0xb4>
 8001876:	4b76      	ldr	r3, [pc, #472]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a75      	ldr	r2, [pc, #468]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 800187c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	4b73      	ldr	r3, [pc, #460]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a72      	ldr	r2, [pc, #456]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e00b      	b.n	80018a8 <HAL_RCC_OscConfig+0xcc>
 8001890:	4b6f      	ldr	r3, [pc, #444]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a6e      	ldr	r2, [pc, #440]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800189a:	6013      	str	r3, [r2, #0]
 800189c:	4b6c      	ldr	r3, [pc, #432]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a6b      	ldr	r2, [pc, #428]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80018a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d013      	beq.n	80018d8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b0:	f7ff f990 	bl	8000bd4 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b8:	f7ff f98c 	bl	8000bd4 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b64      	cmp	r3, #100	@ 0x64
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e21f      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ca:	4b61      	ldr	r3, [pc, #388]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0f0      	beq.n	80018b8 <HAL_RCC_OscConfig+0xdc>
 80018d6:	e014      	b.n	8001902 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d8:	f7ff f97c 	bl	8000bd4 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e0:	f7ff f978 	bl	8000bd4 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b64      	cmp	r3, #100	@ 0x64
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e20b      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f2:	4b57      	ldr	r3, [pc, #348]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f0      	bne.n	80018e0 <HAL_RCC_OscConfig+0x104>
 80018fe:	e000      	b.n	8001902 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d06f      	beq.n	80019ee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800190e:	4b50      	ldr	r3, [pc, #320]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 030c 	and.w	r3, r3, #12
 8001916:	2b00      	cmp	r3, #0
 8001918:	d017      	beq.n	800194a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800191a:	4b4d      	ldr	r3, [pc, #308]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f003 030c 	and.w	r3, r3, #12
        || \
 8001922:	2b08      	cmp	r3, #8
 8001924:	d105      	bne.n	8001932 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001926:	4b4a      	ldr	r3, [pc, #296]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d00b      	beq.n	800194a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001932:	4b47      	ldr	r3, [pc, #284]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800193a:	2b0c      	cmp	r3, #12
 800193c:	d11c      	bne.n	8001978 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800193e:	4b44      	ldr	r3, [pc, #272]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d116      	bne.n	8001978 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194a:	4b41      	ldr	r3, [pc, #260]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d005      	beq.n	8001962 <HAL_RCC_OscConfig+0x186>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d001      	beq.n	8001962 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e1d3      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001962:	4b3b      	ldr	r3, [pc, #236]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	4937      	ldr	r1, [pc, #220]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001976:	e03a      	b.n	80019ee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001980:	4b34      	ldr	r3, [pc, #208]	@ (8001a54 <HAL_RCC_OscConfig+0x278>)
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001986:	f7ff f925 	bl	8000bd4 <HAL_GetTick>
 800198a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198c:	e008      	b.n	80019a0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800198e:	f7ff f921 	bl	8000bd4 <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e1b4      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f0      	beq.n	800198e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	4925      	ldr	r1, [pc, #148]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	600b      	str	r3, [r1, #0]
 80019c0:	e015      	b.n	80019ee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c2:	4b24      	ldr	r3, [pc, #144]	@ (8001a54 <HAL_RCC_OscConfig+0x278>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c8:	f7ff f904 	bl	8000bd4 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d0:	f7ff f900 	bl	8000bd4 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e193      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d036      	beq.n	8001a68 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d016      	beq.n	8001a30 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a02:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a08:	f7ff f8e4 	bl	8000bd4 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a10:	f7ff f8e0 	bl	8000bd4 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e173      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a22:	4b0b      	ldr	r3, [pc, #44]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001a24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0x234>
 8001a2e:	e01b      	b.n	8001a68 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a36:	f7ff f8cd 	bl	8000bd4 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a3c:	e00e      	b.n	8001a5c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a3e:	f7ff f8c9 	bl	8000bd4 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d907      	bls.n	8001a5c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e15c      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
 8001a50:	40023800 	.word	0x40023800
 8001a54:	42470000 	.word	0x42470000
 8001a58:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a5c:	4b8a      	ldr	r3, [pc, #552]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001a5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1ea      	bne.n	8001a3e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f000 8097 	beq.w	8001ba4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a76:	2300      	movs	r3, #0
 8001a78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a7a:	4b83      	ldr	r3, [pc, #524]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10f      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	4b7f      	ldr	r3, [pc, #508]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a96:	4b7c      	ldr	r3, [pc, #496]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa6:	4b79      	ldr	r3, [pc, #484]	@ (8001c8c <HAL_RCC_OscConfig+0x4b0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d118      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab2:	4b76      	ldr	r3, [pc, #472]	@ (8001c8c <HAL_RCC_OscConfig+0x4b0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a75      	ldr	r2, [pc, #468]	@ (8001c8c <HAL_RCC_OscConfig+0x4b0>)
 8001ab8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001abe:	f7ff f889 	bl	8000bd4 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ac6:	f7ff f885 	bl	8000bd4 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e118      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8001c8c <HAL_RCC_OscConfig+0x4b0>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f0      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d106      	bne.n	8001afa <HAL_RCC_OscConfig+0x31e>
 8001aec:	4b66      	ldr	r3, [pc, #408]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af0:	4a65      	ldr	r2, [pc, #404]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001af8:	e01c      	b.n	8001b34 <HAL_RCC_OscConfig+0x358>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b05      	cmp	r3, #5
 8001b00:	d10c      	bne.n	8001b1c <HAL_RCC_OscConfig+0x340>
 8001b02:	4b61      	ldr	r3, [pc, #388]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b06:	4a60      	ldr	r2, [pc, #384]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b08:	f043 0304 	orr.w	r3, r3, #4
 8001b0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b0e:	4b5e      	ldr	r3, [pc, #376]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b12:	4a5d      	ldr	r2, [pc, #372]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b1a:	e00b      	b.n	8001b34 <HAL_RCC_OscConfig+0x358>
 8001b1c:	4b5a      	ldr	r3, [pc, #360]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b20:	4a59      	ldr	r2, [pc, #356]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b22:	f023 0301 	bic.w	r3, r3, #1
 8001b26:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b28:	4b57      	ldr	r3, [pc, #348]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b2c:	4a56      	ldr	r2, [pc, #344]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b2e:	f023 0304 	bic.w	r3, r3, #4
 8001b32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d015      	beq.n	8001b68 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7ff f84a 	bl	8000bd4 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b42:	e00a      	b.n	8001b5a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b44:	f7ff f846 	bl	8000bd4 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e0d7      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b5a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0ee      	beq.n	8001b44 <HAL_RCC_OscConfig+0x368>
 8001b66:	e014      	b.n	8001b92 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b68:	f7ff f834 	bl	8000bd4 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6e:	e00a      	b.n	8001b86 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b70:	f7ff f830 	bl	8000bd4 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e0c1      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b86:	4b40      	ldr	r3, [pc, #256]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d1ee      	bne.n	8001b70 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d105      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b98:	4b3b      	ldr	r3, [pc, #236]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	4a3a      	ldr	r2, [pc, #232]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001b9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ba2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f000 80ad 	beq.w	8001d08 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bae:	4b36      	ldr	r3, [pc, #216]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 030c 	and.w	r3, r3, #12
 8001bb6:	2b08      	cmp	r3, #8
 8001bb8:	d060      	beq.n	8001c7c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d145      	bne.n	8001c4e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc2:	4b33      	ldr	r3, [pc, #204]	@ (8001c90 <HAL_RCC_OscConfig+0x4b4>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc8:	f7ff f804 	bl	8000bd4 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7ff f800 	bl	8000bd4 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e093      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be2:	4b29      	ldr	r3, [pc, #164]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f0      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfc:	019b      	lsls	r3, r3, #6
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c04:	085b      	lsrs	r3, r3, #1
 8001c06:	3b01      	subs	r3, #1
 8001c08:	041b      	lsls	r3, r3, #16
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c10:	061b      	lsls	r3, r3, #24
 8001c12:	431a      	orrs	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c18:	071b      	lsls	r3, r3, #28
 8001c1a:	491b      	ldr	r1, [pc, #108]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c20:	4b1b      	ldr	r3, [pc, #108]	@ (8001c90 <HAL_RCC_OscConfig+0x4b4>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c26:	f7fe ffd5 	bl	8000bd4 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2e:	f7fe ffd1 	bl	8000bd4 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e064      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x452>
 8001c4c:	e05c      	b.n	8001d08 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	4b10      	ldr	r3, [pc, #64]	@ (8001c90 <HAL_RCC_OscConfig+0x4b4>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c54:	f7fe ffbe 	bl	8000bd4 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7fe ffba 	bl	8000bd4 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e04d      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c6e:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <HAL_RCC_OscConfig+0x4ac>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x480>
 8001c7a:	e045      	b.n	8001d08 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d107      	bne.n	8001c94 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e040      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40007000 	.word	0x40007000
 8001c90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c94:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <HAL_RCC_OscConfig+0x538>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d030      	beq.n	8001d04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d129      	bne.n	8001d04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d122      	bne.n	8001d04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001cca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d119      	bne.n	8001d04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cda:	085b      	lsrs	r3, r3, #1
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d10f      	bne.n	8001d04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d107      	bne.n	8001d04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d001      	beq.n	8001d08 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800

08001d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e041      	b.n	8001dae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d106      	bne.n	8001d44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f839 	bl	8001db6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3304      	adds	r3, #4
 8001d54:	4619      	mov	r1, r3
 8001d56:	4610      	mov	r0, r2
 8001d58:	f000 f9c0 	bl	80020dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
	...

08001dcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d001      	beq.n	8001de4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e04e      	b.n	8001e82 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2202      	movs	r2, #2
 8001de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a23      	ldr	r2, [pc, #140]	@ (8001e90 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d022      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e0e:	d01d      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d018      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_TIM_Base_Start_IT+0xcc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d013      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a1c      	ldr	r2, [pc, #112]	@ (8001e9c <HAL_TIM_Base_Start_IT+0xd0>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00e      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d009      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a19      	ldr	r2, [pc, #100]	@ (8001ea4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d004      	beq.n	8001e4c <HAL_TIM_Base_Start_IT+0x80>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a18      	ldr	r2, [pc, #96]	@ (8001ea8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d111      	bne.n	8001e70 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b06      	cmp	r3, #6
 8001e5c:	d010      	beq.n	8001e80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f042 0201 	orr.w	r2, r2, #1
 8001e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e6e:	e007      	b.n	8001e80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0201 	orr.w	r2, r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40010000 	.word	0x40010000
 8001e94:	40000400 	.word	0x40000400
 8001e98:	40000800 	.word	0x40000800
 8001e9c:	40000c00 	.word	0x40000c00
 8001ea0:	40010400 	.word	0x40010400
 8001ea4:	40014000 	.word	0x40014000
 8001ea8:	40001800 	.word	0x40001800

08001eac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d020      	beq.n	8001f10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d01b      	beq.n	8001f10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f06f 0202 	mvn.w	r2, #2
 8001ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f8d2 	bl	80020a0 <HAL_TIM_IC_CaptureCallback>
 8001efc:	e005      	b.n	8001f0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 f8c4 	bl	800208c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f8d5 	bl	80020b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d020      	beq.n	8001f5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d01b      	beq.n	8001f5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f06f 0204 	mvn.w	r2, #4
 8001f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2202      	movs	r2, #2
 8001f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 f8ac 	bl	80020a0 <HAL_TIM_IC_CaptureCallback>
 8001f48:	e005      	b.n	8001f56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f89e 	bl	800208c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f8af 	bl	80020b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0308 	and.w	r3, r3, #8
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d020      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f003 0308 	and.w	r3, r3, #8
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d01b      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0208 	mvn.w	r2, #8
 8001f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d003      	beq.n	8001f96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f886 	bl	80020a0 <HAL_TIM_IC_CaptureCallback>
 8001f94:	e005      	b.n	8001fa2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f000 f878 	bl	800208c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 f889 	bl	80020b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d020      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 0310 	and.w	r3, r3, #16
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0210 	mvn.w	r2, #16
 8001fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2208      	movs	r2, #8
 8001fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f860 	bl	80020a0 <HAL_TIM_IC_CaptureCallback>
 8001fe0:	e005      	b.n	8001fee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f852 	bl	800208c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f863 	bl	80020b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00c      	beq.n	8002018 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b00      	cmp	r3, #0
 8002006:	d007      	beq.n	8002018 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0201 	mvn.w	r2, #1
 8002010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7fe fbf4 	bl	8000800 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00c      	beq.n	800203c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f000 f906 	bl	8002248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00c      	beq.n	8002060 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800204c:	2b00      	cmp	r3, #0
 800204e:	d007      	beq.n	8002060 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f834 	bl	80020c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	f003 0320 	and.w	r3, r3, #32
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00c      	beq.n	8002084 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f003 0320 	and.w	r3, r3, #32
 8002070:	2b00      	cmp	r3, #0
 8002072:	d007      	beq.n	8002084 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f06f 0220 	mvn.w	r2, #32
 800207c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f8d8 	bl	8002234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002084:	bf00      	nop
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a46      	ldr	r2, [pc, #280]	@ (8002208 <TIM_Base_SetConfig+0x12c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d013      	beq.n	800211c <TIM_Base_SetConfig+0x40>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020fa:	d00f      	beq.n	800211c <TIM_Base_SetConfig+0x40>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a43      	ldr	r2, [pc, #268]	@ (800220c <TIM_Base_SetConfig+0x130>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d00b      	beq.n	800211c <TIM_Base_SetConfig+0x40>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a42      	ldr	r2, [pc, #264]	@ (8002210 <TIM_Base_SetConfig+0x134>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d007      	beq.n	800211c <TIM_Base_SetConfig+0x40>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a41      	ldr	r2, [pc, #260]	@ (8002214 <TIM_Base_SetConfig+0x138>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d003      	beq.n	800211c <TIM_Base_SetConfig+0x40>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a40      	ldr	r2, [pc, #256]	@ (8002218 <TIM_Base_SetConfig+0x13c>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d108      	bne.n	800212e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002122:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a35      	ldr	r2, [pc, #212]	@ (8002208 <TIM_Base_SetConfig+0x12c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d02b      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800213c:	d027      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a32      	ldr	r2, [pc, #200]	@ (800220c <TIM_Base_SetConfig+0x130>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d023      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a31      	ldr	r2, [pc, #196]	@ (8002210 <TIM_Base_SetConfig+0x134>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d01f      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a30      	ldr	r2, [pc, #192]	@ (8002214 <TIM_Base_SetConfig+0x138>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01b      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a2f      	ldr	r2, [pc, #188]	@ (8002218 <TIM_Base_SetConfig+0x13c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d017      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a2e      	ldr	r2, [pc, #184]	@ (800221c <TIM_Base_SetConfig+0x140>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d013      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a2d      	ldr	r2, [pc, #180]	@ (8002220 <TIM_Base_SetConfig+0x144>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d00f      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a2c      	ldr	r2, [pc, #176]	@ (8002224 <TIM_Base_SetConfig+0x148>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d00b      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a2b      	ldr	r2, [pc, #172]	@ (8002228 <TIM_Base_SetConfig+0x14c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d007      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a2a      	ldr	r2, [pc, #168]	@ (800222c <TIM_Base_SetConfig+0x150>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d003      	beq.n	800218e <TIM_Base_SetConfig+0xb2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a29      	ldr	r2, [pc, #164]	@ (8002230 <TIM_Base_SetConfig+0x154>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d108      	bne.n	80021a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	4313      	orrs	r3, r2
 800219e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <TIM_Base_SetConfig+0x12c>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d003      	beq.n	80021d4 <TIM_Base_SetConfig+0xf8>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a12      	ldr	r2, [pc, #72]	@ (8002218 <TIM_Base_SetConfig+0x13c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d103      	bne.n	80021dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d105      	bne.n	80021fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	f023 0201 	bic.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	611a      	str	r2, [r3, #16]
  }
}
 80021fa:	bf00      	nop
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40010000 	.word	0x40010000
 800220c:	40000400 	.word	0x40000400
 8002210:	40000800 	.word	0x40000800
 8002214:	40000c00 	.word	0x40000c00
 8002218:	40010400 	.word	0x40010400
 800221c:	40014000 	.word	0x40014000
 8002220:	40014400 	.word	0x40014400
 8002224:	40014800 	.word	0x40014800
 8002228:	40001800 	.word	0x40001800
 800222c:	40001c00 	.word	0x40001c00
 8002230:	40002000 	.word	0x40002000

08002234 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f103 0208 	add.w	r2, r3, #8
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002274:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f103 0208 	add.w	r2, r3, #8
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f103 0208 	add.w	r2, r3, #8
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <uxListRemove>:
}
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80022b6:	b480      	push	{r7}
 80022b8:	b085      	sub	sp, #20
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6892      	ldr	r2, [r2, #8]
 80022cc:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6852      	ldr	r2, [r2, #4]
 80022d6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d103      	bne.n	80022ea <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	1e5a      	subs	r2, r3, #1
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800230a:	b580      	push	{r7, lr}
 800230c:	b08a      	sub	sp, #40	@ 0x28
 800230e:	af04      	add	r7, sp, #16
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	607a      	str	r2, [r7, #4]
 8002316:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4618      	mov	r0, r3
 800231e:	f000 ff5d 	bl	80031dc <pvPortMalloc>
 8002322:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d013      	beq.n	8002352 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800232a:	2058      	movs	r0, #88	@ 0x58
 800232c:	f000 ff56 	bl	80031dc <pvPortMalloc>
 8002330:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002338:	2258      	movs	r2, #88	@ 0x58
 800233a:	2100      	movs	r1, #0
 800233c:	6978      	ldr	r0, [r7, #20]
 800233e:	f001 fbc1 	bl	8003ac4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	631a      	str	r2, [r3, #48]	@ 0x30
 8002348:	e005      	b.n	8002356 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800234a:	6938      	ldr	r0, [r7, #16]
 800234c:	f001 f878 	bl	8003440 <vPortFree>
 8002350:	e001      	b.n	8002356 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d00d      	beq.n	8002378 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800235c:	2300      	movs	r3, #0
 800235e:	9303      	str	r3, [sp, #12]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	9302      	str	r3, [sp, #8]
 8002364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	68b9      	ldr	r1, [r7, #8]
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f828 	bl	80023c8 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002378:	697b      	ldr	r3, [r7, #20]
    }
 800237a:	4618      	mov	r0, r3
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002382:	b580      	push	{r7, lr}
 8002384:	b088      	sub	sp, #32
 8002386:	af02      	add	r7, sp, #8
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	607a      	str	r2, [r7, #4]
 800238e:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8002390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002392:	9301      	str	r3, [sp, #4]
 8002394:	6a3b      	ldr	r3, [r7, #32]
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	68b9      	ldr	r1, [r7, #8]
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f7ff ffb3 	bl	800230a <prvCreateTask>
 80023a4:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80023ac:	6938      	ldr	r0, [r7, #16]
 80023ae:	f000 f89b 	bl	80024e8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80023b2:	2301      	movs	r3, #1
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	e002      	b.n	80023be <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80023b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023bc:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80023be:	697b      	ldr	r3, [r7, #20]
    }
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
 80023d4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80023d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	461a      	mov	r2, r3
 80023e0:	21a5      	movs	r1, #165	@ 0xa5
 80023e2:	f001 fb6f 	bl	8003ac4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80023e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80023f0:	3b01      	subs	r3, #1
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	f023 0307 	bic.w	r3, r3, #7
 80023fe:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00b      	beq.n	8002422 <prvInitialiseNewTask+0x5a>
    __asm volatile
 800240a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800240e:	f383 8811 	msr	BASEPRI, r3
 8002412:	f3bf 8f6f 	isb	sy
 8002416:	f3bf 8f4f 	dsb	sy
 800241a:	617b      	str	r3, [r7, #20]
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	e7fd      	b.n	800241e <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d01e      	beq.n	8002466 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
 800242c:	e012      	b.n	8002454 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	4413      	add	r3, r2
 8002434:	7819      	ldrb	r1, [r3, #0]
 8002436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	4413      	add	r3, r2
 800243c:	3334      	adds	r3, #52	@ 0x34
 800243e:	460a      	mov	r2, r1
 8002440:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	4413      	add	r3, r2
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d006      	beq.n	800245c <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	3301      	adds	r3, #1
 8002452:	61fb      	str	r3, [r7, #28]
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	2b09      	cmp	r3, #9
 8002458:	d9e9      	bls.n	800242e <prvInitialiseNewTask+0x66>
 800245a:	e000      	b.n	800245e <prvInitialiseNewTask+0x96>
            {
                break;
 800245c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800245e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002460:	2200      	movs	r2, #0
 8002462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002468:	2b04      	cmp	r3, #4
 800246a:	d90b      	bls.n	8002484 <prvInitialiseNewTask+0xbc>
    __asm volatile
 800246c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002470:	f383 8811 	msr	BASEPRI, r3
 8002474:	f3bf 8f6f 	isb	sy
 8002478:	f3bf 8f4f 	dsb	sy
 800247c:	613b      	str	r3, [r7, #16]
}
 800247e:	bf00      	nop
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002486:	2b04      	cmp	r3, #4
 8002488:	d901      	bls.n	800248e <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800248a:	2304      	movs	r3, #4
 800248c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800248e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002490:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002492:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002496:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002498:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800249a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800249c:	3304      	adds	r3, #4
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fefc 	bl	800229c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80024a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024a6:	3318      	adds	r3, #24
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fef7 	bl	800229c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80024ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024b2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80024b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b6:	f1c3 0205 	rsb	r2, r3, #5
 80024ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024bc:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80024be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024c2:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	68f9      	ldr	r1, [r7, #12]
 80024c8:	69b8      	ldr	r0, [r7, #24]
 80024ca:	f000 fc21 	bl	8002d10 <pxPortInitialiseStack>
 80024ce:	4602      	mov	r2, r0
 80024d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d2:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80024d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80024da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024de:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80024e0:	bf00      	nop
 80024e2:	3720      	adds	r7, #32
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80024f0:	f000 fd90 	bl	8003014 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80024f4:	4b39      	ldr	r3, [pc, #228]	@ (80025dc <prvAddNewTaskToReadyList+0xf4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	3301      	adds	r3, #1
 80024fa:	4a38      	ldr	r2, [pc, #224]	@ (80025dc <prvAddNewTaskToReadyList+0xf4>)
 80024fc:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80024fe:	4b38      	ldr	r3, [pc, #224]	@ (80025e0 <prvAddNewTaskToReadyList+0xf8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8002506:	4a36      	ldr	r2, [pc, #216]	@ (80025e0 <prvAddNewTaskToReadyList+0xf8>)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800250c:	4b33      	ldr	r3, [pc, #204]	@ (80025dc <prvAddNewTaskToReadyList+0xf4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d110      	bne.n	8002536 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002514:	f000 fb62 	bl	8002bdc <prvInitialiseTaskLists>
 8002518:	e00d      	b.n	8002536 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800251a:	4b32      	ldr	r3, [pc, #200]	@ (80025e4 <prvAddNewTaskToReadyList+0xfc>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d109      	bne.n	8002536 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002522:	4b2f      	ldr	r3, [pc, #188]	@ (80025e0 <prvAddNewTaskToReadyList+0xf8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252c:	429a      	cmp	r2, r3
 800252e:	d802      	bhi.n	8002536 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002530:	4a2b      	ldr	r2, [pc, #172]	@ (80025e0 <prvAddNewTaskToReadyList+0xf8>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8002536:	4b2c      	ldr	r3, [pc, #176]	@ (80025e8 <prvAddNewTaskToReadyList+0x100>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	3301      	adds	r3, #1
 800253c:	4a2a      	ldr	r2, [pc, #168]	@ (80025e8 <prvAddNewTaskToReadyList+0x100>)
 800253e:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002540:	4b29      	ldr	r3, [pc, #164]	@ (80025e8 <prvAddNewTaskToReadyList+0x100>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254c:	2201      	movs	r2, #1
 800254e:	409a      	lsls	r2, r3
 8002550:	4b26      	ldr	r3, [pc, #152]	@ (80025ec <prvAddNewTaskToReadyList+0x104>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4313      	orrs	r3, r2
 8002556:	4a25      	ldr	r2, [pc, #148]	@ (80025ec <prvAddNewTaskToReadyList+0x104>)
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800255e:	4924      	ldr	r1, [pc, #144]	@ (80025f0 <prvAddNewTaskToReadyList+0x108>)
 8002560:	4613      	mov	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	440b      	add	r3, r1
 800256a:	3304      	adds	r3, #4
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	609a      	str	r2, [r3, #8]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	3204      	adds	r2, #4
 8002586:	605a      	str	r2, [r3, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	1d1a      	adds	r2, r3, #4
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	4a14      	ldr	r2, [pc, #80]	@ (80025f0 <prvAddNewTaskToReadyList+0x108>)
 800259e:	441a      	add	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	615a      	str	r2, [r3, #20]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a8:	4911      	ldr	r1, [pc, #68]	@ (80025f0 <prvAddNewTaskToReadyList+0x108>)
 80025aa:	4613      	mov	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	440b      	add	r3, r1
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80025ba:	1c59      	adds	r1, r3, #1
 80025bc:	480c      	ldr	r0, [pc, #48]	@ (80025f0 <prvAddNewTaskToReadyList+0x108>)
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4403      	add	r3, r0
 80025c8:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80025ca:	f000 fd55 	bl	8003078 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80025ce:	4b05      	ldr	r3, [pc, #20]	@ (80025e4 <prvAddNewTaskToReadyList+0xfc>)
 80025d0:	681b      	ldr	r3, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200001ac 	.word	0x200001ac
 80025e0:	200000d4 	.word	0x200000d4
 80025e4:	200001b8 	.word	0x200001b8
 80025e8:	200001c8 	.word	0x200001c8
 80025ec:	200001b4 	.word	0x200001b4
 80025f0:	200000d8 	.word	0x200000d8

080025f4 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	@ 0x28
 80025f8:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80025fa:	2301      	movs	r3, #1
 80025fc:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	e011      	b.n	800262c <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8002608:	4a1c      	ldr	r2, [pc, #112]	@ (800267c <prvCreateIdleTasks+0x88>)
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	4413      	add	r3, r2
 800260e:	7819      	ldrb	r1, [r3, #0]
 8002610:	1d3a      	adds	r2, r7, #4
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	4413      	add	r3, r2
 8002616:	460a      	mov	r2, r1
 8002618:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800261a:	1d3a      	adds	r2, r7, #4
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	4413      	add	r3, r2
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d006      	beq.n	8002634 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	3301      	adds	r3, #1
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2b09      	cmp	r3, #9
 8002630:	ddea      	ble.n	8002608 <prvCreateIdleTasks+0x14>
 8002632:	e000      	b.n	8002636 <prvCreateIdleTasks+0x42>
        {
            break;
 8002634:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002636:	2300      	movs	r3, #0
 8002638:	61bb      	str	r3, [r7, #24]
 800263a:	e015      	b.n	8002668 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800263c:	4b10      	ldr	r3, [pc, #64]	@ (8002680 <prvCreateIdleTasks+0x8c>)
 800263e:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4a0f      	ldr	r2, [pc, #60]	@ (8002684 <prvCreateIdleTasks+0x90>)
 8002646:	4413      	add	r3, r2
 8002648:	1d39      	adds	r1, r7, #4
 800264a:	9301      	str	r3, [sp, #4]
 800264c:	2300      	movs	r3, #0
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	2300      	movs	r3, #0
 8002652:	2282      	movs	r2, #130	@ 0x82
 8002654:	6938      	ldr	r0, [r7, #16]
 8002656:	f7ff fe94 	bl	8002382 <xTaskCreate>
 800265a:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d006      	beq.n	8002670 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	3301      	adds	r3, #1
 8002666:	61bb      	str	r3, [r7, #24]
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	2b00      	cmp	r3, #0
 800266c:	dde6      	ble.n	800263c <prvCreateIdleTasks+0x48>
 800266e:	e000      	b.n	8002672 <prvCreateIdleTasks+0x7e>
        {
            break;
 8002670:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8002672:	69fb      	ldr	r3, [r7, #28]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	08004094 	.word	0x08004094
 8002680:	08002bb9 	.word	0x08002bb9
 8002684:	200001d0 	.word	0x200001d0

08002688 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800268e:	f7ff ffb1 	bl	80025f4 <prvCreateIdleTasks>
 8002692:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d116      	bne.n	80026c8 <vTaskStartScheduler+0x40>
    __asm volatile
 800269a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800269e:	f383 8811 	msr	BASEPRI, r3
 80026a2:	f3bf 8f6f 	isb	sy
 80026a6:	f3bf 8f4f 	dsb	sy
 80026aa:	60bb      	str	r3, [r7, #8]
}
 80026ac:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80026ae:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <vTaskStartScheduler+0x6c>)
 80026b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026b4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <vTaskStartScheduler+0x70>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80026bc:	4b0f      	ldr	r3, [pc, #60]	@ (80026fc <vTaskStartScheduler+0x74>)
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80026c2:	f000 fbb7 	bl	8002e34 <xPortStartScheduler>
 80026c6:	e00f      	b.n	80026e8 <vTaskStartScheduler+0x60>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026ce:	d10b      	bne.n	80026e8 <vTaskStartScheduler+0x60>
    __asm volatile
 80026d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026d4:	f383 8811 	msr	BASEPRI, r3
 80026d8:	f3bf 8f6f 	isb	sy
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	607b      	str	r3, [r7, #4]
}
 80026e2:	bf00      	nop
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <vTaskStartScheduler+0x5c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80026e8:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <vTaskStartScheduler+0x78>)
 80026ea:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80026ec:	bf00      	nop
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	200001cc 	.word	0x200001cc
 80026f8:	200001b8 	.word	0x200001b8
 80026fc:	200001b0 	.word	0x200001b0
 8002700:	080040b4 	.word	0x080040b4

08002704 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8002708:	4b04      	ldr	r3, [pc, #16]	@ (800271c <vTaskSuspendAll+0x18>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	4a03      	ldr	r2, [pc, #12]	@ (800271c <vTaskSuspendAll+0x18>)
 8002710:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	200001d4 	.word	0x200001d4

08002720 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002726:	2300      	movs	r3, #0
 8002728:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800272e:	f000 fc71 	bl	8003014 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8002736:	4b6e      	ldr	r3, [pc, #440]	@ (80028f0 <xTaskResumeAll+0x1d0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10b      	bne.n	8002756 <xTaskResumeAll+0x36>
    __asm volatile
 800273e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002742:	f383 8811 	msr	BASEPRI, r3
 8002746:	f3bf 8f6f 	isb	sy
 800274a:	f3bf 8f4f 	dsb	sy
 800274e:	603b      	str	r3, [r7, #0]
}
 8002750:	bf00      	nop
 8002752:	bf00      	nop
 8002754:	e7fd      	b.n	8002752 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8002756:	4b66      	ldr	r3, [pc, #408]	@ (80028f0 <xTaskResumeAll+0x1d0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3b01      	subs	r3, #1
 800275c:	4a64      	ldr	r2, [pc, #400]	@ (80028f0 <xTaskResumeAll+0x1d0>)
 800275e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002760:	4b63      	ldr	r3, [pc, #396]	@ (80028f0 <xTaskResumeAll+0x1d0>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	f040 80bc 	bne.w	80028e2 <xTaskResumeAll+0x1c2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800276a:	4b62      	ldr	r3, [pc, #392]	@ (80028f4 <xTaskResumeAll+0x1d4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80b7 	beq.w	80028e2 <xTaskResumeAll+0x1c2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002774:	e08e      	b.n	8002894 <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002776:	4b60      	ldr	r3, [pc, #384]	@ (80028f8 <xTaskResumeAll+0x1d8>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	69fa      	ldr	r2, [r7, #28]
 800278a:	6a12      	ldr	r2, [r2, #32]
 800278c:	609a      	str	r2, [r3, #8]
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	69fa      	ldr	r2, [r7, #28]
 8002794:	69d2      	ldr	r2, [r2, #28]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	3318      	adds	r3, #24
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d103      	bne.n	80027ac <xTaskResumeAll+0x8c>
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	6a1a      	ldr	r2, [r3, #32]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	605a      	str	r2, [r3, #4]
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	2200      	movs	r2, #0
 80027b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	1e5a      	subs	r2, r3, #1
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	69fa      	ldr	r2, [r7, #28]
 80027c8:	68d2      	ldr	r2, [r2, #12]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	69fa      	ldr	r2, [r7, #28]
 80027d2:	6892      	ldr	r2, [r2, #8]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3304      	adds	r3, #4
 80027de:	429a      	cmp	r2, r3
 80027e0:	d103      	bne.n	80027ea <xTaskResumeAll+0xca>
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	2200      	movs	r2, #0
 80027ee:	615a      	str	r2, [r3, #20]
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	1e5a      	subs	r2, r3, #1
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fe:	2201      	movs	r2, #1
 8002800:	409a      	lsls	r2, r3
 8002802:	4b3e      	ldr	r3, [pc, #248]	@ (80028fc <xTaskResumeAll+0x1dc>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4313      	orrs	r3, r2
 8002808:	4a3c      	ldr	r2, [pc, #240]	@ (80028fc <xTaskResumeAll+0x1dc>)
 800280a:	6013      	str	r3, [r2, #0]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002810:	493b      	ldr	r1, [pc, #236]	@ (8002900 <xTaskResumeAll+0x1e0>)
 8002812:	4613      	mov	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4413      	add	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	440b      	add	r3, r1
 800281c:	3304      	adds	r3, #4
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	60da      	str	r2, [r3, #12]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	69fa      	ldr	r2, [r7, #28]
 8002836:	3204      	adds	r2, #4
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	1d1a      	adds	r2, r3, #4
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	609a      	str	r2, [r3, #8]
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002846:	4613      	mov	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4413      	add	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4a2c      	ldr	r2, [pc, #176]	@ (8002900 <xTaskResumeAll+0x1e0>)
 8002850:	441a      	add	r2, r3
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	615a      	str	r2, [r3, #20]
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800285a:	4929      	ldr	r1, [pc, #164]	@ (8002900 <xTaskResumeAll+0x1e0>)
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69fa      	ldr	r2, [r7, #28]
 800286a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800286c:	1c59      	adds	r1, r3, #1
 800286e:	4824      	ldr	r0, [pc, #144]	@ (8002900 <xTaskResumeAll+0x1e0>)
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4403      	add	r3, r0
 800287a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002880:	4b20      	ldr	r3, [pc, #128]	@ (8002904 <xTaskResumeAll+0x1e4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002886:	429a      	cmp	r2, r3
 8002888:	d904      	bls.n	8002894 <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800288a:	4a1f      	ldr	r2, [pc, #124]	@ (8002908 <xTaskResumeAll+0x1e8>)
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	2101      	movs	r1, #1
 8002890:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002894:	4b18      	ldr	r3, [pc, #96]	@ (80028f8 <xTaskResumeAll+0x1d8>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	f47f af6c 	bne.w	8002776 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80028a4:	f000 fa18 	bl	8002cd8 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80028a8:	4b18      	ldr	r3, [pc, #96]	@ (800290c <xTaskResumeAll+0x1ec>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	61bb      	str	r3, [r7, #24]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d012      	beq.n	80028da <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80028b4:	f000 f82c 	bl	8002910 <xTaskIncrementTick>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d004      	beq.n	80028c8 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80028be:	4a12      	ldr	r2, [pc, #72]	@ (8002908 <xTaskResumeAll+0x1e8>)
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	2101      	movs	r1, #1
 80028c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	61bb      	str	r3, [r7, #24]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1ef      	bne.n	80028b4 <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 80028d4:	4b0d      	ldr	r3, [pc, #52]	@ (800290c <xTaskResumeAll+0x1ec>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80028da:	4a0b      	ldr	r2, [pc, #44]	@ (8002908 <xTaskResumeAll+0x1e8>)
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80028e2:	f000 fbc9 	bl	8003078 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80028e6:	697b      	ldr	r3, [r7, #20]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3720      	adds	r7, #32
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	200001d4 	.word	0x200001d4
 80028f4:	200001ac 	.word	0x200001ac
 80028f8:	2000016c 	.word	0x2000016c
 80028fc:	200001b4 	.word	0x200001b4
 8002900:	200000d8 	.word	0x200000d8
 8002904:	200000d4 	.word	0x200000d4
 8002908:	200001c0 	.word	0x200001c0
 800290c:	200001bc 	.word	0x200001bc

08002910 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	@ 0x28
 8002914:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002916:	2300      	movs	r3, #0
 8002918:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800291a:	4b6f      	ldr	r3, [pc, #444]	@ (8002ad8 <xTaskIncrementTick+0x1c8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 80d0 	bne.w	8002ac4 <xTaskIncrementTick+0x1b4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002924:	4b6d      	ldr	r3, [pc, #436]	@ (8002adc <xTaskIncrementTick+0x1cc>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	3301      	adds	r3, #1
 800292a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800292c:	4a6b      	ldr	r2, [pc, #428]	@ (8002adc <xTaskIncrementTick+0x1cc>)
 800292e:	6a3b      	ldr	r3, [r7, #32]
 8002930:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d121      	bne.n	800297c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002938:	4b69      	ldr	r3, [pc, #420]	@ (8002ae0 <xTaskIncrementTick+0x1d0>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <xTaskIncrementTick+0x4a>
    __asm volatile
 8002942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002946:	f383 8811 	msr	BASEPRI, r3
 800294a:	f3bf 8f6f 	isb	sy
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	607b      	str	r3, [r7, #4]
}
 8002954:	bf00      	nop
 8002956:	bf00      	nop
 8002958:	e7fd      	b.n	8002956 <xTaskIncrementTick+0x46>
 800295a:	4b61      	ldr	r3, [pc, #388]	@ (8002ae0 <xTaskIncrementTick+0x1d0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	61fb      	str	r3, [r7, #28]
 8002960:	4b60      	ldr	r3, [pc, #384]	@ (8002ae4 <xTaskIncrementTick+0x1d4>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a5e      	ldr	r2, [pc, #376]	@ (8002ae0 <xTaskIncrementTick+0x1d0>)
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	4a5e      	ldr	r2, [pc, #376]	@ (8002ae4 <xTaskIncrementTick+0x1d4>)
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ae8 <xTaskIncrementTick+0x1d8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3301      	adds	r3, #1
 8002974:	4a5c      	ldr	r2, [pc, #368]	@ (8002ae8 <xTaskIncrementTick+0x1d8>)
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	f000 f9ae 	bl	8002cd8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800297c:	4b5b      	ldr	r3, [pc, #364]	@ (8002aec <xTaskIncrementTick+0x1dc>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6a3a      	ldr	r2, [r7, #32]
 8002982:	429a      	cmp	r2, r3
 8002984:	f0c0 80a3 	bcc.w	8002ace <xTaskIncrementTick+0x1be>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002988:	4b55      	ldr	r3, [pc, #340]	@ (8002ae0 <xTaskIncrementTick+0x1d0>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d104      	bne.n	800299c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8002992:	4b56      	ldr	r3, [pc, #344]	@ (8002aec <xTaskIncrementTick+0x1dc>)
 8002994:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002998:	601a      	str	r2, [r3, #0]
                    break;
 800299a:	e098      	b.n	8002ace <xTaskIncrementTick+0x1be>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800299c:	4b50      	ldr	r3, [pc, #320]	@ (8002ae0 <xTaskIncrementTick+0x1d0>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80029ac:	6a3a      	ldr	r2, [r7, #32]
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d203      	bcs.n	80029bc <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80029b4:	4a4d      	ldr	r2, [pc, #308]	@ (8002aec <xTaskIncrementTick+0x1dc>)
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	6013      	str	r3, [r2, #0]
                        break;
 80029ba:	e088      	b.n	8002ace <xTaskIncrementTick+0x1be>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	68d2      	ldr	r2, [r2, #12]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	6892      	ldr	r2, [r2, #8]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	3304      	adds	r3, #4
 80029de:	429a      	cmp	r2, r3
 80029e0:	d103      	bne.n	80029ea <xTaskIncrementTick+0xda>
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	2200      	movs	r2, #0
 80029ee:	615a      	str	r2, [r3, #20]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	1e5a      	subs	r2, r3, #1
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d01e      	beq.n	8002a40 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	69db      	ldr	r3, [r3, #28]
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	6a12      	ldr	r2, [r2, #32]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	69d2      	ldr	r2, [r2, #28]
 8002a1a:	605a      	str	r2, [r3, #4]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	3318      	adds	r3, #24
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d103      	bne.n	8002a30 <xTaskIncrementTick+0x120>
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	6a1a      	ldr	r2, [r3, #32]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	605a      	str	r2, [r3, #4]
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2200      	movs	r2, #0
 8002a34:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	1e5a      	subs	r2, r3, #1
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a44:	2201      	movs	r2, #1
 8002a46:	409a      	lsls	r2, r3
 8002a48:	4b29      	ldr	r3, [pc, #164]	@ (8002af0 <xTaskIncrementTick+0x1e0>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	4a28      	ldr	r2, [pc, #160]	@ (8002af0 <xTaskIncrementTick+0x1e0>)
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a56:	4927      	ldr	r1, [pc, #156]	@ (8002af4 <xTaskIncrementTick+0x1e4>)
 8002a58:	4613      	mov	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	3304      	adds	r3, #4
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	609a      	str	r2, [r3, #8]
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	60da      	str	r2, [r3, #12]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	3204      	adds	r2, #4
 8002a7e:	605a      	str	r2, [r3, #4]
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	1d1a      	adds	r2, r3, #4
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4a17      	ldr	r2, [pc, #92]	@ (8002af4 <xTaskIncrementTick+0x1e4>)
 8002a96:	441a      	add	r2, r3
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	615a      	str	r2, [r3, #20]
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aa0:	4914      	ldr	r1, [pc, #80]	@ (8002af4 <xTaskIncrementTick+0x1e4>)
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ab2:	1c59      	adds	r1, r3, #1
 8002ab4:	480f      	ldr	r0, [pc, #60]	@ (8002af4 <xTaskIncrementTick+0x1e4>)
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4403      	add	r3, r0
 8002ac0:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ac2:	e761      	b.n	8002988 <xTaskIncrementTick+0x78>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8002af8 <xTaskIncrementTick+0x1e8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	4a0b      	ldr	r2, [pc, #44]	@ (8002af8 <xTaskIncrementTick+0x1e8>)
 8002acc:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8002ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3728      	adds	r7, #40	@ 0x28
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	200001d4 	.word	0x200001d4
 8002adc:	200001b0 	.word	0x200001b0
 8002ae0:	20000164 	.word	0x20000164
 8002ae4:	20000168 	.word	0x20000168
 8002ae8:	200001c4 	.word	0x200001c4
 8002aec:	200001cc 	.word	0x200001cc
 8002af0:	200001b4 	.word	0x200001b4
 8002af4:	200000d8 	.word	0x200000d8
 8002af8:	200001bc 	.word	0x200001bc

08002afc <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002afc:	b480      	push	{r7}
 8002afe:	b087      	sub	sp, #28
 8002b00:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002b02:	4b28      	ldr	r3, [pc, #160]	@ (8002ba4 <vTaskSwitchContext+0xa8>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002b0a:	4b27      	ldr	r3, [pc, #156]	@ (8002ba8 <vTaskSwitchContext+0xac>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002b10:	e041      	b.n	8002b96 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8002b12:	4b25      	ldr	r3, [pc, #148]	@ (8002ba8 <vTaskSwitchContext+0xac>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002b18:	4b24      	ldr	r3, [pc, #144]	@ (8002bac <vTaskSwitchContext+0xb0>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	fab3 f383 	clz	r3, r3
 8002b24:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8002b26:	7afb      	ldrb	r3, [r7, #11]
 8002b28:	f1c3 031f 	rsb	r3, r3, #31
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	4920      	ldr	r1, [pc, #128]	@ (8002bb0 <vTaskSwitchContext+0xb4>)
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10b      	bne.n	8002b5a <vTaskSwitchContext+0x5e>
    __asm volatile
 8002b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	607b      	str	r3, [r7, #4]
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	e7fd      	b.n	8002b56 <vTaskSwitchContext+0x5a>
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	4a12      	ldr	r2, [pc, #72]	@ (8002bb0 <vTaskSwitchContext+0xb4>)
 8002b66:	4413      	add	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	605a      	str	r2, [r3, #4]
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	3308      	adds	r3, #8
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d103      	bne.n	8002b88 <vTaskSwitchContext+0x8c>
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	605a      	str	r2, [r3, #4]
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	4a09      	ldr	r2, [pc, #36]	@ (8002bb4 <vTaskSwitchContext+0xb8>)
 8002b90:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002b92:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <vTaskSwitchContext+0xb8>)
 8002b94:	681b      	ldr	r3, [r3, #0]
    }
 8002b96:	bf00      	nop
 8002b98:	371c      	adds	r7, #28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	200001d4 	.word	0x200001d4
 8002ba8:	200001c0 	.word	0x200001c0
 8002bac:	200001b4 	.word	0x200001b4
 8002bb0:	200000d8 	.word	0x200000d8
 8002bb4:	200000d4 	.word	0x200000d4

08002bb8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002bc0:	f000 f84c 	bl	8002c5c <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 8002bc4:	4b04      	ldr	r3, [pc, #16]	@ (8002bd8 <prvIdleTask+0x20>)
 8002bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002bd4:	bf00      	nop
 8002bd6:	e7f3      	b.n	8002bc0 <prvIdleTask+0x8>
 8002bd8:	e000ed04 	.word	0xe000ed04

08002bdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002be2:	2300      	movs	r3, #0
 8002be4:	607b      	str	r3, [r7, #4]
 8002be6:	e00c      	b.n	8002c02 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4a12      	ldr	r2, [pc, #72]	@ (8002c3c <prvInitialiseTaskLists+0x60>)
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fb30 	bl	800225c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	607b      	str	r3, [r7, #4]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d9ef      	bls.n	8002be8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002c08:	480d      	ldr	r0, [pc, #52]	@ (8002c40 <prvInitialiseTaskLists+0x64>)
 8002c0a:	f7ff fb27 	bl	800225c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002c0e:	480d      	ldr	r0, [pc, #52]	@ (8002c44 <prvInitialiseTaskLists+0x68>)
 8002c10:	f7ff fb24 	bl	800225c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002c14:	480c      	ldr	r0, [pc, #48]	@ (8002c48 <prvInitialiseTaskLists+0x6c>)
 8002c16:	f7ff fb21 	bl	800225c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002c1a:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <prvInitialiseTaskLists+0x70>)
 8002c1c:	f7ff fb1e 	bl	800225c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002c20:	480b      	ldr	r0, [pc, #44]	@ (8002c50 <prvInitialiseTaskLists+0x74>)
 8002c22:	f7ff fb1b 	bl	800225c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002c26:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <prvInitialiseTaskLists+0x78>)
 8002c28:	4a05      	ldr	r2, [pc, #20]	@ (8002c40 <prvInitialiseTaskLists+0x64>)
 8002c2a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c58 <prvInitialiseTaskLists+0x7c>)
 8002c2e:	4a05      	ldr	r2, [pc, #20]	@ (8002c44 <prvInitialiseTaskLists+0x68>)
 8002c30:	601a      	str	r2, [r3, #0]
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	200000d8 	.word	0x200000d8
 8002c40:	2000013c 	.word	0x2000013c
 8002c44:	20000150 	.word	0x20000150
 8002c48:	2000016c 	.word	0x2000016c
 8002c4c:	20000180 	.word	0x20000180
 8002c50:	20000198 	.word	0x20000198
 8002c54:	20000164 	.word	0x20000164
 8002c58:	20000168 	.word	0x20000168

08002c5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c62:	e019      	b.n	8002c98 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002c64:	f000 f9d6 	bl	8003014 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002c68:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <prvCheckTasksWaitingTermination+0x50>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	3304      	adds	r3, #4
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fb1e 	bl	80022b6 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8002c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb0 <prvCheckTasksWaitingTermination+0x54>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb0 <prvCheckTasksWaitingTermination+0x54>)
 8002c82:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8002c84:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <prvCheckTasksWaitingTermination+0x58>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb4 <prvCheckTasksWaitingTermination+0x58>)
 8002c8c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8002c8e:	f000 f9f3 	bl	8003078 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f810 	bl	8002cb8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c98:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <prvCheckTasksWaitingTermination+0x58>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1e1      	bne.n	8002c64 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20000180 	.word	0x20000180
 8002cb0:	200001ac 	.word	0x200001ac
 8002cb4:	20000194 	.word	0x20000194

08002cb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f000 fbbb 	bl	8003440 <vPortFree>
            vPortFree( pxTCB );
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 fbb8 	bl	8003440 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <prvResetNextTaskUnblockTime+0x30>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002ce6:	4b09      	ldr	r3, [pc, #36]	@ (8002d0c <prvResetNextTaskUnblockTime+0x34>)
 8002ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cec:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002cee:	e005      	b.n	8002cfc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002cf0:	4b05      	ldr	r3, [pc, #20]	@ (8002d08 <prvResetNextTaskUnblockTime+0x30>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a04      	ldr	r2, [pc, #16]	@ (8002d0c <prvResetNextTaskUnblockTime+0x34>)
 8002cfa:	6013      	str	r3, [r2, #0]
}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	20000164 	.word	0x20000164
 8002d0c:	200001cc 	.word	0x200001cc

08002d10 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	3b04      	subs	r3, #4
 8002d20:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d28:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	3b04      	subs	r3, #4
 8002d2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	f023 0201 	bic.w	r2, r3, #1
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	3b04      	subs	r3, #4
 8002d3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002d40:	4a0c      	ldr	r2, [pc, #48]	@ (8002d74 <pxPortInitialiseStack+0x64>)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	3b14      	subs	r3, #20
 8002d4a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	3b04      	subs	r3, #4
 8002d56:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f06f 0202 	mvn.w	r2, #2
 8002d5e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	3b20      	subs	r3, #32
 8002d64:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002d66:	68fb      	ldr	r3, [r7, #12]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	08002d79 	.word	0x08002d79

08002d78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002d82:	4b13      	ldr	r3, [pc, #76]	@ (8002dd0 <prvTaskExitError+0x58>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d8a:	d00b      	beq.n	8002da4 <prvTaskExitError+0x2c>
    __asm volatile
 8002d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d90:	f383 8811 	msr	BASEPRI, r3
 8002d94:	f3bf 8f6f 	isb	sy
 8002d98:	f3bf 8f4f 	dsb	sy
 8002d9c:	60fb      	str	r3, [r7, #12]
}
 8002d9e:	bf00      	nop
 8002da0:	bf00      	nop
 8002da2:	e7fd      	b.n	8002da0 <prvTaskExitError+0x28>
    __asm volatile
 8002da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da8:	f383 8811 	msr	BASEPRI, r3
 8002dac:	f3bf 8f6f 	isb	sy
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	60bb      	str	r3, [r7, #8]
}
 8002db6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002db8:	bf00      	nop
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0fc      	beq.n	8002dba <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002dc0:	bf00      	nop
 8002dc2:	bf00      	nop
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	2000000c 	.word	0x2000000c
	...

08002de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002de0:	4b07      	ldr	r3, [pc, #28]	@ (8002e00 <pxCurrentTCBConst2>)
 8002de2:	6819      	ldr	r1, [r3, #0]
 8002de4:	6808      	ldr	r0, [r1, #0]
 8002de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dea:	f380 8809 	msr	PSP, r0
 8002dee:	f3bf 8f6f 	isb	sy
 8002df2:	f04f 0000 	mov.w	r0, #0
 8002df6:	f380 8811 	msr	BASEPRI, r0
 8002dfa:	4770      	bx	lr
 8002dfc:	f3af 8000 	nop.w

08002e00 <pxCurrentTCBConst2>:
 8002e00:	200000d4 	.word	0x200000d4
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop

08002e08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002e08:	4808      	ldr	r0, [pc, #32]	@ (8002e2c <prvPortStartFirstTask+0x24>)
 8002e0a:	6800      	ldr	r0, [r0, #0]
 8002e0c:	6800      	ldr	r0, [r0, #0]
 8002e0e:	f380 8808 	msr	MSP, r0
 8002e12:	f04f 0000 	mov.w	r0, #0
 8002e16:	f380 8814 	msr	CONTROL, r0
 8002e1a:	b662      	cpsie	i
 8002e1c:	b661      	cpsie	f
 8002e1e:	f3bf 8f4f 	dsb	sy
 8002e22:	f3bf 8f6f 	isb	sy
 8002e26:	df00      	svc	0
 8002e28:	bf00      	nop
 8002e2a:	0000      	.short	0x0000
 8002e2c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop

08002e34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b08c      	sub	sp, #48	@ 0x30
 8002e38:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e3a:	4b69      	ldr	r3, [pc, #420]	@ (8002fe0 <xPortStartScheduler+0x1ac>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a69      	ldr	r2, [pc, #420]	@ (8002fe4 <xPortStartScheduler+0x1b0>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d10b      	bne.n	8002e5c <xPortStartScheduler+0x28>
    __asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	623b      	str	r3, [r7, #32]
}
 8002e56:	bf00      	nop
 8002e58:	bf00      	nop
 8002e5a:	e7fd      	b.n	8002e58 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e5c:	4b60      	ldr	r3, [pc, #384]	@ (8002fe0 <xPortStartScheduler+0x1ac>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a61      	ldr	r2, [pc, #388]	@ (8002fe8 <xPortStartScheduler+0x1b4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d10b      	bne.n	8002e7e <xPortStartScheduler+0x4a>
    __asm volatile
 8002e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e6a:	f383 8811 	msr	BASEPRI, r3
 8002e6e:	f3bf 8f6f 	isb	sy
 8002e72:	f3bf 8f4f 	dsb	sy
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	e7fd      	b.n	8002e7a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8002e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8002fec <xPortStartScheduler+0x1b8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8002e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e86:	332c      	adds	r3, #44	@ 0x2c
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a59      	ldr	r2, [pc, #356]	@ (8002ff0 <xPortStartScheduler+0x1bc>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d00b      	beq.n	8002ea8 <xPortStartScheduler+0x74>
    __asm volatile
 8002e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e94:	f383 8811 	msr	BASEPRI, r3
 8002e98:	f3bf 8f6f 	isb	sy
 8002e9c:	f3bf 8f4f 	dsb	sy
 8002ea0:	61fb      	str	r3, [r7, #28]
}
 8002ea2:	bf00      	nop
 8002ea4:	bf00      	nop
 8002ea6:	e7fd      	b.n	8002ea4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8002ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eaa:	3338      	adds	r3, #56	@ 0x38
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a51      	ldr	r2, [pc, #324]	@ (8002ff4 <xPortStartScheduler+0x1c0>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d00b      	beq.n	8002ecc <xPortStartScheduler+0x98>
    __asm volatile
 8002eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	61bb      	str	r3, [r7, #24]
}
 8002ec6:	bf00      	nop
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002ed0:	4b49      	ldr	r3, [pc, #292]	@ (8002ff8 <xPortStartScheduler+0x1c4>)
 8002ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8002ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ede:	22ff      	movs	r2, #255	@ 0xff
 8002ee0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	4b41      	ldr	r3, [pc, #260]	@ (8002ffc <xPortStartScheduler+0x1c8>)
 8002ef6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8002ef8:	4b40      	ldr	r3, [pc, #256]	@ (8002ffc <xPortStartScheduler+0x1c8>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10b      	bne.n	8002f18 <xPortStartScheduler+0xe4>
    __asm volatile
 8002f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	617b      	str	r3, [r7, #20]
}
 8002f12:	bf00      	nop
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8002f18:	79fb      	ldrb	r3, [r7, #7]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d013      	beq.n	8002f4e <xPortStartScheduler+0x11a>
    __asm volatile
 8002f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	613b      	str	r3, [r7, #16]
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	e7fd      	b.n	8002f3a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	3301      	adds	r3, #1
 8002f42:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f56:	2b80      	cmp	r3, #128	@ 0x80
 8002f58:	d0f1      	beq.n	8002f3e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	2b08      	cmp	r3, #8
 8002f5e:	d103      	bne.n	8002f68 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8002f60:	4b27      	ldr	r3, [pc, #156]	@ (8003000 <xPortStartScheduler+0x1cc>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	e004      	b.n	8002f72 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	f1c3 0307 	rsb	r3, r3, #7
 8002f6e:	4a24      	ldr	r2, [pc, #144]	@ (8003000 <xPortStartScheduler+0x1cc>)
 8002f70:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002f72:	4b23      	ldr	r3, [pc, #140]	@ (8003000 <xPortStartScheduler+0x1cc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	021b      	lsls	r3, r3, #8
 8002f78:	4a21      	ldr	r2, [pc, #132]	@ (8003000 <xPortStartScheduler+0x1cc>)
 8002f7a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002f7c:	4b20      	ldr	r3, [pc, #128]	@ (8003000 <xPortStartScheduler+0x1cc>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f84:	4a1e      	ldr	r2, [pc, #120]	@ (8003000 <xPortStartScheduler+0x1cc>)
 8002f86:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f8e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002f90:	4b1c      	ldr	r3, [pc, #112]	@ (8003004 <xPortStartScheduler+0x1d0>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a1b      	ldr	r2, [pc, #108]	@ (8003004 <xPortStartScheduler+0x1d0>)
 8002f96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f9a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002f9c:	4b19      	ldr	r3, [pc, #100]	@ (8003004 <xPortStartScheduler+0x1d0>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a18      	ldr	r2, [pc, #96]	@ (8003004 <xPortStartScheduler+0x1d0>)
 8002fa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002fa6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8002fa8:	4b17      	ldr	r3, [pc, #92]	@ (8003008 <xPortStartScheduler+0x1d4>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002fae:	f000 f8e5 	bl	800317c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002fb2:	4b16      	ldr	r3, [pc, #88]	@ (800300c <xPortStartScheduler+0x1d8>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002fb8:	f000 f904 	bl	80031c4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002fbc:	4b14      	ldr	r3, [pc, #80]	@ (8003010 <xPortStartScheduler+0x1dc>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a13      	ldr	r2, [pc, #76]	@ (8003010 <xPortStartScheduler+0x1dc>)
 8002fc2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002fc6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002fc8:	f7ff ff1e 	bl	8002e08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002fcc:	f7ff fd96 	bl	8002afc <vTaskSwitchContext>
    prvTaskExitError();
 8002fd0:	f7ff fed2 	bl	8002d78 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3730      	adds	r7, #48	@ 0x30
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	e000ed00 	.word	0xe000ed00
 8002fe4:	410fc271 	.word	0x410fc271
 8002fe8:	410fc270 	.word	0x410fc270
 8002fec:	e000ed08 	.word	0xe000ed08
 8002ff0:	08002de1 	.word	0x08002de1
 8002ff4:	080030d1 	.word	0x080030d1
 8002ff8:	e000e400 	.word	0xe000e400
 8002ffc:	200001d8 	.word	0x200001d8
 8003000:	200001dc 	.word	0x200001dc
 8003004:	e000ed20 	.word	0xe000ed20
 8003008:	e000ed1c 	.word	0xe000ed1c
 800300c:	2000000c 	.word	0x2000000c
 8003010:	e000ef34 	.word	0xe000ef34

08003014 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
    __asm volatile
 800301a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800301e:	f383 8811 	msr	BASEPRI, r3
 8003022:	f3bf 8f6f 	isb	sy
 8003026:	f3bf 8f4f 	dsb	sy
 800302a:	607b      	str	r3, [r7, #4]
}
 800302c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800302e:	4b10      	ldr	r3, [pc, #64]	@ (8003070 <vPortEnterCritical+0x5c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	3301      	adds	r3, #1
 8003034:	4a0e      	ldr	r2, [pc, #56]	@ (8003070 <vPortEnterCritical+0x5c>)
 8003036:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003038:	4b0d      	ldr	r3, [pc, #52]	@ (8003070 <vPortEnterCritical+0x5c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d110      	bne.n	8003062 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003040:	4b0c      	ldr	r3, [pc, #48]	@ (8003074 <vPortEnterCritical+0x60>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00b      	beq.n	8003062 <vPortEnterCritical+0x4e>
    __asm volatile
 800304a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800304e:	f383 8811 	msr	BASEPRI, r3
 8003052:	f3bf 8f6f 	isb	sy
 8003056:	f3bf 8f4f 	dsb	sy
 800305a:	603b      	str	r3, [r7, #0]
}
 800305c:	bf00      	nop
 800305e:	bf00      	nop
 8003060:	e7fd      	b.n	800305e <vPortEnterCritical+0x4a>
    }
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	2000000c 	.word	0x2000000c
 8003074:	e000ed04 	.word	0xe000ed04

08003078 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800307e:	4b12      	ldr	r3, [pc, #72]	@ (80030c8 <vPortExitCritical+0x50>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10b      	bne.n	800309e <vPortExitCritical+0x26>
    __asm volatile
 8003086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800308a:	f383 8811 	msr	BASEPRI, r3
 800308e:	f3bf 8f6f 	isb	sy
 8003092:	f3bf 8f4f 	dsb	sy
 8003096:	607b      	str	r3, [r7, #4]
}
 8003098:	bf00      	nop
 800309a:	bf00      	nop
 800309c:	e7fd      	b.n	800309a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800309e:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <vPortExitCritical+0x50>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	4a08      	ldr	r2, [pc, #32]	@ (80030c8 <vPortExitCritical+0x50>)
 80030a6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80030a8:	4b07      	ldr	r3, [pc, #28]	@ (80030c8 <vPortExitCritical+0x50>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d105      	bne.n	80030bc <vPortExitCritical+0x44>
 80030b0:	2300      	movs	r3, #0
 80030b2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80030ba:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	2000000c 	.word	0x2000000c
 80030cc:	00000000 	.word	0x00000000

080030d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80030d0:	f3ef 8009 	mrs	r0, PSP
 80030d4:	f3bf 8f6f 	isb	sy
 80030d8:	4b15      	ldr	r3, [pc, #84]	@ (8003130 <pxCurrentTCBConst>)
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	f01e 0f10 	tst.w	lr, #16
 80030e0:	bf08      	it	eq
 80030e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80030e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030ea:	6010      	str	r0, [r2, #0]
 80030ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80030f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80030f4:	f380 8811 	msr	BASEPRI, r0
 80030f8:	f3bf 8f4f 	dsb	sy
 80030fc:	f3bf 8f6f 	isb	sy
 8003100:	f7ff fcfc 	bl	8002afc <vTaskSwitchContext>
 8003104:	f04f 0000 	mov.w	r0, #0
 8003108:	f380 8811 	msr	BASEPRI, r0
 800310c:	bc09      	pop	{r0, r3}
 800310e:	6819      	ldr	r1, [r3, #0]
 8003110:	6808      	ldr	r0, [r1, #0]
 8003112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003116:	f01e 0f10 	tst.w	lr, #16
 800311a:	bf08      	it	eq
 800311c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003120:	f380 8809 	msr	PSP, r0
 8003124:	f3bf 8f6f 	isb	sy
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	f3af 8000 	nop.w

08003130 <pxCurrentTCBConst>:
 8003130:	200000d4 	.word	0x200000d4
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop

08003138 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
    __asm volatile
 800313e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003142:	f383 8811 	msr	BASEPRI, r3
 8003146:	f3bf 8f6f 	isb	sy
 800314a:	f3bf 8f4f 	dsb	sy
 800314e:	607b      	str	r3, [r7, #4]
}
 8003150:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003152:	f7ff fbdd 	bl	8002910 <xTaskIncrementTick>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800315c:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <SysTick_Handler+0x40>)
 800315e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	2300      	movs	r3, #0
 8003166:	603b      	str	r3, [r7, #0]
    __asm volatile
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	f383 8811 	msr	BASEPRI, r3
}
 800316e:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8003170:	bf00      	nop
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	e000ed04 	.word	0xe000ed04

0800317c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003180:	4b0b      	ldr	r3, [pc, #44]	@ (80031b0 <vPortSetupTimerInterrupt+0x34>)
 8003182:	2200      	movs	r2, #0
 8003184:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003186:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <vPortSetupTimerInterrupt+0x38>)
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800318c:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <vPortSetupTimerInterrupt+0x3c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a0a      	ldr	r2, [pc, #40]	@ (80031bc <vPortSetupTimerInterrupt+0x40>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	099b      	lsrs	r3, r3, #6
 8003198:	4a09      	ldr	r2, [pc, #36]	@ (80031c0 <vPortSetupTimerInterrupt+0x44>)
 800319a:	3b01      	subs	r3, #1
 800319c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800319e:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <vPortSetupTimerInterrupt+0x34>)
 80031a0:	2207      	movs	r2, #7
 80031a2:	601a      	str	r2, [r3, #0]
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	e000e010 	.word	0xe000e010
 80031b4:	e000e018 	.word	0xe000e018
 80031b8:	20000000 	.word	0x20000000
 80031bc:	10624dd3 	.word	0x10624dd3
 80031c0:	e000e014 	.word	0xe000e014

080031c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80031c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80031d4 <vPortEnableVFP+0x10>
 80031c8:	6801      	ldr	r1, [r0, #0]
 80031ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80031ce:	6001      	str	r1, [r0, #0]
 80031d0:	4770      	bx	lr
 80031d2:	0000      	.short	0x0000
 80031d4:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80031d8:	bf00      	nop
 80031da:	bf00      	nop

080031dc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b08e      	sub	sp, #56	@ 0x38
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80031e4:	2300      	movs	r3, #0
 80031e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d022      	beq.n	8003234 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80031ee:	2308      	movs	r3, #8
 80031f0:	43db      	mvns	r3, r3
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d81b      	bhi.n	8003230 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 80031f8:	2208      	movs	r2, #8
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4413      	add	r3, r2
 80031fe:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	2b00      	cmp	r3, #0
 8003208:	d014      	beq.n	8003234 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	f1c3 0308 	rsb	r3, r3, #8
 8003214:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003218:	43db      	mvns	r3, r3
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	429a      	cmp	r2, r3
 800321e:	d804      	bhi.n	800322a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003224:	4413      	add	r3, r2
 8003226:	607b      	str	r3, [r7, #4]
 8003228:	e004      	b.n	8003234 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800322a:	2300      	movs	r3, #0
 800322c:	607b      	str	r3, [r7, #4]
 800322e:	e001      	b.n	8003234 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8003234:	f7ff fa66 	bl	8002704 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003238:	4b7a      	ldr	r3, [pc, #488]	@ (8003424 <pvPortMalloc+0x248>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8003240:	f000 f974 	bl	800352c <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	f2c0 80d3 	blt.w	80033f2 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	f000 80cf 	beq.w	80033f2 <pvPortMalloc+0x216>
 8003254:	4b74      	ldr	r3, [pc, #464]	@ (8003428 <pvPortMalloc+0x24c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	f200 80c9 	bhi.w	80033f2 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003260:	4b72      	ldr	r3, [pc, #456]	@ (800342c <pvPortMalloc+0x250>)
 8003262:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8003264:	4b71      	ldr	r3, [pc, #452]	@ (800342c <pvPortMalloc+0x250>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800326a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800326c:	4a70      	ldr	r2, [pc, #448]	@ (8003430 <pvPortMalloc+0x254>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d305      	bcc.n	800327e <pvPortMalloc+0xa2>
 8003272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003274:	4a6f      	ldr	r2, [pc, #444]	@ (8003434 <pvPortMalloc+0x258>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d801      	bhi.n	800327e <pvPortMalloc+0xa2>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <pvPortMalloc+0xa4>
 800327e:	2300      	movs	r3, #0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d129      	bne.n	80032d8 <pvPortMalloc+0xfc>
    __asm volatile
 8003284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003288:	f383 8811 	msr	BASEPRI, r3
 800328c:	f3bf 8f6f 	isb	sy
 8003290:	f3bf 8f4f 	dsb	sy
 8003294:	623b      	str	r3, [r7, #32]
}
 8003296:	bf00      	nop
 8003298:	bf00      	nop
 800329a:	e7fd      	b.n	8003298 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 800329c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800329e:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80032a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80032a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a8:	4a61      	ldr	r2, [pc, #388]	@ (8003430 <pvPortMalloc+0x254>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d305      	bcc.n	80032ba <pvPortMalloc+0xde>
 80032ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b0:	4a60      	ldr	r2, [pc, #384]	@ (8003434 <pvPortMalloc+0x258>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d801      	bhi.n	80032ba <pvPortMalloc+0xde>
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <pvPortMalloc+0xe0>
 80032ba:	2300      	movs	r3, #0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d10b      	bne.n	80032d8 <pvPortMalloc+0xfc>
    __asm volatile
 80032c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c4:	f383 8811 	msr	BASEPRI, r3
 80032c8:	f3bf 8f6f 	isb	sy
 80032cc:	f3bf 8f4f 	dsb	sy
 80032d0:	61fb      	str	r3, [r7, #28]
}
 80032d2:	bf00      	nop
 80032d4:	bf00      	nop
 80032d6:	e7fd      	b.n	80032d4 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80032d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d903      	bls.n	80032ea <pvPortMalloc+0x10e>
 80032e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1d8      	bne.n	800329c <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80032ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003424 <pvPortMalloc+0x248>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d07e      	beq.n	80033f2 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80032f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2208      	movs	r2, #8
 80032fa:	4413      	add	r3, r2
 80032fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80032fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003300:	4a4b      	ldr	r2, [pc, #300]	@ (8003430 <pvPortMalloc+0x254>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d305      	bcc.n	8003312 <pvPortMalloc+0x136>
 8003306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003308:	4a4a      	ldr	r2, [pc, #296]	@ (8003434 <pvPortMalloc+0x258>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d801      	bhi.n	8003312 <pvPortMalloc+0x136>
 800330e:	2301      	movs	r3, #1
 8003310:	e000      	b.n	8003314 <pvPortMalloc+0x138>
 8003312:	2300      	movs	r3, #0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10b      	bne.n	8003330 <pvPortMalloc+0x154>
    __asm volatile
 8003318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800331c:	f383 8811 	msr	BASEPRI, r3
 8003320:	f3bf 8f6f 	isb	sy
 8003324:	f3bf 8f4f 	dsb	sy
 8003328:	61bb      	str	r3, [r7, #24]
}
 800332a:	bf00      	nop
 800332c:	bf00      	nop
 800332e:	e7fd      	b.n	800332c <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003336:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8003338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	429a      	cmp	r2, r3
 8003340:	d90b      	bls.n	800335a <pvPortMalloc+0x17e>
    __asm volatile
 8003342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003346:	f383 8811 	msr	BASEPRI, r3
 800334a:	f3bf 8f6f 	isb	sy
 800334e:	f3bf 8f4f 	dsb	sy
 8003352:	617b      	str	r3, [r7, #20]
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	e7fd      	b.n	8003356 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800335a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	1ad2      	subs	r2, r2, r3
 8003362:	2308      	movs	r3, #8
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	429a      	cmp	r2, r3
 8003368:	d924      	bls.n	80033b4 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800336a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4413      	add	r3, r2
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00b      	beq.n	8003394 <pvPortMalloc+0x1b8>
    __asm volatile
 800337c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003380:	f383 8811 	msr	BASEPRI, r3
 8003384:	f3bf 8f6f 	isb	sy
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	613b      	str	r3, [r7, #16]
}
 800338e:	bf00      	nop
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	1ad2      	subs	r2, r2, r3
 800339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80033a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80033a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ac:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80033ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80033b4:	4b1c      	ldr	r3, [pc, #112]	@ (8003428 <pvPortMalloc+0x24c>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	4a1a      	ldr	r2, [pc, #104]	@ (8003428 <pvPortMalloc+0x24c>)
 80033c0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80033c2:	4b19      	ldr	r3, [pc, #100]	@ (8003428 <pvPortMalloc+0x24c>)
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003438 <pvPortMalloc+0x25c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d203      	bcs.n	80033d6 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80033ce:	4b16      	ldr	r3, [pc, #88]	@ (8003428 <pvPortMalloc+0x24c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a19      	ldr	r2, [pc, #100]	@ (8003438 <pvPortMalloc+0x25c>)
 80033d4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80033d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80033de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033e0:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80033e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80033e8:	4b14      	ldr	r3, [pc, #80]	@ (800343c <pvPortMalloc+0x260>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3301      	adds	r3, #1
 80033ee:	4a13      	ldr	r2, [pc, #76]	@ (800343c <pvPortMalloc+0x260>)
 80033f0:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80033f2:	f7ff f995 	bl	8002720 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80033f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00b      	beq.n	8003418 <pvPortMalloc+0x23c>
    __asm volatile
 8003400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	60fb      	str	r3, [r7, #12]
}
 8003412:	bf00      	nop
 8003414:	bf00      	nop
 8003416:	e7fd      	b.n	8003414 <pvPortMalloc+0x238>
    return pvReturn;
 8003418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800341a:	4618      	mov	r0, r3
 800341c:	3738      	adds	r7, #56	@ 0x38
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	200191e8 	.word	0x200191e8
 8003428:	200191ec 	.word	0x200191ec
 800342c:	200191e0 	.word	0x200191e0
 8003430:	200001e0 	.word	0x200001e0
 8003434:	200191df 	.word	0x200191df
 8003438:	200191f0 	.word	0x200191f0
 800343c:	200191f4 	.word	0x200191f4

08003440 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b088      	sub	sp, #32
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d060      	beq.n	8003514 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003452:	2308      	movs	r3, #8
 8003454:	425b      	negs	r3, r3
 8003456:	69fa      	ldr	r2, [r7, #28]
 8003458:	4413      	add	r3, r2
 800345a:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	4a2e      	ldr	r2, [pc, #184]	@ (800351c <vPortFree+0xdc>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d305      	bcc.n	8003474 <vPortFree+0x34>
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	4a2d      	ldr	r2, [pc, #180]	@ (8003520 <vPortFree+0xe0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d801      	bhi.n	8003474 <vPortFree+0x34>
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <vPortFree+0x36>
 8003474:	2300      	movs	r3, #0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <vPortFree+0x52>
    __asm volatile
 800347a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800347e:	f383 8811 	msr	BASEPRI, r3
 8003482:	f3bf 8f6f 	isb	sy
 8003486:	f3bf 8f4f 	dsb	sy
 800348a:	617b      	str	r3, [r7, #20]
}
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	e7fd      	b.n	800348e <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	db0b      	blt.n	80034b2 <vPortFree+0x72>
    __asm volatile
 800349a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800349e:	f383 8811 	msr	BASEPRI, r3
 80034a2:	f3bf 8f6f 	isb	sy
 80034a6:	f3bf 8f4f 	dsb	sy
 80034aa:	613b      	str	r3, [r7, #16]
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	e7fd      	b.n	80034ae <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00b      	beq.n	80034d2 <vPortFree+0x92>
    __asm volatile
 80034ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034be:	f383 8811 	msr	BASEPRI, r3
 80034c2:	f3bf 8f6f 	isb	sy
 80034c6:	f3bf 8f4f 	dsb	sy
 80034ca:	60fb      	str	r3, [r7, #12]
}
 80034cc:	bf00      	nop
 80034ce:	bf00      	nop
 80034d0:	e7fd      	b.n	80034ce <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	da1c      	bge.n	8003514 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d118      	bne.n	8003514 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 80034ee:	f7ff f909 	bl	8002704 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <vPortFree+0xe4>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4413      	add	r3, r2
 80034fc:	4a09      	ldr	r2, [pc, #36]	@ (8003524 <vPortFree+0xe4>)
 80034fe:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003500:	69b8      	ldr	r0, [r7, #24]
 8003502:	f000 f86d 	bl	80035e0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003506:	4b08      	ldr	r3, [pc, #32]	@ (8003528 <vPortFree+0xe8>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	3301      	adds	r3, #1
 800350c:	4a06      	ldr	r2, [pc, #24]	@ (8003528 <vPortFree+0xe8>)
 800350e:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003510:	f7ff f906 	bl	8002720 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003514:	bf00      	nop
 8003516:	3720      	adds	r7, #32
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	200001e0 	.word	0x200001e0
 8003520:	200191df 	.word	0x200191df
 8003524:	200191ec 	.word	0x200191ec
 8003528:	200191f8 	.word	0x200191f8

0800352c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003532:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 8003536:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003538:	4b24      	ldr	r3, [pc, #144]	@ (80035cc <prvHeapInit+0xa0>)
 800353a:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00c      	beq.n	8003560 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3307      	adds	r3, #7
 800354a:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f023 0307 	bic.w	r3, r3, #7
 8003552:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	4a1c      	ldr	r2, [pc, #112]	@ (80035cc <prvHeapInit+0xa0>)
 800355c:	4413      	add	r3, r2
 800355e:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a1b      	ldr	r2, [pc, #108]	@ (80035d0 <prvHeapInit+0xa4>)
 8003564:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003566:	4b1a      	ldr	r3, [pc, #104]	@ (80035d0 <prvHeapInit+0xa4>)
 8003568:	2200      	movs	r2, #0
 800356a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	4413      	add	r3, r2
 8003572:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8003574:	2208      	movs	r2, #8
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	1a9b      	subs	r3, r3, r2
 800357a:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f023 0307 	bic.w	r3, r3, #7
 8003582:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a13      	ldr	r2, [pc, #76]	@ (80035d4 <prvHeapInit+0xa8>)
 8003588:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800358a:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <prvHeapInit+0xa8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2200      	movs	r2, #0
 8003590:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <prvHeapInit+0xa8>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	1ad2      	subs	r2, r2, r3
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80035a8:	4b0a      	ldr	r3, [pc, #40]	@ (80035d4 <prvHeapInit+0xa8>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a08      	ldr	r2, [pc, #32]	@ (80035d8 <prvHeapInit+0xac>)
 80035b6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	4a07      	ldr	r2, [pc, #28]	@ (80035dc <prvHeapInit+0xb0>)
 80035be:	6013      	str	r3, [r2, #0]
}
 80035c0:	bf00      	nop
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	200001e0 	.word	0x200001e0
 80035d0:	200191e0 	.word	0x200191e0
 80035d4:	200191e8 	.word	0x200191e8
 80035d8:	200191f0 	.word	0x200191f0
 80035dc:	200191ec 	.word	0x200191ec

080035e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80035e0:	b480      	push	{r7}
 80035e2:	b087      	sub	sp, #28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80035e8:	4b36      	ldr	r3, [pc, #216]	@ (80036c4 <prvInsertBlockIntoFreeList+0xe4>)
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	e002      	b.n	80035f4 <prvInsertBlockIntoFreeList+0x14>
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d8f7      	bhi.n	80035ee <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	4a30      	ldr	r2, [pc, #192]	@ (80036c4 <prvInsertBlockIntoFreeList+0xe4>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d018      	beq.n	8003638 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	4a2f      	ldr	r2, [pc, #188]	@ (80036c8 <prvInsertBlockIntoFreeList+0xe8>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d305      	bcc.n	800361a <prvInsertBlockIntoFreeList+0x3a>
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	4a2e      	ldr	r2, [pc, #184]	@ (80036cc <prvInsertBlockIntoFreeList+0xec>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d801      	bhi.n	800361a <prvInsertBlockIntoFreeList+0x3a>
 8003616:	2301      	movs	r3, #1
 8003618:	e000      	b.n	800361c <prvInsertBlockIntoFreeList+0x3c>
 800361a:	2300      	movs	r3, #0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10b      	bne.n	8003638 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8003620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	60fb      	str	r3, [r7, #12]
}
 8003632:	bf00      	nop
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	4413      	add	r3, r2
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	429a      	cmp	r2, r3
 8003648:	d108      	bne.n	800365c <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	441a      	add	r2, r3
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	441a      	add	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d118      	bne.n	80036a2 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	4b16      	ldr	r3, [pc, #88]	@ (80036d0 <prvInsertBlockIntoFreeList+0xf0>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	429a      	cmp	r2, r3
 800367a:	d00d      	beq.n	8003698 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	441a      	add	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	e008      	b.n	80036aa <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8003698:	4b0d      	ldr	r3, [pc, #52]	@ (80036d0 <prvInsertBlockIntoFreeList+0xf0>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	e003      	b.n	80036aa <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d002      	beq.n	80036b8 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80036b8:	bf00      	nop
 80036ba:	371c      	adds	r7, #28
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	200191e0 	.word	0x200191e0
 80036c8:	200001e0 	.word	0x200001e0
 80036cc:	200191df 	.word	0x200191df
 80036d0:	200191e8 	.word	0x200191e8

080036d4 <std>:
 80036d4:	2300      	movs	r3, #0
 80036d6:	b510      	push	{r4, lr}
 80036d8:	4604      	mov	r4, r0
 80036da:	e9c0 3300 	strd	r3, r3, [r0]
 80036de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80036e2:	6083      	str	r3, [r0, #8]
 80036e4:	8181      	strh	r1, [r0, #12]
 80036e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80036e8:	81c2      	strh	r2, [r0, #14]
 80036ea:	6183      	str	r3, [r0, #24]
 80036ec:	4619      	mov	r1, r3
 80036ee:	2208      	movs	r2, #8
 80036f0:	305c      	adds	r0, #92	@ 0x5c
 80036f2:	f000 f9e7 	bl	8003ac4 <memset>
 80036f6:	4b0d      	ldr	r3, [pc, #52]	@ (800372c <std+0x58>)
 80036f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80036fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003730 <std+0x5c>)
 80036fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80036fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003734 <std+0x60>)
 8003700:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003702:	4b0d      	ldr	r3, [pc, #52]	@ (8003738 <std+0x64>)
 8003704:	6323      	str	r3, [r4, #48]	@ 0x30
 8003706:	4b0d      	ldr	r3, [pc, #52]	@ (800373c <std+0x68>)
 8003708:	6224      	str	r4, [r4, #32]
 800370a:	429c      	cmp	r4, r3
 800370c:	d006      	beq.n	800371c <std+0x48>
 800370e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003712:	4294      	cmp	r4, r2
 8003714:	d002      	beq.n	800371c <std+0x48>
 8003716:	33d0      	adds	r3, #208	@ 0xd0
 8003718:	429c      	cmp	r4, r3
 800371a:	d105      	bne.n	8003728 <std+0x54>
 800371c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003724:	f000 ba40 	b.w	8003ba8 <__retarget_lock_init_recursive>
 8003728:	bd10      	pop	{r4, pc}
 800372a:	bf00      	nop
 800372c:	08003915 	.word	0x08003915
 8003730:	08003937 	.word	0x08003937
 8003734:	0800396f 	.word	0x0800396f
 8003738:	08003993 	.word	0x08003993
 800373c:	200191fc 	.word	0x200191fc

08003740 <stdio_exit_handler>:
 8003740:	4a02      	ldr	r2, [pc, #8]	@ (800374c <stdio_exit_handler+0xc>)
 8003742:	4903      	ldr	r1, [pc, #12]	@ (8003750 <stdio_exit_handler+0x10>)
 8003744:	4803      	ldr	r0, [pc, #12]	@ (8003754 <stdio_exit_handler+0x14>)
 8003746:	f000 b869 	b.w	800381c <_fwalk_sglue>
 800374a:	bf00      	nop
 800374c:	20000010 	.word	0x20000010
 8003750:	08003ea9 	.word	0x08003ea9
 8003754:	20000020 	.word	0x20000020

08003758 <cleanup_stdio>:
 8003758:	6841      	ldr	r1, [r0, #4]
 800375a:	4b0c      	ldr	r3, [pc, #48]	@ (800378c <cleanup_stdio+0x34>)
 800375c:	4299      	cmp	r1, r3
 800375e:	b510      	push	{r4, lr}
 8003760:	4604      	mov	r4, r0
 8003762:	d001      	beq.n	8003768 <cleanup_stdio+0x10>
 8003764:	f000 fba0 	bl	8003ea8 <_fflush_r>
 8003768:	68a1      	ldr	r1, [r4, #8]
 800376a:	4b09      	ldr	r3, [pc, #36]	@ (8003790 <cleanup_stdio+0x38>)
 800376c:	4299      	cmp	r1, r3
 800376e:	d002      	beq.n	8003776 <cleanup_stdio+0x1e>
 8003770:	4620      	mov	r0, r4
 8003772:	f000 fb99 	bl	8003ea8 <_fflush_r>
 8003776:	68e1      	ldr	r1, [r4, #12]
 8003778:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <cleanup_stdio+0x3c>)
 800377a:	4299      	cmp	r1, r3
 800377c:	d004      	beq.n	8003788 <cleanup_stdio+0x30>
 800377e:	4620      	mov	r0, r4
 8003780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003784:	f000 bb90 	b.w	8003ea8 <_fflush_r>
 8003788:	bd10      	pop	{r4, pc}
 800378a:	bf00      	nop
 800378c:	200191fc 	.word	0x200191fc
 8003790:	20019264 	.word	0x20019264
 8003794:	200192cc 	.word	0x200192cc

08003798 <global_stdio_init.part.0>:
 8003798:	b510      	push	{r4, lr}
 800379a:	4b0b      	ldr	r3, [pc, #44]	@ (80037c8 <global_stdio_init.part.0+0x30>)
 800379c:	4c0b      	ldr	r4, [pc, #44]	@ (80037cc <global_stdio_init.part.0+0x34>)
 800379e:	4a0c      	ldr	r2, [pc, #48]	@ (80037d0 <global_stdio_init.part.0+0x38>)
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	4620      	mov	r0, r4
 80037a4:	2200      	movs	r2, #0
 80037a6:	2104      	movs	r1, #4
 80037a8:	f7ff ff94 	bl	80036d4 <std>
 80037ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80037b0:	2201      	movs	r2, #1
 80037b2:	2109      	movs	r1, #9
 80037b4:	f7ff ff8e 	bl	80036d4 <std>
 80037b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80037bc:	2202      	movs	r2, #2
 80037be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037c2:	2112      	movs	r1, #18
 80037c4:	f7ff bf86 	b.w	80036d4 <std>
 80037c8:	20019334 	.word	0x20019334
 80037cc:	200191fc 	.word	0x200191fc
 80037d0:	08003741 	.word	0x08003741

080037d4 <__sfp_lock_acquire>:
 80037d4:	4801      	ldr	r0, [pc, #4]	@ (80037dc <__sfp_lock_acquire+0x8>)
 80037d6:	f000 b9e8 	b.w	8003baa <__retarget_lock_acquire_recursive>
 80037da:	bf00      	nop
 80037dc:	2001933d 	.word	0x2001933d

080037e0 <__sfp_lock_release>:
 80037e0:	4801      	ldr	r0, [pc, #4]	@ (80037e8 <__sfp_lock_release+0x8>)
 80037e2:	f000 b9e3 	b.w	8003bac <__retarget_lock_release_recursive>
 80037e6:	bf00      	nop
 80037e8:	2001933d 	.word	0x2001933d

080037ec <__sinit>:
 80037ec:	b510      	push	{r4, lr}
 80037ee:	4604      	mov	r4, r0
 80037f0:	f7ff fff0 	bl	80037d4 <__sfp_lock_acquire>
 80037f4:	6a23      	ldr	r3, [r4, #32]
 80037f6:	b11b      	cbz	r3, 8003800 <__sinit+0x14>
 80037f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037fc:	f7ff bff0 	b.w	80037e0 <__sfp_lock_release>
 8003800:	4b04      	ldr	r3, [pc, #16]	@ (8003814 <__sinit+0x28>)
 8003802:	6223      	str	r3, [r4, #32]
 8003804:	4b04      	ldr	r3, [pc, #16]	@ (8003818 <__sinit+0x2c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1f5      	bne.n	80037f8 <__sinit+0xc>
 800380c:	f7ff ffc4 	bl	8003798 <global_stdio_init.part.0>
 8003810:	e7f2      	b.n	80037f8 <__sinit+0xc>
 8003812:	bf00      	nop
 8003814:	08003759 	.word	0x08003759
 8003818:	20019334 	.word	0x20019334

0800381c <_fwalk_sglue>:
 800381c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003820:	4607      	mov	r7, r0
 8003822:	4688      	mov	r8, r1
 8003824:	4614      	mov	r4, r2
 8003826:	2600      	movs	r6, #0
 8003828:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800382c:	f1b9 0901 	subs.w	r9, r9, #1
 8003830:	d505      	bpl.n	800383e <_fwalk_sglue+0x22>
 8003832:	6824      	ldr	r4, [r4, #0]
 8003834:	2c00      	cmp	r4, #0
 8003836:	d1f7      	bne.n	8003828 <_fwalk_sglue+0xc>
 8003838:	4630      	mov	r0, r6
 800383a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800383e:	89ab      	ldrh	r3, [r5, #12]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d907      	bls.n	8003854 <_fwalk_sglue+0x38>
 8003844:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003848:	3301      	adds	r3, #1
 800384a:	d003      	beq.n	8003854 <_fwalk_sglue+0x38>
 800384c:	4629      	mov	r1, r5
 800384e:	4638      	mov	r0, r7
 8003850:	47c0      	blx	r8
 8003852:	4306      	orrs	r6, r0
 8003854:	3568      	adds	r5, #104	@ 0x68
 8003856:	e7e9      	b.n	800382c <_fwalk_sglue+0x10>

08003858 <_puts_r>:
 8003858:	6a03      	ldr	r3, [r0, #32]
 800385a:	b570      	push	{r4, r5, r6, lr}
 800385c:	6884      	ldr	r4, [r0, #8]
 800385e:	4605      	mov	r5, r0
 8003860:	460e      	mov	r6, r1
 8003862:	b90b      	cbnz	r3, 8003868 <_puts_r+0x10>
 8003864:	f7ff ffc2 	bl	80037ec <__sinit>
 8003868:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800386a:	07db      	lsls	r3, r3, #31
 800386c:	d405      	bmi.n	800387a <_puts_r+0x22>
 800386e:	89a3      	ldrh	r3, [r4, #12]
 8003870:	0598      	lsls	r0, r3, #22
 8003872:	d402      	bmi.n	800387a <_puts_r+0x22>
 8003874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003876:	f000 f998 	bl	8003baa <__retarget_lock_acquire_recursive>
 800387a:	89a3      	ldrh	r3, [r4, #12]
 800387c:	0719      	lsls	r1, r3, #28
 800387e:	d502      	bpl.n	8003886 <_puts_r+0x2e>
 8003880:	6923      	ldr	r3, [r4, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d135      	bne.n	80038f2 <_puts_r+0x9a>
 8003886:	4621      	mov	r1, r4
 8003888:	4628      	mov	r0, r5
 800388a:	f000 f8c5 	bl	8003a18 <__swsetup_r>
 800388e:	b380      	cbz	r0, 80038f2 <_puts_r+0x9a>
 8003890:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003894:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003896:	07da      	lsls	r2, r3, #31
 8003898:	d405      	bmi.n	80038a6 <_puts_r+0x4e>
 800389a:	89a3      	ldrh	r3, [r4, #12]
 800389c:	059b      	lsls	r3, r3, #22
 800389e:	d402      	bmi.n	80038a6 <_puts_r+0x4e>
 80038a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038a2:	f000 f983 	bl	8003bac <__retarget_lock_release_recursive>
 80038a6:	4628      	mov	r0, r5
 80038a8:	bd70      	pop	{r4, r5, r6, pc}
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	da04      	bge.n	80038b8 <_puts_r+0x60>
 80038ae:	69a2      	ldr	r2, [r4, #24]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	dc17      	bgt.n	80038e4 <_puts_r+0x8c>
 80038b4:	290a      	cmp	r1, #10
 80038b6:	d015      	beq.n	80038e4 <_puts_r+0x8c>
 80038b8:	6823      	ldr	r3, [r4, #0]
 80038ba:	1c5a      	adds	r2, r3, #1
 80038bc:	6022      	str	r2, [r4, #0]
 80038be:	7019      	strb	r1, [r3, #0]
 80038c0:	68a3      	ldr	r3, [r4, #8]
 80038c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80038c6:	3b01      	subs	r3, #1
 80038c8:	60a3      	str	r3, [r4, #8]
 80038ca:	2900      	cmp	r1, #0
 80038cc:	d1ed      	bne.n	80038aa <_puts_r+0x52>
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	da11      	bge.n	80038f6 <_puts_r+0x9e>
 80038d2:	4622      	mov	r2, r4
 80038d4:	210a      	movs	r1, #10
 80038d6:	4628      	mov	r0, r5
 80038d8:	f000 f85f 	bl	800399a <__swbuf_r>
 80038dc:	3001      	adds	r0, #1
 80038de:	d0d7      	beq.n	8003890 <_puts_r+0x38>
 80038e0:	250a      	movs	r5, #10
 80038e2:	e7d7      	b.n	8003894 <_puts_r+0x3c>
 80038e4:	4622      	mov	r2, r4
 80038e6:	4628      	mov	r0, r5
 80038e8:	f000 f857 	bl	800399a <__swbuf_r>
 80038ec:	3001      	adds	r0, #1
 80038ee:	d1e7      	bne.n	80038c0 <_puts_r+0x68>
 80038f0:	e7ce      	b.n	8003890 <_puts_r+0x38>
 80038f2:	3e01      	subs	r6, #1
 80038f4:	e7e4      	b.n	80038c0 <_puts_r+0x68>
 80038f6:	6823      	ldr	r3, [r4, #0]
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	6022      	str	r2, [r4, #0]
 80038fc:	220a      	movs	r2, #10
 80038fe:	701a      	strb	r2, [r3, #0]
 8003900:	e7ee      	b.n	80038e0 <_puts_r+0x88>
	...

08003904 <puts>:
 8003904:	4b02      	ldr	r3, [pc, #8]	@ (8003910 <puts+0xc>)
 8003906:	4601      	mov	r1, r0
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	f7ff bfa5 	b.w	8003858 <_puts_r>
 800390e:	bf00      	nop
 8003910:	2000001c 	.word	0x2000001c

08003914 <__sread>:
 8003914:	b510      	push	{r4, lr}
 8003916:	460c      	mov	r4, r1
 8003918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800391c:	f000 f8fc 	bl	8003b18 <_read_r>
 8003920:	2800      	cmp	r0, #0
 8003922:	bfab      	itete	ge
 8003924:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003926:	89a3      	ldrhlt	r3, [r4, #12]
 8003928:	181b      	addge	r3, r3, r0
 800392a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800392e:	bfac      	ite	ge
 8003930:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003932:	81a3      	strhlt	r3, [r4, #12]
 8003934:	bd10      	pop	{r4, pc}

08003936 <__swrite>:
 8003936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800393a:	461f      	mov	r7, r3
 800393c:	898b      	ldrh	r3, [r1, #12]
 800393e:	05db      	lsls	r3, r3, #23
 8003940:	4605      	mov	r5, r0
 8003942:	460c      	mov	r4, r1
 8003944:	4616      	mov	r6, r2
 8003946:	d505      	bpl.n	8003954 <__swrite+0x1e>
 8003948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800394c:	2302      	movs	r3, #2
 800394e:	2200      	movs	r2, #0
 8003950:	f000 f8d0 	bl	8003af4 <_lseek_r>
 8003954:	89a3      	ldrh	r3, [r4, #12]
 8003956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800395a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800395e:	81a3      	strh	r3, [r4, #12]
 8003960:	4632      	mov	r2, r6
 8003962:	463b      	mov	r3, r7
 8003964:	4628      	mov	r0, r5
 8003966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800396a:	f000 b8e7 	b.w	8003b3c <_write_r>

0800396e <__sseek>:
 800396e:	b510      	push	{r4, lr}
 8003970:	460c      	mov	r4, r1
 8003972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003976:	f000 f8bd 	bl	8003af4 <_lseek_r>
 800397a:	1c43      	adds	r3, r0, #1
 800397c:	89a3      	ldrh	r3, [r4, #12]
 800397e:	bf15      	itete	ne
 8003980:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003982:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003986:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800398a:	81a3      	strheq	r3, [r4, #12]
 800398c:	bf18      	it	ne
 800398e:	81a3      	strhne	r3, [r4, #12]
 8003990:	bd10      	pop	{r4, pc}

08003992 <__sclose>:
 8003992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003996:	f000 b89d 	b.w	8003ad4 <_close_r>

0800399a <__swbuf_r>:
 800399a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399c:	460e      	mov	r6, r1
 800399e:	4614      	mov	r4, r2
 80039a0:	4605      	mov	r5, r0
 80039a2:	b118      	cbz	r0, 80039ac <__swbuf_r+0x12>
 80039a4:	6a03      	ldr	r3, [r0, #32]
 80039a6:	b90b      	cbnz	r3, 80039ac <__swbuf_r+0x12>
 80039a8:	f7ff ff20 	bl	80037ec <__sinit>
 80039ac:	69a3      	ldr	r3, [r4, #24]
 80039ae:	60a3      	str	r3, [r4, #8]
 80039b0:	89a3      	ldrh	r3, [r4, #12]
 80039b2:	071a      	lsls	r2, r3, #28
 80039b4:	d501      	bpl.n	80039ba <__swbuf_r+0x20>
 80039b6:	6923      	ldr	r3, [r4, #16]
 80039b8:	b943      	cbnz	r3, 80039cc <__swbuf_r+0x32>
 80039ba:	4621      	mov	r1, r4
 80039bc:	4628      	mov	r0, r5
 80039be:	f000 f82b 	bl	8003a18 <__swsetup_r>
 80039c2:	b118      	cbz	r0, 80039cc <__swbuf_r+0x32>
 80039c4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80039c8:	4638      	mov	r0, r7
 80039ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	6922      	ldr	r2, [r4, #16]
 80039d0:	1a98      	subs	r0, r3, r2
 80039d2:	6963      	ldr	r3, [r4, #20]
 80039d4:	b2f6      	uxtb	r6, r6
 80039d6:	4283      	cmp	r3, r0
 80039d8:	4637      	mov	r7, r6
 80039da:	dc05      	bgt.n	80039e8 <__swbuf_r+0x4e>
 80039dc:	4621      	mov	r1, r4
 80039de:	4628      	mov	r0, r5
 80039e0:	f000 fa62 	bl	8003ea8 <_fflush_r>
 80039e4:	2800      	cmp	r0, #0
 80039e6:	d1ed      	bne.n	80039c4 <__swbuf_r+0x2a>
 80039e8:	68a3      	ldr	r3, [r4, #8]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	60a3      	str	r3, [r4, #8]
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	6022      	str	r2, [r4, #0]
 80039f4:	701e      	strb	r6, [r3, #0]
 80039f6:	6962      	ldr	r2, [r4, #20]
 80039f8:	1c43      	adds	r3, r0, #1
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d004      	beq.n	8003a08 <__swbuf_r+0x6e>
 80039fe:	89a3      	ldrh	r3, [r4, #12]
 8003a00:	07db      	lsls	r3, r3, #31
 8003a02:	d5e1      	bpl.n	80039c8 <__swbuf_r+0x2e>
 8003a04:	2e0a      	cmp	r6, #10
 8003a06:	d1df      	bne.n	80039c8 <__swbuf_r+0x2e>
 8003a08:	4621      	mov	r1, r4
 8003a0a:	4628      	mov	r0, r5
 8003a0c:	f000 fa4c 	bl	8003ea8 <_fflush_r>
 8003a10:	2800      	cmp	r0, #0
 8003a12:	d0d9      	beq.n	80039c8 <__swbuf_r+0x2e>
 8003a14:	e7d6      	b.n	80039c4 <__swbuf_r+0x2a>
	...

08003a18 <__swsetup_r>:
 8003a18:	b538      	push	{r3, r4, r5, lr}
 8003a1a:	4b29      	ldr	r3, [pc, #164]	@ (8003ac0 <__swsetup_r+0xa8>)
 8003a1c:	4605      	mov	r5, r0
 8003a1e:	6818      	ldr	r0, [r3, #0]
 8003a20:	460c      	mov	r4, r1
 8003a22:	b118      	cbz	r0, 8003a2c <__swsetup_r+0x14>
 8003a24:	6a03      	ldr	r3, [r0, #32]
 8003a26:	b90b      	cbnz	r3, 8003a2c <__swsetup_r+0x14>
 8003a28:	f7ff fee0 	bl	80037ec <__sinit>
 8003a2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a30:	0719      	lsls	r1, r3, #28
 8003a32:	d422      	bmi.n	8003a7a <__swsetup_r+0x62>
 8003a34:	06da      	lsls	r2, r3, #27
 8003a36:	d407      	bmi.n	8003a48 <__swsetup_r+0x30>
 8003a38:	2209      	movs	r2, #9
 8003a3a:	602a      	str	r2, [r5, #0]
 8003a3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a40:	81a3      	strh	r3, [r4, #12]
 8003a42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a46:	e033      	b.n	8003ab0 <__swsetup_r+0x98>
 8003a48:	0758      	lsls	r0, r3, #29
 8003a4a:	d512      	bpl.n	8003a72 <__swsetup_r+0x5a>
 8003a4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a4e:	b141      	cbz	r1, 8003a62 <__swsetup_r+0x4a>
 8003a50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a54:	4299      	cmp	r1, r3
 8003a56:	d002      	beq.n	8003a5e <__swsetup_r+0x46>
 8003a58:	4628      	mov	r0, r5
 8003a5a:	f000 f8a9 	bl	8003bb0 <_free_r>
 8003a5e:	2300      	movs	r3, #0
 8003a60:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a62:	89a3      	ldrh	r3, [r4, #12]
 8003a64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003a68:	81a3      	strh	r3, [r4, #12]
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	6063      	str	r3, [r4, #4]
 8003a6e:	6923      	ldr	r3, [r4, #16]
 8003a70:	6023      	str	r3, [r4, #0]
 8003a72:	89a3      	ldrh	r3, [r4, #12]
 8003a74:	f043 0308 	orr.w	r3, r3, #8
 8003a78:	81a3      	strh	r3, [r4, #12]
 8003a7a:	6923      	ldr	r3, [r4, #16]
 8003a7c:	b94b      	cbnz	r3, 8003a92 <__swsetup_r+0x7a>
 8003a7e:	89a3      	ldrh	r3, [r4, #12]
 8003a80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a88:	d003      	beq.n	8003a92 <__swsetup_r+0x7a>
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	4628      	mov	r0, r5
 8003a8e:	f000 fa59 	bl	8003f44 <__smakebuf_r>
 8003a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a96:	f013 0201 	ands.w	r2, r3, #1
 8003a9a:	d00a      	beq.n	8003ab2 <__swsetup_r+0x9a>
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	60a2      	str	r2, [r4, #8]
 8003aa0:	6962      	ldr	r2, [r4, #20]
 8003aa2:	4252      	negs	r2, r2
 8003aa4:	61a2      	str	r2, [r4, #24]
 8003aa6:	6922      	ldr	r2, [r4, #16]
 8003aa8:	b942      	cbnz	r2, 8003abc <__swsetup_r+0xa4>
 8003aaa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003aae:	d1c5      	bne.n	8003a3c <__swsetup_r+0x24>
 8003ab0:	bd38      	pop	{r3, r4, r5, pc}
 8003ab2:	0799      	lsls	r1, r3, #30
 8003ab4:	bf58      	it	pl
 8003ab6:	6962      	ldrpl	r2, [r4, #20]
 8003ab8:	60a2      	str	r2, [r4, #8]
 8003aba:	e7f4      	b.n	8003aa6 <__swsetup_r+0x8e>
 8003abc:	2000      	movs	r0, #0
 8003abe:	e7f7      	b.n	8003ab0 <__swsetup_r+0x98>
 8003ac0:	2000001c 	.word	0x2000001c

08003ac4 <memset>:
 8003ac4:	4402      	add	r2, r0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d100      	bne.n	8003ace <memset+0xa>
 8003acc:	4770      	bx	lr
 8003ace:	f803 1b01 	strb.w	r1, [r3], #1
 8003ad2:	e7f9      	b.n	8003ac8 <memset+0x4>

08003ad4 <_close_r>:
 8003ad4:	b538      	push	{r3, r4, r5, lr}
 8003ad6:	4d06      	ldr	r5, [pc, #24]	@ (8003af0 <_close_r+0x1c>)
 8003ad8:	2300      	movs	r3, #0
 8003ada:	4604      	mov	r4, r0
 8003adc:	4608      	mov	r0, r1
 8003ade:	602b      	str	r3, [r5, #0]
 8003ae0:	f7fc ffd1 	bl	8000a86 <_close>
 8003ae4:	1c43      	adds	r3, r0, #1
 8003ae6:	d102      	bne.n	8003aee <_close_r+0x1a>
 8003ae8:	682b      	ldr	r3, [r5, #0]
 8003aea:	b103      	cbz	r3, 8003aee <_close_r+0x1a>
 8003aec:	6023      	str	r3, [r4, #0]
 8003aee:	bd38      	pop	{r3, r4, r5, pc}
 8003af0:	20019338 	.word	0x20019338

08003af4 <_lseek_r>:
 8003af4:	b538      	push	{r3, r4, r5, lr}
 8003af6:	4d07      	ldr	r5, [pc, #28]	@ (8003b14 <_lseek_r+0x20>)
 8003af8:	4604      	mov	r4, r0
 8003afa:	4608      	mov	r0, r1
 8003afc:	4611      	mov	r1, r2
 8003afe:	2200      	movs	r2, #0
 8003b00:	602a      	str	r2, [r5, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	f7fc ffe6 	bl	8000ad4 <_lseek>
 8003b08:	1c43      	adds	r3, r0, #1
 8003b0a:	d102      	bne.n	8003b12 <_lseek_r+0x1e>
 8003b0c:	682b      	ldr	r3, [r5, #0]
 8003b0e:	b103      	cbz	r3, 8003b12 <_lseek_r+0x1e>
 8003b10:	6023      	str	r3, [r4, #0]
 8003b12:	bd38      	pop	{r3, r4, r5, pc}
 8003b14:	20019338 	.word	0x20019338

08003b18 <_read_r>:
 8003b18:	b538      	push	{r3, r4, r5, lr}
 8003b1a:	4d07      	ldr	r5, [pc, #28]	@ (8003b38 <_read_r+0x20>)
 8003b1c:	4604      	mov	r4, r0
 8003b1e:	4608      	mov	r0, r1
 8003b20:	4611      	mov	r1, r2
 8003b22:	2200      	movs	r2, #0
 8003b24:	602a      	str	r2, [r5, #0]
 8003b26:	461a      	mov	r2, r3
 8003b28:	f7fc ff74 	bl	8000a14 <_read>
 8003b2c:	1c43      	adds	r3, r0, #1
 8003b2e:	d102      	bne.n	8003b36 <_read_r+0x1e>
 8003b30:	682b      	ldr	r3, [r5, #0]
 8003b32:	b103      	cbz	r3, 8003b36 <_read_r+0x1e>
 8003b34:	6023      	str	r3, [r4, #0]
 8003b36:	bd38      	pop	{r3, r4, r5, pc}
 8003b38:	20019338 	.word	0x20019338

08003b3c <_write_r>:
 8003b3c:	b538      	push	{r3, r4, r5, lr}
 8003b3e:	4d07      	ldr	r5, [pc, #28]	@ (8003b5c <_write_r+0x20>)
 8003b40:	4604      	mov	r4, r0
 8003b42:	4608      	mov	r0, r1
 8003b44:	4611      	mov	r1, r2
 8003b46:	2200      	movs	r2, #0
 8003b48:	602a      	str	r2, [r5, #0]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	f7fc ff7f 	bl	8000a4e <_write>
 8003b50:	1c43      	adds	r3, r0, #1
 8003b52:	d102      	bne.n	8003b5a <_write_r+0x1e>
 8003b54:	682b      	ldr	r3, [r5, #0]
 8003b56:	b103      	cbz	r3, 8003b5a <_write_r+0x1e>
 8003b58:	6023      	str	r3, [r4, #0]
 8003b5a:	bd38      	pop	{r3, r4, r5, pc}
 8003b5c:	20019338 	.word	0x20019338

08003b60 <__libc_init_array>:
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	4d0d      	ldr	r5, [pc, #52]	@ (8003b98 <__libc_init_array+0x38>)
 8003b64:	4c0d      	ldr	r4, [pc, #52]	@ (8003b9c <__libc_init_array+0x3c>)
 8003b66:	1b64      	subs	r4, r4, r5
 8003b68:	10a4      	asrs	r4, r4, #2
 8003b6a:	2600      	movs	r6, #0
 8003b6c:	42a6      	cmp	r6, r4
 8003b6e:	d109      	bne.n	8003b84 <__libc_init_array+0x24>
 8003b70:	4d0b      	ldr	r5, [pc, #44]	@ (8003ba0 <__libc_init_array+0x40>)
 8003b72:	4c0c      	ldr	r4, [pc, #48]	@ (8003ba4 <__libc_init_array+0x44>)
 8003b74:	f000 fa62 	bl	800403c <_init>
 8003b78:	1b64      	subs	r4, r4, r5
 8003b7a:	10a4      	asrs	r4, r4, #2
 8003b7c:	2600      	movs	r6, #0
 8003b7e:	42a6      	cmp	r6, r4
 8003b80:	d105      	bne.n	8003b8e <__libc_init_array+0x2e>
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
 8003b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b88:	4798      	blx	r3
 8003b8a:	3601      	adds	r6, #1
 8003b8c:	e7ee      	b.n	8003b6c <__libc_init_array+0xc>
 8003b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b92:	4798      	blx	r3
 8003b94:	3601      	adds	r6, #1
 8003b96:	e7f2      	b.n	8003b7e <__libc_init_array+0x1e>
 8003b98:	080040c0 	.word	0x080040c0
 8003b9c:	080040c0 	.word	0x080040c0
 8003ba0:	080040c0 	.word	0x080040c0
 8003ba4:	080040c4 	.word	0x080040c4

08003ba8 <__retarget_lock_init_recursive>:
 8003ba8:	4770      	bx	lr

08003baa <__retarget_lock_acquire_recursive>:
 8003baa:	4770      	bx	lr

08003bac <__retarget_lock_release_recursive>:
 8003bac:	4770      	bx	lr
	...

08003bb0 <_free_r>:
 8003bb0:	b538      	push	{r3, r4, r5, lr}
 8003bb2:	4605      	mov	r5, r0
 8003bb4:	2900      	cmp	r1, #0
 8003bb6:	d041      	beq.n	8003c3c <_free_r+0x8c>
 8003bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bbc:	1f0c      	subs	r4, r1, #4
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	bfb8      	it	lt
 8003bc2:	18e4      	addlt	r4, r4, r3
 8003bc4:	f000 f8e0 	bl	8003d88 <__malloc_lock>
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c40 <_free_r+0x90>)
 8003bca:	6813      	ldr	r3, [r2, #0]
 8003bcc:	b933      	cbnz	r3, 8003bdc <_free_r+0x2c>
 8003bce:	6063      	str	r3, [r4, #4]
 8003bd0:	6014      	str	r4, [r2, #0]
 8003bd2:	4628      	mov	r0, r5
 8003bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bd8:	f000 b8dc 	b.w	8003d94 <__malloc_unlock>
 8003bdc:	42a3      	cmp	r3, r4
 8003bde:	d908      	bls.n	8003bf2 <_free_r+0x42>
 8003be0:	6820      	ldr	r0, [r4, #0]
 8003be2:	1821      	adds	r1, r4, r0
 8003be4:	428b      	cmp	r3, r1
 8003be6:	bf01      	itttt	eq
 8003be8:	6819      	ldreq	r1, [r3, #0]
 8003bea:	685b      	ldreq	r3, [r3, #4]
 8003bec:	1809      	addeq	r1, r1, r0
 8003bee:	6021      	streq	r1, [r4, #0]
 8003bf0:	e7ed      	b.n	8003bce <_free_r+0x1e>
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	b10b      	cbz	r3, 8003bfc <_free_r+0x4c>
 8003bf8:	42a3      	cmp	r3, r4
 8003bfa:	d9fa      	bls.n	8003bf2 <_free_r+0x42>
 8003bfc:	6811      	ldr	r1, [r2, #0]
 8003bfe:	1850      	adds	r0, r2, r1
 8003c00:	42a0      	cmp	r0, r4
 8003c02:	d10b      	bne.n	8003c1c <_free_r+0x6c>
 8003c04:	6820      	ldr	r0, [r4, #0]
 8003c06:	4401      	add	r1, r0
 8003c08:	1850      	adds	r0, r2, r1
 8003c0a:	4283      	cmp	r3, r0
 8003c0c:	6011      	str	r1, [r2, #0]
 8003c0e:	d1e0      	bne.n	8003bd2 <_free_r+0x22>
 8003c10:	6818      	ldr	r0, [r3, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	6053      	str	r3, [r2, #4]
 8003c16:	4408      	add	r0, r1
 8003c18:	6010      	str	r0, [r2, #0]
 8003c1a:	e7da      	b.n	8003bd2 <_free_r+0x22>
 8003c1c:	d902      	bls.n	8003c24 <_free_r+0x74>
 8003c1e:	230c      	movs	r3, #12
 8003c20:	602b      	str	r3, [r5, #0]
 8003c22:	e7d6      	b.n	8003bd2 <_free_r+0x22>
 8003c24:	6820      	ldr	r0, [r4, #0]
 8003c26:	1821      	adds	r1, r4, r0
 8003c28:	428b      	cmp	r3, r1
 8003c2a:	bf04      	itt	eq
 8003c2c:	6819      	ldreq	r1, [r3, #0]
 8003c2e:	685b      	ldreq	r3, [r3, #4]
 8003c30:	6063      	str	r3, [r4, #4]
 8003c32:	bf04      	itt	eq
 8003c34:	1809      	addeq	r1, r1, r0
 8003c36:	6021      	streq	r1, [r4, #0]
 8003c38:	6054      	str	r4, [r2, #4]
 8003c3a:	e7ca      	b.n	8003bd2 <_free_r+0x22>
 8003c3c:	bd38      	pop	{r3, r4, r5, pc}
 8003c3e:	bf00      	nop
 8003c40:	20019344 	.word	0x20019344

08003c44 <sbrk_aligned>:
 8003c44:	b570      	push	{r4, r5, r6, lr}
 8003c46:	4e0f      	ldr	r6, [pc, #60]	@ (8003c84 <sbrk_aligned+0x40>)
 8003c48:	460c      	mov	r4, r1
 8003c4a:	6831      	ldr	r1, [r6, #0]
 8003c4c:	4605      	mov	r5, r0
 8003c4e:	b911      	cbnz	r1, 8003c56 <sbrk_aligned+0x12>
 8003c50:	f000 f9d6 	bl	8004000 <_sbrk_r>
 8003c54:	6030      	str	r0, [r6, #0]
 8003c56:	4621      	mov	r1, r4
 8003c58:	4628      	mov	r0, r5
 8003c5a:	f000 f9d1 	bl	8004000 <_sbrk_r>
 8003c5e:	1c43      	adds	r3, r0, #1
 8003c60:	d103      	bne.n	8003c6a <sbrk_aligned+0x26>
 8003c62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003c66:	4620      	mov	r0, r4
 8003c68:	bd70      	pop	{r4, r5, r6, pc}
 8003c6a:	1cc4      	adds	r4, r0, #3
 8003c6c:	f024 0403 	bic.w	r4, r4, #3
 8003c70:	42a0      	cmp	r0, r4
 8003c72:	d0f8      	beq.n	8003c66 <sbrk_aligned+0x22>
 8003c74:	1a21      	subs	r1, r4, r0
 8003c76:	4628      	mov	r0, r5
 8003c78:	f000 f9c2 	bl	8004000 <_sbrk_r>
 8003c7c:	3001      	adds	r0, #1
 8003c7e:	d1f2      	bne.n	8003c66 <sbrk_aligned+0x22>
 8003c80:	e7ef      	b.n	8003c62 <sbrk_aligned+0x1e>
 8003c82:	bf00      	nop
 8003c84:	20019340 	.word	0x20019340

08003c88 <_malloc_r>:
 8003c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c8c:	1ccd      	adds	r5, r1, #3
 8003c8e:	f025 0503 	bic.w	r5, r5, #3
 8003c92:	3508      	adds	r5, #8
 8003c94:	2d0c      	cmp	r5, #12
 8003c96:	bf38      	it	cc
 8003c98:	250c      	movcc	r5, #12
 8003c9a:	2d00      	cmp	r5, #0
 8003c9c:	4606      	mov	r6, r0
 8003c9e:	db01      	blt.n	8003ca4 <_malloc_r+0x1c>
 8003ca0:	42a9      	cmp	r1, r5
 8003ca2:	d904      	bls.n	8003cae <_malloc_r+0x26>
 8003ca4:	230c      	movs	r3, #12
 8003ca6:	6033      	str	r3, [r6, #0]
 8003ca8:	2000      	movs	r0, #0
 8003caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d84 <_malloc_r+0xfc>
 8003cb2:	f000 f869 	bl	8003d88 <__malloc_lock>
 8003cb6:	f8d8 3000 	ldr.w	r3, [r8]
 8003cba:	461c      	mov	r4, r3
 8003cbc:	bb44      	cbnz	r4, 8003d10 <_malloc_r+0x88>
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	4630      	mov	r0, r6
 8003cc2:	f7ff ffbf 	bl	8003c44 <sbrk_aligned>
 8003cc6:	1c43      	adds	r3, r0, #1
 8003cc8:	4604      	mov	r4, r0
 8003cca:	d158      	bne.n	8003d7e <_malloc_r+0xf6>
 8003ccc:	f8d8 4000 	ldr.w	r4, [r8]
 8003cd0:	4627      	mov	r7, r4
 8003cd2:	2f00      	cmp	r7, #0
 8003cd4:	d143      	bne.n	8003d5e <_malloc_r+0xd6>
 8003cd6:	2c00      	cmp	r4, #0
 8003cd8:	d04b      	beq.n	8003d72 <_malloc_r+0xea>
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	4639      	mov	r1, r7
 8003cde:	4630      	mov	r0, r6
 8003ce0:	eb04 0903 	add.w	r9, r4, r3
 8003ce4:	f000 f98c 	bl	8004000 <_sbrk_r>
 8003ce8:	4581      	cmp	r9, r0
 8003cea:	d142      	bne.n	8003d72 <_malloc_r+0xea>
 8003cec:	6821      	ldr	r1, [r4, #0]
 8003cee:	1a6d      	subs	r5, r5, r1
 8003cf0:	4629      	mov	r1, r5
 8003cf2:	4630      	mov	r0, r6
 8003cf4:	f7ff ffa6 	bl	8003c44 <sbrk_aligned>
 8003cf8:	3001      	adds	r0, #1
 8003cfa:	d03a      	beq.n	8003d72 <_malloc_r+0xea>
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	442b      	add	r3, r5
 8003d00:	6023      	str	r3, [r4, #0]
 8003d02:	f8d8 3000 	ldr.w	r3, [r8]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	bb62      	cbnz	r2, 8003d64 <_malloc_r+0xdc>
 8003d0a:	f8c8 7000 	str.w	r7, [r8]
 8003d0e:	e00f      	b.n	8003d30 <_malloc_r+0xa8>
 8003d10:	6822      	ldr	r2, [r4, #0]
 8003d12:	1b52      	subs	r2, r2, r5
 8003d14:	d420      	bmi.n	8003d58 <_malloc_r+0xd0>
 8003d16:	2a0b      	cmp	r2, #11
 8003d18:	d917      	bls.n	8003d4a <_malloc_r+0xc2>
 8003d1a:	1961      	adds	r1, r4, r5
 8003d1c:	42a3      	cmp	r3, r4
 8003d1e:	6025      	str	r5, [r4, #0]
 8003d20:	bf18      	it	ne
 8003d22:	6059      	strne	r1, [r3, #4]
 8003d24:	6863      	ldr	r3, [r4, #4]
 8003d26:	bf08      	it	eq
 8003d28:	f8c8 1000 	streq.w	r1, [r8]
 8003d2c:	5162      	str	r2, [r4, r5]
 8003d2e:	604b      	str	r3, [r1, #4]
 8003d30:	4630      	mov	r0, r6
 8003d32:	f000 f82f 	bl	8003d94 <__malloc_unlock>
 8003d36:	f104 000b 	add.w	r0, r4, #11
 8003d3a:	1d23      	adds	r3, r4, #4
 8003d3c:	f020 0007 	bic.w	r0, r0, #7
 8003d40:	1ac2      	subs	r2, r0, r3
 8003d42:	bf1c      	itt	ne
 8003d44:	1a1b      	subne	r3, r3, r0
 8003d46:	50a3      	strne	r3, [r4, r2]
 8003d48:	e7af      	b.n	8003caa <_malloc_r+0x22>
 8003d4a:	6862      	ldr	r2, [r4, #4]
 8003d4c:	42a3      	cmp	r3, r4
 8003d4e:	bf0c      	ite	eq
 8003d50:	f8c8 2000 	streq.w	r2, [r8]
 8003d54:	605a      	strne	r2, [r3, #4]
 8003d56:	e7eb      	b.n	8003d30 <_malloc_r+0xa8>
 8003d58:	4623      	mov	r3, r4
 8003d5a:	6864      	ldr	r4, [r4, #4]
 8003d5c:	e7ae      	b.n	8003cbc <_malloc_r+0x34>
 8003d5e:	463c      	mov	r4, r7
 8003d60:	687f      	ldr	r7, [r7, #4]
 8003d62:	e7b6      	b.n	8003cd2 <_malloc_r+0x4a>
 8003d64:	461a      	mov	r2, r3
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	42a3      	cmp	r3, r4
 8003d6a:	d1fb      	bne.n	8003d64 <_malloc_r+0xdc>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	6053      	str	r3, [r2, #4]
 8003d70:	e7de      	b.n	8003d30 <_malloc_r+0xa8>
 8003d72:	230c      	movs	r3, #12
 8003d74:	6033      	str	r3, [r6, #0]
 8003d76:	4630      	mov	r0, r6
 8003d78:	f000 f80c 	bl	8003d94 <__malloc_unlock>
 8003d7c:	e794      	b.n	8003ca8 <_malloc_r+0x20>
 8003d7e:	6005      	str	r5, [r0, #0]
 8003d80:	e7d6      	b.n	8003d30 <_malloc_r+0xa8>
 8003d82:	bf00      	nop
 8003d84:	20019344 	.word	0x20019344

08003d88 <__malloc_lock>:
 8003d88:	4801      	ldr	r0, [pc, #4]	@ (8003d90 <__malloc_lock+0x8>)
 8003d8a:	f7ff bf0e 	b.w	8003baa <__retarget_lock_acquire_recursive>
 8003d8e:	bf00      	nop
 8003d90:	2001933c 	.word	0x2001933c

08003d94 <__malloc_unlock>:
 8003d94:	4801      	ldr	r0, [pc, #4]	@ (8003d9c <__malloc_unlock+0x8>)
 8003d96:	f7ff bf09 	b.w	8003bac <__retarget_lock_release_recursive>
 8003d9a:	bf00      	nop
 8003d9c:	2001933c 	.word	0x2001933c

08003da0 <__sflush_r>:
 8003da0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003da8:	0716      	lsls	r6, r2, #28
 8003daa:	4605      	mov	r5, r0
 8003dac:	460c      	mov	r4, r1
 8003dae:	d454      	bmi.n	8003e5a <__sflush_r+0xba>
 8003db0:	684b      	ldr	r3, [r1, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	dc02      	bgt.n	8003dbc <__sflush_r+0x1c>
 8003db6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	dd48      	ble.n	8003e4e <__sflush_r+0xae>
 8003dbc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003dbe:	2e00      	cmp	r6, #0
 8003dc0:	d045      	beq.n	8003e4e <__sflush_r+0xae>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003dc8:	682f      	ldr	r7, [r5, #0]
 8003dca:	6a21      	ldr	r1, [r4, #32]
 8003dcc:	602b      	str	r3, [r5, #0]
 8003dce:	d030      	beq.n	8003e32 <__sflush_r+0x92>
 8003dd0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003dd2:	89a3      	ldrh	r3, [r4, #12]
 8003dd4:	0759      	lsls	r1, r3, #29
 8003dd6:	d505      	bpl.n	8003de4 <__sflush_r+0x44>
 8003dd8:	6863      	ldr	r3, [r4, #4]
 8003dda:	1ad2      	subs	r2, r2, r3
 8003ddc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003dde:	b10b      	cbz	r3, 8003de4 <__sflush_r+0x44>
 8003de0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003de2:	1ad2      	subs	r2, r2, r3
 8003de4:	2300      	movs	r3, #0
 8003de6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003de8:	6a21      	ldr	r1, [r4, #32]
 8003dea:	4628      	mov	r0, r5
 8003dec:	47b0      	blx	r6
 8003dee:	1c43      	adds	r3, r0, #1
 8003df0:	89a3      	ldrh	r3, [r4, #12]
 8003df2:	d106      	bne.n	8003e02 <__sflush_r+0x62>
 8003df4:	6829      	ldr	r1, [r5, #0]
 8003df6:	291d      	cmp	r1, #29
 8003df8:	d82b      	bhi.n	8003e52 <__sflush_r+0xb2>
 8003dfa:	4a2a      	ldr	r2, [pc, #168]	@ (8003ea4 <__sflush_r+0x104>)
 8003dfc:	40ca      	lsrs	r2, r1
 8003dfe:	07d6      	lsls	r6, r2, #31
 8003e00:	d527      	bpl.n	8003e52 <__sflush_r+0xb2>
 8003e02:	2200      	movs	r2, #0
 8003e04:	6062      	str	r2, [r4, #4]
 8003e06:	04d9      	lsls	r1, r3, #19
 8003e08:	6922      	ldr	r2, [r4, #16]
 8003e0a:	6022      	str	r2, [r4, #0]
 8003e0c:	d504      	bpl.n	8003e18 <__sflush_r+0x78>
 8003e0e:	1c42      	adds	r2, r0, #1
 8003e10:	d101      	bne.n	8003e16 <__sflush_r+0x76>
 8003e12:	682b      	ldr	r3, [r5, #0]
 8003e14:	b903      	cbnz	r3, 8003e18 <__sflush_r+0x78>
 8003e16:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e1a:	602f      	str	r7, [r5, #0]
 8003e1c:	b1b9      	cbz	r1, 8003e4e <__sflush_r+0xae>
 8003e1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e22:	4299      	cmp	r1, r3
 8003e24:	d002      	beq.n	8003e2c <__sflush_r+0x8c>
 8003e26:	4628      	mov	r0, r5
 8003e28:	f7ff fec2 	bl	8003bb0 <_free_r>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e30:	e00d      	b.n	8003e4e <__sflush_r+0xae>
 8003e32:	2301      	movs	r3, #1
 8003e34:	4628      	mov	r0, r5
 8003e36:	47b0      	blx	r6
 8003e38:	4602      	mov	r2, r0
 8003e3a:	1c50      	adds	r0, r2, #1
 8003e3c:	d1c9      	bne.n	8003dd2 <__sflush_r+0x32>
 8003e3e:	682b      	ldr	r3, [r5, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0c6      	beq.n	8003dd2 <__sflush_r+0x32>
 8003e44:	2b1d      	cmp	r3, #29
 8003e46:	d001      	beq.n	8003e4c <__sflush_r+0xac>
 8003e48:	2b16      	cmp	r3, #22
 8003e4a:	d11e      	bne.n	8003e8a <__sflush_r+0xea>
 8003e4c:	602f      	str	r7, [r5, #0]
 8003e4e:	2000      	movs	r0, #0
 8003e50:	e022      	b.n	8003e98 <__sflush_r+0xf8>
 8003e52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e56:	b21b      	sxth	r3, r3
 8003e58:	e01b      	b.n	8003e92 <__sflush_r+0xf2>
 8003e5a:	690f      	ldr	r7, [r1, #16]
 8003e5c:	2f00      	cmp	r7, #0
 8003e5e:	d0f6      	beq.n	8003e4e <__sflush_r+0xae>
 8003e60:	0793      	lsls	r3, r2, #30
 8003e62:	680e      	ldr	r6, [r1, #0]
 8003e64:	bf08      	it	eq
 8003e66:	694b      	ldreq	r3, [r1, #20]
 8003e68:	600f      	str	r7, [r1, #0]
 8003e6a:	bf18      	it	ne
 8003e6c:	2300      	movne	r3, #0
 8003e6e:	eba6 0807 	sub.w	r8, r6, r7
 8003e72:	608b      	str	r3, [r1, #8]
 8003e74:	f1b8 0f00 	cmp.w	r8, #0
 8003e78:	dde9      	ble.n	8003e4e <__sflush_r+0xae>
 8003e7a:	6a21      	ldr	r1, [r4, #32]
 8003e7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003e7e:	4643      	mov	r3, r8
 8003e80:	463a      	mov	r2, r7
 8003e82:	4628      	mov	r0, r5
 8003e84:	47b0      	blx	r6
 8003e86:	2800      	cmp	r0, #0
 8003e88:	dc08      	bgt.n	8003e9c <__sflush_r+0xfc>
 8003e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e92:	81a3      	strh	r3, [r4, #12]
 8003e94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e9c:	4407      	add	r7, r0
 8003e9e:	eba8 0800 	sub.w	r8, r8, r0
 8003ea2:	e7e7      	b.n	8003e74 <__sflush_r+0xd4>
 8003ea4:	20400001 	.word	0x20400001

08003ea8 <_fflush_r>:
 8003ea8:	b538      	push	{r3, r4, r5, lr}
 8003eaa:	690b      	ldr	r3, [r1, #16]
 8003eac:	4605      	mov	r5, r0
 8003eae:	460c      	mov	r4, r1
 8003eb0:	b913      	cbnz	r3, 8003eb8 <_fflush_r+0x10>
 8003eb2:	2500      	movs	r5, #0
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	b118      	cbz	r0, 8003ec2 <_fflush_r+0x1a>
 8003eba:	6a03      	ldr	r3, [r0, #32]
 8003ebc:	b90b      	cbnz	r3, 8003ec2 <_fflush_r+0x1a>
 8003ebe:	f7ff fc95 	bl	80037ec <__sinit>
 8003ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f3      	beq.n	8003eb2 <_fflush_r+0xa>
 8003eca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ecc:	07d0      	lsls	r0, r2, #31
 8003ece:	d404      	bmi.n	8003eda <_fflush_r+0x32>
 8003ed0:	0599      	lsls	r1, r3, #22
 8003ed2:	d402      	bmi.n	8003eda <_fflush_r+0x32>
 8003ed4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ed6:	f7ff fe68 	bl	8003baa <__retarget_lock_acquire_recursive>
 8003eda:	4628      	mov	r0, r5
 8003edc:	4621      	mov	r1, r4
 8003ede:	f7ff ff5f 	bl	8003da0 <__sflush_r>
 8003ee2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ee4:	07da      	lsls	r2, r3, #31
 8003ee6:	4605      	mov	r5, r0
 8003ee8:	d4e4      	bmi.n	8003eb4 <_fflush_r+0xc>
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	059b      	lsls	r3, r3, #22
 8003eee:	d4e1      	bmi.n	8003eb4 <_fflush_r+0xc>
 8003ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ef2:	f7ff fe5b 	bl	8003bac <__retarget_lock_release_recursive>
 8003ef6:	e7dd      	b.n	8003eb4 <_fflush_r+0xc>

08003ef8 <__swhatbuf_r>:
 8003ef8:	b570      	push	{r4, r5, r6, lr}
 8003efa:	460c      	mov	r4, r1
 8003efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f00:	2900      	cmp	r1, #0
 8003f02:	b096      	sub	sp, #88	@ 0x58
 8003f04:	4615      	mov	r5, r2
 8003f06:	461e      	mov	r6, r3
 8003f08:	da0d      	bge.n	8003f26 <__swhatbuf_r+0x2e>
 8003f0a:	89a3      	ldrh	r3, [r4, #12]
 8003f0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f10:	f04f 0100 	mov.w	r1, #0
 8003f14:	bf14      	ite	ne
 8003f16:	2340      	movne	r3, #64	@ 0x40
 8003f18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003f1c:	2000      	movs	r0, #0
 8003f1e:	6031      	str	r1, [r6, #0]
 8003f20:	602b      	str	r3, [r5, #0]
 8003f22:	b016      	add	sp, #88	@ 0x58
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	466a      	mov	r2, sp
 8003f28:	f000 f848 	bl	8003fbc <_fstat_r>
 8003f2c:	2800      	cmp	r0, #0
 8003f2e:	dbec      	blt.n	8003f0a <__swhatbuf_r+0x12>
 8003f30:	9901      	ldr	r1, [sp, #4]
 8003f32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003f36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003f3a:	4259      	negs	r1, r3
 8003f3c:	4159      	adcs	r1, r3
 8003f3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f42:	e7eb      	b.n	8003f1c <__swhatbuf_r+0x24>

08003f44 <__smakebuf_r>:
 8003f44:	898b      	ldrh	r3, [r1, #12]
 8003f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f48:	079d      	lsls	r5, r3, #30
 8003f4a:	4606      	mov	r6, r0
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	d507      	bpl.n	8003f60 <__smakebuf_r+0x1c>
 8003f50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003f54:	6023      	str	r3, [r4, #0]
 8003f56:	6123      	str	r3, [r4, #16]
 8003f58:	2301      	movs	r3, #1
 8003f5a:	6163      	str	r3, [r4, #20]
 8003f5c:	b003      	add	sp, #12
 8003f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f60:	ab01      	add	r3, sp, #4
 8003f62:	466a      	mov	r2, sp
 8003f64:	f7ff ffc8 	bl	8003ef8 <__swhatbuf_r>
 8003f68:	9f00      	ldr	r7, [sp, #0]
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	4639      	mov	r1, r7
 8003f6e:	4630      	mov	r0, r6
 8003f70:	f7ff fe8a 	bl	8003c88 <_malloc_r>
 8003f74:	b948      	cbnz	r0, 8003f8a <__smakebuf_r+0x46>
 8003f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f7a:	059a      	lsls	r2, r3, #22
 8003f7c:	d4ee      	bmi.n	8003f5c <__smakebuf_r+0x18>
 8003f7e:	f023 0303 	bic.w	r3, r3, #3
 8003f82:	f043 0302 	orr.w	r3, r3, #2
 8003f86:	81a3      	strh	r3, [r4, #12]
 8003f88:	e7e2      	b.n	8003f50 <__smakebuf_r+0xc>
 8003f8a:	89a3      	ldrh	r3, [r4, #12]
 8003f8c:	6020      	str	r0, [r4, #0]
 8003f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f92:	81a3      	strh	r3, [r4, #12]
 8003f94:	9b01      	ldr	r3, [sp, #4]
 8003f96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003f9a:	b15b      	cbz	r3, 8003fb4 <__smakebuf_r+0x70>
 8003f9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fa0:	4630      	mov	r0, r6
 8003fa2:	f000 f81d 	bl	8003fe0 <_isatty_r>
 8003fa6:	b128      	cbz	r0, 8003fb4 <__smakebuf_r+0x70>
 8003fa8:	89a3      	ldrh	r3, [r4, #12]
 8003faa:	f023 0303 	bic.w	r3, r3, #3
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	81a3      	strh	r3, [r4, #12]
 8003fb4:	89a3      	ldrh	r3, [r4, #12]
 8003fb6:	431d      	orrs	r5, r3
 8003fb8:	81a5      	strh	r5, [r4, #12]
 8003fba:	e7cf      	b.n	8003f5c <__smakebuf_r+0x18>

08003fbc <_fstat_r>:
 8003fbc:	b538      	push	{r3, r4, r5, lr}
 8003fbe:	4d07      	ldr	r5, [pc, #28]	@ (8003fdc <_fstat_r+0x20>)
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	4604      	mov	r4, r0
 8003fc4:	4608      	mov	r0, r1
 8003fc6:	4611      	mov	r1, r2
 8003fc8:	602b      	str	r3, [r5, #0]
 8003fca:	f7fc fd68 	bl	8000a9e <_fstat>
 8003fce:	1c43      	adds	r3, r0, #1
 8003fd0:	d102      	bne.n	8003fd8 <_fstat_r+0x1c>
 8003fd2:	682b      	ldr	r3, [r5, #0]
 8003fd4:	b103      	cbz	r3, 8003fd8 <_fstat_r+0x1c>
 8003fd6:	6023      	str	r3, [r4, #0]
 8003fd8:	bd38      	pop	{r3, r4, r5, pc}
 8003fda:	bf00      	nop
 8003fdc:	20019338 	.word	0x20019338

08003fe0 <_isatty_r>:
 8003fe0:	b538      	push	{r3, r4, r5, lr}
 8003fe2:	4d06      	ldr	r5, [pc, #24]	@ (8003ffc <_isatty_r+0x1c>)
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	4604      	mov	r4, r0
 8003fe8:	4608      	mov	r0, r1
 8003fea:	602b      	str	r3, [r5, #0]
 8003fec:	f7fc fd67 	bl	8000abe <_isatty>
 8003ff0:	1c43      	adds	r3, r0, #1
 8003ff2:	d102      	bne.n	8003ffa <_isatty_r+0x1a>
 8003ff4:	682b      	ldr	r3, [r5, #0]
 8003ff6:	b103      	cbz	r3, 8003ffa <_isatty_r+0x1a>
 8003ff8:	6023      	str	r3, [r4, #0]
 8003ffa:	bd38      	pop	{r3, r4, r5, pc}
 8003ffc:	20019338 	.word	0x20019338

08004000 <_sbrk_r>:
 8004000:	b538      	push	{r3, r4, r5, lr}
 8004002:	4d06      	ldr	r5, [pc, #24]	@ (800401c <_sbrk_r+0x1c>)
 8004004:	2300      	movs	r3, #0
 8004006:	4604      	mov	r4, r0
 8004008:	4608      	mov	r0, r1
 800400a:	602b      	str	r3, [r5, #0]
 800400c:	f000 f808 	bl	8004020 <_sbrk>
 8004010:	1c43      	adds	r3, r0, #1
 8004012:	d102      	bne.n	800401a <_sbrk_r+0x1a>
 8004014:	682b      	ldr	r3, [r5, #0]
 8004016:	b103      	cbz	r3, 800401a <_sbrk_r+0x1a>
 8004018:	6023      	str	r3, [r4, #0]
 800401a:	bd38      	pop	{r3, r4, r5, pc}
 800401c:	20019338 	.word	0x20019338

08004020 <_sbrk>:
 8004020:	4a04      	ldr	r2, [pc, #16]	@ (8004034 <_sbrk+0x14>)
 8004022:	6811      	ldr	r1, [r2, #0]
 8004024:	4603      	mov	r3, r0
 8004026:	b909      	cbnz	r1, 800402c <_sbrk+0xc>
 8004028:	4903      	ldr	r1, [pc, #12]	@ (8004038 <_sbrk+0x18>)
 800402a:	6011      	str	r1, [r2, #0]
 800402c:	6810      	ldr	r0, [r2, #0]
 800402e:	4403      	add	r3, r0
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	4770      	bx	lr
 8004034:	20019348 	.word	0x20019348
 8004038:	20019350 	.word	0x20019350

0800403c <_init>:
 800403c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403e:	bf00      	nop
 8004040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004042:	bc08      	pop	{r3}
 8004044:	469e      	mov	lr, r3
 8004046:	4770      	bx	lr

08004048 <_fini>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	bf00      	nop
 800404c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404e:	bc08      	pop	{r3}
 8004050:	469e      	mov	lr, r3
 8004052:	4770      	bx	lr
