{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 11:49:35 2022 " "Info: Processing started: Wed Jun 22 11:49:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off v1495usr_scalar_project -c v1495usr_scalar_project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off v1495usr_scalar_project -c v1495usr_scalar_project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 40.0 MHz LCLK 50.0 MHz Cyclone " "Warning: Clock \"LCLK\" frequency requirement of 50.0 MHz overrides \"Cyclone\" PLL \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" input frequency requirement of 40.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "PULSE " "Warning: Clock Setting \"PULSE\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "v1495_reference:I0\|clk_divider:KHZ_CLK\|temp " "Info: Detected ripple clock \"v1495_reference:I0\|clk_divider:KHZ_CLK\|temp\" as buffer" {  } { { "../src/clk_divider.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/clk_divider.vhd" 29 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "v1495_reference:I0\|clk_divider:KHZ_CLK\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 register v1495_reference:I0\|SCAL_CONTROL register v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[5\] -3.849 ns " "Info: Slack time is -3.849 ns for clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" between source register \"v1495_reference:I0\|SCAL_CONTROL\" and destination register \"v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.661 ns + Largest register register " "Info: + Largest register to register requirement is 1.661 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.370 ns + " "Info: + Setup relationship between source and destination is 2.370 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.370 ns " "Info: + Latch edge is 2.370 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source LCLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"LCLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.507 ns + Largest " "Info: + Largest clock skew is -0.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 destination 1.888 ns + Shortest register " "Info: + Shortest clock path from clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" to destination register is 1.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4353 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4353; CLK Node = 'v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.547 ns) 1.888 ns v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[5\] 2 REG LC_X59_Y11_N9 3 " "Info: 2: + IC(1.341 ns) + CELL(0.547 ns) = 1.888 ns; Loc. = LC_X59_Y11_N9; Fanout = 3; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.97 % ) " "Info: Total cell delay = 0.547 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.341 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.395 ns - Longest register " "Info: - Longest clock path from clock \"LCLK\" to source register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns v1495_reference:I0\|SCAL_CONTROL 2 REG LC_X43_Y23_N2 5 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X43_Y23_N2; Fanout = 5; REG Node = 'v1495_reference:I0\|SCAL_CONTROL'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK v1495_reference:I0|SCAL_CONTROL } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|SCAL_CONTROL } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|SCAL_CONTROL {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|SCAL_CONTROL } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|SCAL_CONTROL {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|SCAL_CONTROL } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|SCAL_CONTROL {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.510 ns - Longest register register " "Info: - Longest register to register delay is 5.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|SCAL_CONTROL 1 REG LC_X43_Y23_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y23_N2; Fanout = 5; REG Node = 'v1495_reference:I0\|SCAL_CONTROL'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|SCAL_CONTROL } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.225 ns) 0.638 ns v1495_reference:I0\|scal_vme_switch:SWITCH_IO_EN\|output~0 2 COMB LC_X43_Y23_N8 256 " "Info: 2: + IC(0.413 ns) + CELL(0.225 ns) = 0.638 ns; Loc. = LC_X43_Y23_N8; Fanout = 256; COMB Node = 'v1495_reference:I0\|scal_vme_switch:SWITCH_IO_EN\|output~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { v1495_reference:I0|SCAL_CONTROL v1495_reference:I0|scal_vme_switch:SWITCH_IO_EN|output~0 } "NODE_NAME" } } { "../src/scal_vme_switch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scal_vme_switch.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.088 ns) 3.843 ns v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[16\]~63 3 COMB LC_X58_Y10_N2 31 " "Info: 3: + IC(3.117 ns) + CELL(0.088 ns) = 3.843 ns; Loc. = LC_X58_Y10_N2; Fanout = 31; COMB Node = 'v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[16\]~63'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { v1495_reference:I0|scal_vme_switch:SWITCH_IO_EN|output~0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[16]~63 } "NODE_NAME" } } { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.667 ns) 5.510 ns v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[5\] 4 REG LC_X59_Y11_N9 3 " "Info: 4: + IC(1.000 ns) + CELL(0.667 ns) = 5.510 ns; Loc. = LC_X59_Y11_N9; Fanout = 3; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:B_SCALAR_IO\|scalar_single_ch:\\ch_loop:9:ch_i\|r_CNT\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[16]~63 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 17.79 % ) " "Info: Total cell delay = 0.980 ns ( 17.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.530 ns ( 82.21 % ) " "Info: Total interconnect delay = 4.530 ns ( 82.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.510 ns" { v1495_reference:I0|SCAL_CONTROL v1495_reference:I0|scal_vme_switch:SWITCH_IO_EN|output~0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[16]~63 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.510 ns" { v1495_reference:I0|SCAL_CONTROL {} v1495_reference:I0|scal_vme_switch:SWITCH_IO_EN|output~0 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[16]~63 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] {} } { 0.000ns 0.413ns 3.117ns 1.000ns } { 0.000ns 0.225ns 0.088ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|SCAL_CONTROL } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|SCAL_CONTROL {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.510 ns" { v1495_reference:I0|SCAL_CONTROL v1495_reference:I0|scal_vme_switch:SWITCH_IO_EN|output~0 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[16]~63 v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.510 ns" { v1495_reference:I0|SCAL_CONTROL {} v1495_reference:I0|scal_vme_switch:SWITCH_IO_EN|output~0 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[16]~63 {} v1495_reference:I0|scalar32_mult_ch:B_SCALAR_IO|scalar_single_ch:\ch_loop:9:ch_i|r_CNT[5] {} } { 0.000ns 0.413ns 3.117ns 1.000ns } { 0.000ns 0.225ns 0.088ns 0.667ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0' 14643 " "Warning: Can't achieve timing requirement Clock Setup: 'v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0' along 14643 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "LCLK register v1495_reference:I0\|scalar32_mult_ch:D_SCALAR_IO\|scalar_single_ch:\\ch_loop:15:ch_i\|r_CNT\[22\] register v1495_reference:I0\|REG_DOUT\[6\] -5.057 ns " "Info: Slack time is -5.057 ns for clock \"LCLK\" between source register \"v1495_reference:I0\|scalar32_mult_ch:D_SCALAR_IO\|scalar_single_ch:\\ch_loop:15:ch_i\|r_CNT\[22\]\" and destination register \"v1495_reference:I0\|REG_DOUT\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.861 ns + Largest register register " "Info: + Largest register to register requirement is 1.861 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.630 ns + " "Info: + Setup relationship between source and destination is 1.630 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination LCLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"LCLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.370 ns " "Info: - Launch edge is 2.370 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Source clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.433 ns + Largest " "Info: + Largest clock skew is 0.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.395 ns + Shortest register " "Info: + Shortest clock path from clock \"LCLK\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns v1495_reference:I0\|REG_DOUT\[6\] 2 REG LC_X45_Y21_N7 1 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X45_Y21_N7; Fanout = 1; REG Node = 'v1495_reference:I0\|REG_DOUT\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 source 1.962 ns - Longest register " "Info: - Longest clock path from clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" to source register is 1.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4353 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4353; CLK Node = 'v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.547 ns) 1.962 ns v1495_reference:I0\|scalar32_mult_ch:D_SCALAR_IO\|scalar_single_ch:\\ch_loop:15:ch_i\|r_CNT\[22\] 2 REG LC_X32_Y11_N6 4 " "Info: 2: + IC(1.415 ns) + CELL(0.547 ns) = 1.962 ns; Loc. = LC_X32_Y11_N6; Fanout = 4; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:D_SCALAR_IO\|scalar_single_ch:\\ch_loop:15:ch_i\|r_CNT\[22\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] } "NODE_NAME" } } { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.88 % ) " "Info: Total cell delay = 0.547 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.415 ns ( 72.12 % ) " "Info: Total interconnect delay = 1.415 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] {} } { 0.000ns 1.415ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] {} } { 0.000ns 1.415ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] {} } { 0.000ns 1.415ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.918 ns - Longest register register " "Info: - Longest register to register delay is 6.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|scalar32_mult_ch:D_SCALAR_IO\|scalar_single_ch:\\ch_loop:15:ch_i\|r_CNT\[22\] 1 REG LC_X32_Y11_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y11_N6; Fanout = 4; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:D_SCALAR_IO\|scalar_single_ch:\\ch_loop:15:ch_i\|r_CNT\[22\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] } "NODE_NAME" } } { "../src/scalar_single_ch.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/scalar_single_ch.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.225 ns) 1.390 ns v1495_reference:I0\|Selector9~35 2 COMB LC_X24_Y11_N7 1 " "Info: 2: + IC(1.165 ns) + CELL(0.225 ns) = 1.390 ns; Loc. = LC_X24_Y11_N7; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] v1495_reference:I0|Selector9~35 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.454 ns) 2.173 ns v1495_reference:I0\|Selector9~36 3 COMB LC_X24_Y11_N5 1 " "Info: 3: + IC(0.329 ns) + CELL(0.454 ns) = 2.173 ns; Loc. = LC_X24_Y11_N5; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~36'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { v1495_reference:I0|Selector9~35 v1495_reference:I0|Selector9~36 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.340 ns) 3.626 ns v1495_reference:I0\|Selector9~42 4 COMB LC_X30_Y11_N8 1 " "Info: 4: + IC(1.113 ns) + CELL(0.340 ns) = 3.626 ns; Loc. = LC_X30_Y11_N8; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~42'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { v1495_reference:I0|Selector9~36 v1495_reference:I0|Selector9~42 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.689 ns) + CELL(0.225 ns) 6.540 ns v1495_reference:I0\|Selector9~85 5 COMB LC_X45_Y21_N6 1 " "Info: 5: + IC(2.689 ns) + CELL(0.225 ns) = 6.540 ns; Loc. = LC_X45_Y21_N6; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~85'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { v1495_reference:I0|Selector9~42 v1495_reference:I0|Selector9~85 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 6.918 ns v1495_reference:I0\|REG_DOUT\[6\] 6 REG LC_X45_Y21_N7 1 " "Info: 6: + IC(0.140 ns) + CELL(0.238 ns) = 6.918 ns; Loc. = LC_X45_Y21_N7; Fanout = 1; REG Node = 'v1495_reference:I0\|REG_DOUT\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { v1495_reference:I0|Selector9~85 v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 21.42 % ) " "Info: Total cell delay = 1.482 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.436 ns ( 78.58 % ) " "Info: Total interconnect delay = 5.436 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] v1495_reference:I0|Selector9~35 v1495_reference:I0|Selector9~36 v1495_reference:I0|Selector9~42 v1495_reference:I0|Selector9~85 v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] {} v1495_reference:I0|Selector9~35 {} v1495_reference:I0|Selector9~36 {} v1495_reference:I0|Selector9~42 {} v1495_reference:I0|Selector9~85 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 1.165ns 0.329ns 1.113ns 2.689ns 0.140ns } { 0.000ns 0.225ns 0.454ns 0.340ns 0.225ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.962 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] {} } { 0.000ns 1.415ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] v1495_reference:I0|Selector9~35 v1495_reference:I0|Selector9~36 v1495_reference:I0|Selector9~42 v1495_reference:I0|Selector9~85 v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { v1495_reference:I0|scalar32_mult_ch:D_SCALAR_IO|scalar_single_ch:\ch_loop:15:ch_i|r_CNT[22] {} v1495_reference:I0|Selector9~35 {} v1495_reference:I0|Selector9~36 {} v1495_reference:I0|Selector9~42 {} v1495_reference:I0|Selector9~85 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 1.165ns 0.329ns 1.113ns 2.689ns 0.140ns } { 0.000ns 0.225ns 0.454ns 0.340ns 0.225ns 0.238ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'LCLK' 4097 " "Warning: Can't achieve timing requirement Clock Setup: 'LCLK' along 4097 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 register v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg1 register v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg2 663 ps " "Info: Minimum slack time is 663 ps for clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" between source register \"v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg1\" and destination register \"v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.502 ns + Shortest register register " "Info: + Shortest register to register delay is 0.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg1 1 REG LC_X53_Y32_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X53_Y32_N2; Fanout = 3; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 } "NODE_NAME" } } { "../src/edge_detector.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/edge_detector.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.089 ns) 0.502 ns v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg2 2 REG LC_X53_Y32_N6 2 " "Info: 2: + IC(0.413 ns) + CELL(0.089 ns) = 0.502 ns; Loc. = LC_X53_Y32_N6; Fanout = 2; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "../src/edge_detector.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/edge_detector.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.73 % ) " "Info: Total cell delay = 0.089 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.413 ns ( 82.27 % ) " "Info: Total interconnect delay = 0.413 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.502 ns" { v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 {} } { 0.000ns 0.413ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.630 ns " "Info: + Latch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Source clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 destination 1.968 ns + Longest register " "Info: + Longest clock path from clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4353 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4353; CLK Node = 'v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg2 2 REG LC_X53_Y32_N6 2 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X53_Y32_N6; Fanout = 2; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "../src/edge_detector.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/edge_detector.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 source 1.968 ns - Shortest register " "Info: - Shortest clock path from clock \"v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4353 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4353; CLK Node = 'v1495_reference:I0\|pll_200:PLL_IO\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg1 2 REG LC_X53_Y32_N2 3 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X53_Y32_N2; Fanout = 3; REG Node = 'v1495_reference:I0\|scalar32_mult_ch:A_SCALAR_IO\|scalar_single_ch:\\ch_loop:6:ch_i\|edge_detector:I0\|reg1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 } "NODE_NAME" } } { "../src/edge_detector.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/edge_detector.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../src/edge_detector.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/edge_detector.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../src/edge_detector.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/edge_detector.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.502 ns" { v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 {} } { 0.000ns 0.413ns } { 0.000ns 0.089ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg2 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { v1495_reference:I0|pll_200:PLL_IO|altpll:altpll_component|_clk0 {} v1495_reference:I0|scalar32_mult_ch:A_SCALAR_IO|scalar_single_ch:\ch_loop:6:ch_i|edge_detector:I0|reg1 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "LCLK register v1495usr_hal:I1\|led_if:I8\|TMONOSR register v1495usr_hal:I1\|led_if:I8\|TMONOSR 633 ps " "Info: Minimum slack time is 633 ps for clock \"LCLK\" between source register \"v1495usr_hal:I1\|led_if:I8\|TMONOSR\" and destination register \"v1495usr_hal:I1\|led_if:I8\|TMONOSR\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Shortest register register " "Info: + Shortest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495usr_hal:I1\|led_if:I8\|TMONOSR 1 REG LC_X24_Y19_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y19_N4; Fanout = 2; REG Node = 'v1495usr_hal:I1\|led_if:I8\|TMONOSR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 5454 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 0.472 ns v1495usr_hal:I1\|led_if:I8\|TMONOSR 2 REG LC_X24_Y19_N4 2 " "Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X24_Y19_N4; Fanout = 2; REG Node = 'v1495usr_hal:I1\|led_if:I8\|TMONOSR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { v1495usr_hal:I1|led_if:I8|TMONOSR v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 5454 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 100.00 % ) " "Info: Total cell delay = 0.472 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { v1495usr_hal:I1|led_if:I8|TMONOSR v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { v1495usr_hal:I1|led_if:I8|TMONOSR {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns } { 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination LCLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"LCLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source LCLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"LCLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns v1495usr_hal:I1\|led_if:I8\|TMONOSR 2 REG LC_X24_Y19_N4 2 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X24_Y19_N4; Fanout = 2; REG Node = 'v1495usr_hal:I1\|led_if:I8\|TMONOSR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 5454 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns v1495usr_hal:I1\|led_if:I8\|TMONOSR 2 REG LC_X24_Y19_N4 2 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X24_Y19_N4; Fanout = 2; REG Node = 'v1495usr_hal:I1\|led_if:I8\|TMONOSR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 5454 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 5454 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 5454 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { v1495usr_hal:I1|led_if:I8|TMONOSR v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.472 ns" { v1495usr_hal:I1|led_if:I8|TMONOSR {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns } { 0.000ns 0.472ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:I1|led_if:I8|TMONOSR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:I1|led_if:I8|TMONOSR {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "v1495_reference:I0\|REG_DOUT\[6\] nADS LCLK 19.559 ns register " "Info: tsu for register \"v1495_reference:I0\|REG_DOUT\[6\]\" (data pin = \"nADS\", clock pin = \"LCLK\") is 19.559 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.925 ns + Longest pin register " "Info: + Longest pin to register delay is 21.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns nADS 1 PIN PIN_A10 40 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_A10; Fanout = 40; PIN Node = 'nADS'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADS } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.709 ns) + CELL(0.088 ns) 6.932 ns v1495usr_hal:I1\|localbusif:I1\|REG_ADDR_x_11 2 COMB LC_X41_Y25_N1 1 " "Info: 2: + IC(5.709 ns) + CELL(0.088 ns) = 6.932 ns; Loc. = LC_X41_Y25_N1; Fanout = 1; COMB Node = 'v1495usr_hal:I1\|localbusif:I1\|REG_ADDR_x_11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.797 ns" { nADS v1495usr_hal:I1|localbusif:I1|REG_ADDR_x_11 } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 6489 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.454 ns) 7.720 ns v1495_reference:I0\|Equal0~0 3 COMB LC_X41_Y25_N3 3 " "Info: 3: + IC(0.334 ns) + CELL(0.454 ns) = 7.720 ns; Loc. = LC_X41_Y25_N3; Fanout = 3; COMB Node = 'v1495_reference:I0\|Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { v1495usr_hal:I1|localbusif:I1|REG_ADDR_x_11 v1495_reference:I0|Equal0~0 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 460 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.454 ns) 9.443 ns v1495_reference:I0\|Equal17~0 4 COMB LC_X44_Y24_N8 12 " "Info: 4: + IC(1.269 ns) + CELL(0.454 ns) = 9.443 ns; Loc. = LC_X44_Y24_N8; Fanout = 12; COMB Node = 'v1495_reference:I0\|Equal17~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { v1495_reference:I0|Equal0~0 v1495_reference:I0|Equal17~0 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.225 ns) 11.306 ns v1495_reference:I0\|Equal29~0 5 COMB LC_X46_Y20_N9 16 " "Info: 5: + IC(1.638 ns) + CELL(0.225 ns) = 11.306 ns; Loc. = LC_X46_Y20_N9; Fanout = 16; COMB Node = 'v1495_reference:I0\|Equal29~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { v1495_reference:I0|Equal17~0 v1495_reference:I0|Equal29~0 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 513 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(0.225 ns) 14.257 ns v1495_reference:I0\|Equal157~0 6 COMB LC_X37_Y9_N8 16 " "Info: 6: + IC(2.726 ns) + CELL(0.225 ns) = 14.257 ns; Loc. = LC_X37_Y9_N8; Fanout = 16; COMB Node = 'v1495_reference:I0\|Equal157~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { v1495_reference:I0|Equal29~0 v1495_reference:I0|Equal157~0 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 643 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.454 ns) 16.246 ns v1495_reference:I0\|Selector9~45 7 COMB LC_X36_Y6_N4 1 " "Info: 7: + IC(1.535 ns) + CELL(0.454 ns) = 16.246 ns; Loc. = LC_X36_Y6_N4; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { v1495_reference:I0|Equal157~0 v1495_reference:I0|Selector9~45 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.454 ns) 17.645 ns v1495_reference:I0\|Selector9~47 8 COMB LC_X36_Y7_N2 1 " "Info: 8: + IC(0.945 ns) + CELL(0.454 ns) = 17.645 ns; Loc. = LC_X36_Y7_N2; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~47'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { v1495_reference:I0|Selector9~45 v1495_reference:I0|Selector9~47 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.454 ns) 20.546 ns v1495_reference:I0\|Selector9~63 9 COMB LC_X44_Y21_N8 1 " "Info: 9: + IC(2.447 ns) + CELL(0.454 ns) = 20.546 ns; Loc. = LC_X44_Y21_N8; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~63'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { v1495_reference:I0|Selector9~47 v1495_reference:I0|Selector9~63 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.454 ns) 21.547 ns v1495_reference:I0\|Selector9~85 10 COMB LC_X45_Y21_N6 1 " "Info: 10: + IC(0.547 ns) + CELL(0.454 ns) = 21.547 ns; Loc. = LC_X45_Y21_N6; Fanout = 1; COMB Node = 'v1495_reference:I0\|Selector9~85'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { v1495_reference:I0|Selector9~63 v1495_reference:I0|Selector9~85 } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 21.925 ns v1495_reference:I0\|REG_DOUT\[6\] 11 REG LC_X45_Y21_N7 1 " "Info: 11: + IC(0.140 ns) + CELL(0.238 ns) = 21.925 ns; Loc. = LC_X45_Y21_N7; Fanout = 1; REG Node = 'v1495_reference:I0\|REG_DOUT\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { v1495_reference:I0|Selector9~85 v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.635 ns ( 21.14 % ) " "Info: Total cell delay = 4.635 ns ( 21.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.290 ns ( 78.86 % ) " "Info: Total interconnect delay = 17.290 ns ( 78.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.925 ns" { nADS v1495usr_hal:I1|localbusif:I1|REG_ADDR_x_11 v1495_reference:I0|Equal0~0 v1495_reference:I0|Equal17~0 v1495_reference:I0|Equal29~0 v1495_reference:I0|Equal157~0 v1495_reference:I0|Selector9~45 v1495_reference:I0|Selector9~47 v1495_reference:I0|Selector9~63 v1495_reference:I0|Selector9~85 v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "21.925 ns" { nADS {} nADS~out0 {} v1495usr_hal:I1|localbusif:I1|REG_ADDR_x_11 {} v1495_reference:I0|Equal0~0 {} v1495_reference:I0|Equal17~0 {} v1495_reference:I0|Equal29~0 {} v1495_reference:I0|Equal157~0 {} v1495_reference:I0|Selector9~45 {} v1495_reference:I0|Selector9~47 {} v1495_reference:I0|Selector9~63 {} v1495_reference:I0|Selector9~85 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 5.709ns 0.334ns 1.269ns 1.638ns 2.726ns 1.535ns 0.945ns 2.447ns 0.547ns 0.140ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.454ns 0.225ns 0.225ns 0.454ns 0.454ns 0.454ns 0.454ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.395 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns v1495_reference:I0\|REG_DOUT\[6\] 2 REG LC_X45_Y21_N7 1 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X45_Y21_N7; Fanout = 1; REG Node = 'v1495_reference:I0\|REG_DOUT\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.925 ns" { nADS v1495usr_hal:I1|localbusif:I1|REG_ADDR_x_11 v1495_reference:I0|Equal0~0 v1495_reference:I0|Equal17~0 v1495_reference:I0|Equal29~0 v1495_reference:I0|Equal157~0 v1495_reference:I0|Selector9~45 v1495_reference:I0|Selector9~47 v1495_reference:I0|Selector9~63 v1495_reference:I0|Selector9~85 v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "21.925 ns" { nADS {} nADS~out0 {} v1495usr_hal:I1|localbusif:I1|REG_ADDR_x_11 {} v1495_reference:I0|Equal0~0 {} v1495_reference:I0|Equal17~0 {} v1495_reference:I0|Equal29~0 {} v1495_reference:I0|Equal157~0 {} v1495_reference:I0|Selector9~45 {} v1495_reference:I0|Selector9~47 {} v1495_reference:I0|Selector9~63 {} v1495_reference:I0|Selector9~85 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 5.709ns 0.334ns 1.269ns 1.638ns 2.726ns 1.535ns 0.945ns 2.447ns 0.547ns 0.140ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.454ns 0.225ns 0.225ns 0.454ns 0.454ns 0.454ns 0.454ns 0.238ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[6] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 2 " "Warning: Can't achieve timing requirement tco along 2 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "LCLK register v1495_reference:I0\|REG_DOUT\[4\] pin LAD\[4\] -134 ps " "Info: Slack time is -134 ps for clock \"LCLK\" between source register \"v1495_reference:I0\|REG_DOUT\[4\]\" and destination pin \"LAD\[4\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "10.000 ns + register " "Info: + tco requirement for source register and destination pin is 10.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "10.134 ns - " "Info: - tco from clock to output pin is 10.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.395 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to source register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns v1495_reference:I0\|REG_DOUT\[4\] 2 REG LC_X40_Y20_N7 1 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X40_Y20_N7; Fanout = 1; REG Node = 'v1495_reference:I0\|REG_DOUT\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK v1495_reference:I0|REG_DOUT[4] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.566 ns + Longest register pin " "Info: + Longest register to pin delay is 7.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495_reference:I0\|REG_DOUT\[4\] 1 REG LC_X40_Y20_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y20_N7; Fanout = 1; REG Node = 'v1495_reference:I0\|REG_DOUT\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495_reference:I0|REG_DOUT[4] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 476 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.088 ns) 1.072 ns v1495usr_hal:I1\|localbusif:I1\|LAD_OUT_x_4 2 COMB LC_X40_Y22_N2 1 " "Info: 2: + IC(0.984 ns) + CELL(0.088 ns) = 1.072 ns; Loc. = LC_X40_Y22_N2; Fanout = 1; COMB Node = 'v1495usr_hal:I1\|localbusif:I1\|LAD_OUT_x_4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { v1495_reference:I0|REG_DOUT[4] v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 6464 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.879 ns) + CELL(2.615 ns) 7.566 ns LAD\[4\] 3 PIN PIN_B5 0 " "Info: 3: + IC(3.879 ns) + CELL(2.615 ns) = 7.566 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'LAD\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 LAD[4] } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 35.73 % ) " "Info: Total cell delay = 2.703 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.863 ns ( 64.27 % ) " "Info: Total interconnect delay = 4.863 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.566 ns" { v1495_reference:I0|REG_DOUT[4] v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 LAD[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.566 ns" { v1495_reference:I0|REG_DOUT[4] {} v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 {} LAD[4] {} } { 0.000ns 0.984ns 3.879ns } { 0.000ns 0.088ns 2.615ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.566 ns" { v1495_reference:I0|REG_DOUT[4] v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 LAD[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.566 ns" { v1495_reference:I0|REG_DOUT[4] {} v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 {} LAD[4] {} } { 0.000ns 0.984ns 3.879ns } { 0.000ns 0.088ns 2.615ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK v1495_reference:I0|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.566 ns" { v1495_reference:I0|REG_DOUT[4] v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 LAD[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.566 ns" { v1495_reference:I0|REG_DOUT[4] {} v1495usr_hal:I1|localbusif:I1|LAD_OUT_x_4 {} LAD[4] {} } { 0.000ns 0.984ns 3.879ns } { 0.000ns 0.088ns 2.615ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IDD\[2\] D\[29\] 19.103 ns Longest " "Info: Longest tpd from source pin \"IDD\[2\]\" to destination pin \"D\[29\]\" is 19.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IDD\[2\] 1 PIN PIN_C17 28 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C17; Fanout = 28; PIN Node = 'IDD\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDD[2] } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.952 ns) + CELL(0.225 ns) 9.312 ns v1495usr_hal:I1\|a395x_if:I2\|DIR_i_iv 2 COMB LC_X39_Y18_N2 24 " "Info: 2: + IC(7.952 ns) + CELL(0.225 ns) = 9.312 ns; Loc. = LC_X39_Y18_N2; Fanout = 24; COMB Node = 'v1495usr_hal:I1\|a395x_if:I2\|DIR_i_iv'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.177 ns" { IDD[2] v1495usr_hal:I1|a395x_if:I2|DIR_i_iv } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_hal.vqm" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_hal.vqm" 293 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.164 ns) + CELL(2.627 ns) 19.103 ns D\[29\] 3 PIN PIN_M15 0 " "Info: 3: + IC(7.164 ns) + CELL(2.627 ns) = 19.103 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'D\[29\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.791 ns" { v1495usr_hal:I1|a395x_if:I2|DIR_i_iv D[29] } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.987 ns ( 20.87 % ) " "Info: Total cell delay = 3.987 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.116 ns ( 79.13 % ) " "Info: Total interconnect delay = 15.116 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.103 ns" { IDD[2] v1495usr_hal:I1|a395x_if:I2|DIR_i_iv D[29] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "19.103 ns" { IDD[2] {} IDD[2]~out0 {} v1495usr_hal:I1|a395x_if:I2|DIR_i_iv {} D[29] {} } { 0.000ns 0.000ns 7.952ns 7.164ns } { 0.000ns 1.135ns 0.225ns 2.627ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "v1495_reference:I0\|A_MASK\[7\] LAD\[7\] LCLK -0.227 ns register " "Info: th for register \"v1495_reference:I0\|A_MASK\[7\]\" (data pin = \"LAD\[7\]\", clock pin = \"LCLK\") is -0.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 252 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 252; CLK Node = 'LCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns v1495_reference:I0\|A_MASK\[7\] 2 REG LC_X32_Y26_N3 2 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X32_Y26_N3; Fanout = 2; REG Node = 'v1495_reference:I0\|A_MASK\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK v1495_reference:I0|A_MASK[7] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495_reference:I0|A_MASK[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|A_MASK[7] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 437 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.709 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LAD\[7\] 1 PIN PIN_B10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B10; Fanout = 2; PIN Node = 'LAD\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LAD[7] } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns LAD\[7\]~7 2 COMB IOC_X32_Y33_N2 10 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X32_Y33_N2; Fanout = 10; COMB Node = 'LAD\[7\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { LAD[7] LAD[7]~7 } "NODE_NAME" } } { "../src/v1495_default_code/v1495usr_scalar_project.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scalar_project.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.238 ns) 2.709 ns v1495_reference:I0\|A_MASK\[7\] 3 REG LC_X32_Y26_N3 2 " "Info: 3: + IC(1.336 ns) + CELL(0.238 ns) = 2.709 ns; Loc. = LC_X32_Y26_N3; Fanout = 2; REG Node = 'v1495_reference:I0\|A_MASK\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { LAD[7]~7 v1495_reference:I0|A_MASK[7] } "NODE_NAME" } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 50.68 % ) " "Info: Total cell delay = 1.373 ns ( 50.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 49.32 % ) " "Info: Total interconnect delay = 1.336 ns ( 49.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { LAD[7] LAD[7]~7 v1495_reference:I0|A_MASK[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { LAD[7] {} LAD[7]~7 {} v1495_reference:I0|A_MASK[7] {} } { 0.000ns 0.000ns 1.336ns } { 0.000ns 1.135ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495_reference:I0|A_MASK[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495_reference:I0|A_MASK[7] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { LAD[7] LAD[7]~7 v1495_reference:I0|A_MASK[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { LAD[7] {} LAD[7]~7 {} v1495_reference:I0|A_MASK[7] {} } { 0.000ns 0.000ns 1.336ns } { 0.000ns 1.135ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 11:49:38 2022 " "Info: Processing ended: Wed Jun 22 11:49:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
