

================================================================
== Vitis HLS Report for 'fir_filter_Pipeline_sample_loop'
================================================================
* Date:           Fri Sep 13 03:47:42 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_FIRfilter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    303|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  30|   1650|    500|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    809|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  30|   2459|    839|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  33|      5|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U3   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  30| 1650| 500|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_306_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_2_fu_310_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_3_fu_324_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_4_fu_315_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_5_fu_293_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_6_fu_297_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_7_fu_319_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln37_fu_302_p2                |         +|   0|  0|  39|          32|          32|
    |output_r_TDATA                    |         +|   0|  0|  32|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_130_p3           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 303|         292|         292|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    4|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln37_2_reg_499                                                 |  32|   0|   32|          0|
    |add_ln37_6_reg_489                                                 |  32|   0|   32|          0|
    |add_ln37_7_reg_504                                                 |  32|   0|   32|          0|
    |add_ln37_reg_494                                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                                          |   1|   0|    1|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                   |   1|   0|    1|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg                 |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_1               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_2               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_3               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load_reg_393  |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_4               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_5               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_6               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_7               |  32|   0|   32|          0|
    |fir_filter_stream_int_0_stream_int_0_int_shift_reg_8               |  32|   0|   32|          0|
    |mul_ln37_1_reg_444                                                 |  32|   0|   32|          0|
    |mul_ln37_2_reg_459                                                 |  32|   0|   32|          0|
    |mul_ln37_3_reg_449                                                 |  32|   0|   32|          0|
    |mul_ln37_3_reg_449_pp0_iter2_reg                                   |  32|   0|   32|          0|
    |mul_ln37_4_reg_464                                                 |  32|   0|   32|          0|
    |mul_ln37_5_reg_469                                                 |  32|   0|   32|          0|
    |mul_ln37_6_reg_474                                                 |  32|   0|   32|          0|
    |mul_ln37_7_reg_479                                                 |  32|   0|   32|          0|
    |mul_ln37_8_reg_454                                                 |  32|   0|   32|          0|
    |mul_ln37_9_reg_484                                                 |  32|   0|   32|          0|
    |mul_ln37_reg_439                                                   |  32|   0|   32|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 809|   0|  809|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_sample_loop|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_sample_loop|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_sample_loop|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_sample_loop|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_sample_loop|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_sample_loop|  return value|
|input_r_TVALID   |   in|    1|        axis|                          input_r|       pointer|
|input_r_TDATA    |   in|   32|        axis|                          input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|                          input_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|                         output_r|       pointer|
|output_r_TDATA   |  out|   32|        axis|                         output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|                         output_r|       pointer|
|coeffs_load_1    |   in|   32|     ap_none|                    coeffs_load_1|        scalar|
|coeffs_load_2    |   in|   32|     ap_none|                    coeffs_load_2|        scalar|
|coeffs_load_9    |   in|   32|     ap_none|                    coeffs_load_9|        scalar|
|coeffs_load      |   in|   32|     ap_none|                      coeffs_load|        scalar|
|coeffs_load_6    |   in|   32|     ap_none|                    coeffs_load_6|        scalar|
|coeffs_load_4    |   in|   32|     ap_none|                    coeffs_load_4|        scalar|
|coeffs_load_8    |   in|   32|     ap_none|                    coeffs_load_8|        scalar|
|coeffs_load_7    |   in|   32|     ap_none|                    coeffs_load_7|        scalar|
|coeffs_load_3    |   in|   32|     ap_none|                    coeffs_load_3|        scalar|
|coeffs_load_5    |   in|   32|     ap_none|                    coeffs_load_5|        scalar|
+-----------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%coeffs_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_5"   --->   Operation 10 'read' 'coeffs_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%coeffs_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_3"   --->   Operation 11 'read' 'coeffs_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%coeffs_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_7"   --->   Operation 12 'read' 'coeffs_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%coeffs_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_8"   --->   Operation 13 'read' 'coeffs_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%coeffs_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_4"   --->   Operation 14 'read' 'coeffs_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%coeffs_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_6"   --->   Operation 15 'read' 'coeffs_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%coeffs_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load"   --->   Operation 16 'read' 'coeffs_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%coeffs_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_9"   --->   Operation 17 'read' 'coeffs_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%coeffs_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_2"   --->   Operation 18 'read' 'coeffs_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%coeffs_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coeffs_load_1"   --->   Operation 19 'read' 'coeffs_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %input_r, i32 1" [fir_filter.cpp:21]   --->   Operation 21 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %tmp, void %while.end.exitStub, void %for.inc13" [fir_filter.cpp:21]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_sample = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_r" [fir_filter.cpp:24]   --->   Operation 23 'read' 'input_sample' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3" [fir_filter.cpp:30]   --->   Operation 24 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2" [fir_filter.cpp:30]   --->   Operation 25 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1" [fir_filter.cpp:30]   --->   Operation 26 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg" [fir_filter.cpp:30]   --->   Operation 27 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3" [fir_filter.cpp:30]   --->   Operation 28 'store' 'store_ln30' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2" [fir_filter.cpp:30]   --->   Operation 29 'store' 'store_ln30' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1" [fir_filter.cpp:30]   --->   Operation 30 'store' 'store_ln30' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %input_sample, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg" [fir_filter.cpp:32]   --->   Operation 31 'store' 'store_ln32' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : [1/1] (1.86ns)   --->   Input mux for Operation 32 '%mul_ln37 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_load, i32 %coeffs_load_1_read'
ST_1 : Operation 32 [2/2] (4.99ns)   --->   "%mul_ln37 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_load, i32 %coeffs_load_1_read" [fir_filter.cpp:37]   --->   Operation 32 'mul' 'mul_ln37' <Predicate = (tmp)> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.86ns)   --->   Input mux for Operation 33 '%mul_ln37_1 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load, i32 %coeffs_load_2_read'
ST_1 : Operation 33 [2/2] (4.99ns)   --->   "%mul_ln37_1 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load, i32 %coeffs_load_2_read" [fir_filter.cpp:37]   --->   Operation 33 'mul' 'mul_ln37_1' <Predicate = (tmp)> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.86ns)   --->   Input mux for Operation 34 '%mul_ln37_3 = mul i32 %input_sample, i32 %coeffs_load_read'
ST_1 : Operation 34 [2/2] (4.99ns)   --->   "%mul_ln37_3 = mul i32 %input_sample, i32 %coeffs_load_read" [fir_filter.cpp:37]   --->   Operation 34 'mul' 'mul_ln37_3' <Predicate = (tmp)> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.86ns)   --->   Input mux for Operation 35 '%mul_ln37_8 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load, i32 %coeffs_load_3_read'
ST_1 : Operation 35 [2/2] (4.99ns)   --->   "%mul_ln37_8 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load, i32 %coeffs_load_3_read" [fir_filter.cpp:37]   --->   Operation 35 'mul' 'mul_ln37_8' <Predicate = (tmp)> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8" [fir_filter.cpp:30]   --->   Operation 36 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7" [fir_filter.cpp:30]   --->   Operation 37 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6" [fir_filter.cpp:30]   --->   Operation 38 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5" [fir_filter.cpp:30]   --->   Operation 39 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load = load i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4" [fir_filter.cpp:30]   --->   Operation 40 'load' 'fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8" [fir_filter.cpp:30]   --->   Operation 41 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7" [fir_filter.cpp:30]   --->   Operation 42 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6" [fir_filter.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5" [fir_filter.cpp:30]   --->   Operation 44 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4" [fir_filter.cpp:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (6.86ns)   --->   "%mul_ln37 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_load, i32 %coeffs_load_1_read" [fir_filter.cpp:37]   --->   Operation 46 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (6.86ns)   --->   "%mul_ln37_1 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load, i32 %coeffs_load_2_read" [fir_filter.cpp:37]   --->   Operation 47 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.86ns)   --->   Input mux for Operation 48 '%mul_ln37_2 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load, i32 %coeffs_load_9_read'
ST_2 : Operation 48 [2/2] (4.99ns)   --->   "%mul_ln37_2 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load, i32 %coeffs_load_9_read" [fir_filter.cpp:37]   --->   Operation 48 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/2] (6.86ns)   --->   "%mul_ln37_3 = mul i32 %input_sample, i32 %coeffs_load_read" [fir_filter.cpp:37]   --->   Operation 49 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.86ns)   --->   Input mux for Operation 50 '%mul_ln37_4 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load, i32 %coeffs_load_6_read'
ST_2 : Operation 50 [2/2] (4.99ns)   --->   "%mul_ln37_4 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load, i32 %coeffs_load_6_read" [fir_filter.cpp:37]   --->   Operation 50 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.86ns)   --->   Input mux for Operation 51 '%mul_ln37_5 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load, i32 %coeffs_load_4_read'
ST_2 : Operation 51 [2/2] (4.99ns)   --->   "%mul_ln37_5 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load, i32 %coeffs_load_4_read" [fir_filter.cpp:37]   --->   Operation 51 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.86ns)   --->   Input mux for Operation 52 '%mul_ln37_6 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load, i32 %coeffs_load_8_read'
ST_2 : Operation 52 [2/2] (4.99ns)   --->   "%mul_ln37_6 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load, i32 %coeffs_load_8_read" [fir_filter.cpp:37]   --->   Operation 52 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.86ns)   --->   Input mux for Operation 53 '%mul_ln37_7 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load, i32 %coeffs_load_7_read'
ST_2 : Operation 53 [2/2] (4.99ns)   --->   "%mul_ln37_7 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load, i32 %coeffs_load_7_read" [fir_filter.cpp:37]   --->   Operation 53 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (6.86ns)   --->   "%mul_ln37_8 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load, i32 %coeffs_load_3_read" [fir_filter.cpp:37]   --->   Operation 54 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.86ns)   --->   Input mux for Operation 55 '%mul_ln37_9 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load, i32 %coeffs_load_5_read'
ST_2 : Operation 55 [2/2] (4.99ns)   --->   "%mul_ln37_9 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load, i32 %coeffs_load_5_read" [fir_filter.cpp:37]   --->   Operation 55 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 4.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.86>
ST_3 : Operation 56 [1/2] (6.86ns)   --->   "%mul_ln37_2 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load, i32 %coeffs_load_9_read" [fir_filter.cpp:37]   --->   Operation 56 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (6.86ns)   --->   "%mul_ln37_4 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load, i32 %coeffs_load_6_read" [fir_filter.cpp:37]   --->   Operation 57 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (6.86ns)   --->   "%mul_ln37_5 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load, i32 %coeffs_load_4_read" [fir_filter.cpp:37]   --->   Operation 58 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (6.86ns)   --->   "%mul_ln37_6 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load, i32 %coeffs_load_8_read" [fir_filter.cpp:37]   --->   Operation 59 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/2] (6.86ns)   --->   "%mul_ln37_7 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load, i32 %coeffs_load_7_read" [fir_filter.cpp:37]   --->   Operation 60 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (6.86ns)   --->   "%mul_ln37_9 = mul i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load, i32 %coeffs_load_5_read" [fir_filter.cpp:37]   --->   Operation 61 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_5 = add i32 %mul_ln37_1, i32 %mul_ln37" [fir_filter.cpp:37]   --->   Operation 62 'add' 'add_ln37_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln37_6 = add i32 %add_ln37_5, i32 %mul_ln37_8" [fir_filter.cpp:37]   --->   Operation 63 'add' 'add_ln37_6' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 64 [1/1] (2.70ns)   --->   "%add_ln37 = add i32 %mul_ln37_2, i32 %mul_ln37_3" [fir_filter.cpp:37]   --->   Operation 64 'add' 'add_ln37' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_1 = add i32 %mul_ln37_7, i32 %mul_ln37_4" [fir_filter.cpp:37]   --->   Operation 65 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln37_2 = add i32 %add_ln37_1, i32 %mul_ln37_6" [fir_filter.cpp:37]   --->   Operation 66 'add' 'add_ln37_2' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_4 = add i32 %mul_ln37_9, i32 %mul_ln37_5" [fir_filter.cpp:37]   --->   Operation 67 'add' 'add_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln37_7 = add i32 %add_ln37_6, i32 %add_ln37_4" [fir_filter.cpp:37]   --->   Operation 68 'add' 'add_ln37_7' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [fir_filter.cpp:22]   --->   Operation 69 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fir_filter.cpp:21]   --->   Operation 70 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_3 = add i32 %add_ln37_2, i32 %add_ln37" [fir_filter.cpp:37]   --->   Operation 71 'add' 'add_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln37_7, i32 %add_ln37_3" [fir_filter.cpp:37]   --->   Operation 72 'add' 'acc' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_r, i32 %acc" [fir_filter.cpp:40]   --->   Operation 73 'write' 'write_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln21 = br void %while.cond" [fir_filter.cpp:21]   --->   Operation 74 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeffs_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                                         (specinterface) [ 000000]
specinterface_ln0                                         (specinterface) [ 000000]
coeffs_load_5_read                                        (read         ) [ 011100]
coeffs_load_3_read                                        (read         ) [ 011000]
coeffs_load_7_read                                        (read         ) [ 011100]
coeffs_load_8_read                                        (read         ) [ 011100]
coeffs_load_4_read                                        (read         ) [ 011100]
coeffs_load_6_read                                        (read         ) [ 011100]
coeffs_load_read                                          (read         ) [ 011000]
coeffs_load_9_read                                        (read         ) [ 011100]
coeffs_load_2_read                                        (read         ) [ 011000]
coeffs_load_1_read                                        (read         ) [ 011000]
br_ln0                                                    (br           ) [ 000000]
tmp                                                       (nbreadreq    ) [ 011110]
br_ln21                                                   (br           ) [ 000000]
input_sample                                              (read         ) [ 011000]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load (load         ) [ 011100]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load (load         ) [ 011000]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load (load         ) [ 011000]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_load   (load         ) [ 011000]
store_ln30                                                (store        ) [ 000000]
store_ln30                                                (store        ) [ 000000]
store_ln30                                                (store        ) [ 000000]
store_ln32                                                (store        ) [ 000000]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load (load         ) [ 010100]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load (load         ) [ 010100]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load (load         ) [ 010100]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load (load         ) [ 010100]
fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load (load         ) [ 010100]
store_ln30                                                (store        ) [ 000000]
store_ln30                                                (store        ) [ 000000]
store_ln30                                                (store        ) [ 000000]
store_ln30                                                (store        ) [ 000000]
store_ln30                                                (store        ) [ 000000]
mul_ln37                                                  (mul          ) [ 010100]
mul_ln37_1                                                (mul          ) [ 010100]
mul_ln37_3                                                (mul          ) [ 010110]
mul_ln37_8                                                (mul          ) [ 010100]
mul_ln37_2                                                (mul          ) [ 010010]
mul_ln37_4                                                (mul          ) [ 010010]
mul_ln37_5                                                (mul          ) [ 010010]
mul_ln37_6                                                (mul          ) [ 010010]
mul_ln37_7                                                (mul          ) [ 010010]
mul_ln37_9                                                (mul          ) [ 010010]
add_ln37_5                                                (add          ) [ 000000]
add_ln37_6                                                (add          ) [ 010010]
add_ln37                                                  (add          ) [ 010001]
add_ln37_1                                                (add          ) [ 000000]
add_ln37_2                                                (add          ) [ 010001]
add_ln37_4                                                (add          ) [ 000000]
add_ln37_7                                                (add          ) [ 010001]
specpipeline_ln22                                         (specpipeline ) [ 000000]
specloopname_ln21                                         (specloopname ) [ 000000]
add_ln37_3                                                (add          ) [ 000000]
acc                                                       (add          ) [ 000000]
write_ln40                                                (write        ) [ 000000]
br_ln21                                                   (br           ) [ 000000]
ret_ln0                                                   (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeffs_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeffs_load_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeffs_load_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeffs_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="coeffs_load_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="coeffs_load_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coeffs_load_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coeffs_load_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coeffs_load_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coeffs_load_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_load_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="coeffs_load_5_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_5_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="coeffs_load_3_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_3_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="coeffs_load_7_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_7_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="coeffs_load_8_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_8_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="coeffs_load_4_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_4_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="coeffs_load_6_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_6_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="coeffs_load_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="coeffs_load_9_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_9_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="coeffs_load_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_2_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="coeffs_load_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_load_1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_sample_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_sample/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln40_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_8/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_4/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_5/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_6/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_7/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_9/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln30_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln30_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln30_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln32_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln30_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln30_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln30_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln30_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln30_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln37_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_5/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln37_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_6/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln37_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="2"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln37_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln37_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln37_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln37_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_7/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln37_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="acc_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/5 "/>
</bind>
</comp>

<comp id="334" class="1005" name="coeffs_load_5_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_5_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="coeffs_load_3_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_3_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="coeffs_load_7_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_7_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="coeffs_load_8_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_8_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="coeffs_load_4_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_4_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="coeffs_load_6_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_6_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="coeffs_load_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="coeffs_load_9_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_9_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="coeffs_load_2_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_2_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="coeffs_load_1_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_1_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="3"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="388" class="1005" name="input_sample_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_sample "/>
</bind>
</comp>

<comp id="393" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load "/>
</bind>
</comp>

<comp id="434" class="1005" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="mul_ln37_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="444" class="1005" name="mul_ln37_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="mul_ln37_3_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2"/>
<pin id="451" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln37_3 "/>
</bind>
</comp>

<comp id="454" class="1005" name="mul_ln37_8_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_8 "/>
</bind>
</comp>

<comp id="459" class="1005" name="mul_ln37_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="mul_ln37_4_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_4 "/>
</bind>
</comp>

<comp id="469" class="1005" name="mul_ln37_5_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_5 "/>
</bind>
</comp>

<comp id="474" class="1005" name="mul_ln37_6_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_6 "/>
</bind>
</comp>

<comp id="479" class="1005" name="mul_ln37_7_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_7 "/>
</bind>
</comp>

<comp id="484" class="1005" name="mul_ln37_9_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_9 "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln37_6_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_6 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln37_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="499" class="1005" name="add_ln37_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="add_ln37_7_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="124" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="118" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="138" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="106" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="76" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="219"><net_src comp="200" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="205" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="210" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="138" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="268"><net_src comp="244" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="249" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="254" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="259" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="333"><net_src comp="328" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="337"><net_src comp="70" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="342"><net_src comp="76" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="347"><net_src comp="82" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="352"><net_src comp="88" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="357"><net_src comp="94" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="362"><net_src comp="100" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="367"><net_src comp="106" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="372"><net_src comp="112" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="377"><net_src comp="118" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="382"><net_src comp="124" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="387"><net_src comp="130" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="138" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="396"><net_src comp="196" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="402"><net_src comp="200" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="407"><net_src comp="205" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="412"><net_src comp="210" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="417"><net_src comp="239" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="422"><net_src comp="244" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="427"><net_src comp="249" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="432"><net_src comp="254" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="437"><net_src comp="259" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="442"><net_src comp="151" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="447"><net_src comp="156" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="452"><net_src comp="161" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="457"><net_src comp="167" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="462"><net_src comp="172" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="467"><net_src comp="176" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="472"><net_src comp="180" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="477"><net_src comp="184" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="482"><net_src comp="188" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="487"><net_src comp="192" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="492"><net_src comp="297" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="497"><net_src comp="302" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="502"><net_src comp="310" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="507"><net_src comp="319" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {5 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_8 | {2 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_7 | {2 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_6 | {2 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_5 | {2 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_4 | {2 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_3 | {1 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_2 | {1 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_1 | {1 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg | {1 }
 - Input state : 
	Port: fir_filter_Pipeline_sample_loop : input_r | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_1 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_2 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_9 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_6 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_4 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_8 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_7 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_3 | {1 }
	Port: fir_filter_Pipeline_sample_loop : coeffs_load_5 | {1 }
	Port: fir_filter_Pipeline_sample_loop : output_r | {}
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_8 | {2 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_7 | {2 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_6 | {2 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_5 | {2 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_4 | {2 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_3 | {1 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_2 | {1 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg_1 | {1 }
	Port: fir_filter_Pipeline_sample_loop : fir_filter_stream_int_0_stream_int_0_int_shift_reg | {1 }
  - Chain level:
	State 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		mul_ln37 : 1
		mul_ln37_1 : 1
		mul_ln37_8 : 1
	State 2
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		mul_ln37_2 : 1
		mul_ln37_4 : 1
		mul_ln37_6 : 1
		mul_ln37_7 : 1
		mul_ln37_9 : 1
	State 3
		add_ln37_6 : 1
	State 4
		add_ln37_2 : 1
		add_ln37_7 : 1
	State 5
		acc : 1
		write_ln40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_151           |    3    |   165   |    50   |
|          |           grp_fu_156           |    3    |   165   |    50   |
|          |           grp_fu_161           |    3    |   165   |    50   |
|          |           grp_fu_167           |    3    |   165   |    50   |
|    mul   |           grp_fu_172           |    3    |   165   |    50   |
|          |           grp_fu_176           |    3    |   165   |    50   |
|          |           grp_fu_180           |    3    |   165   |    50   |
|          |           grp_fu_184           |    3    |   165   |    50   |
|          |           grp_fu_188           |    3    |   165   |    50   |
|          |           grp_fu_192           |    3    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln37_5_fu_293       |    0    |    0    |    32   |
|          |        add_ln37_6_fu_297       |    0    |    0    |    32   |
|          |         add_ln37_fu_302        |    0    |    0    |    39   |
|          |        add_ln37_1_fu_306       |    0    |    0    |    32   |
|    add   |        add_ln37_2_fu_310       |    0    |    0    |    32   |
|          |        add_ln37_4_fu_315       |    0    |    0    |    32   |
|          |        add_ln37_7_fu_319       |    0    |    0    |    32   |
|          |        add_ln37_3_fu_324       |    0    |    0    |    32   |
|          |           acc_fu_328           |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |  coeffs_load_5_read_read_fu_70 |    0    |    0    |    0    |
|          |  coeffs_load_3_read_read_fu_76 |    0    |    0    |    0    |
|          |  coeffs_load_7_read_read_fu_82 |    0    |    0    |    0    |
|          |  coeffs_load_8_read_read_fu_88 |    0    |    0    |    0    |
|          |  coeffs_load_4_read_read_fu_94 |    0    |    0    |    0    |
|   read   | coeffs_load_6_read_read_fu_100 |    0    |    0    |    0    |
|          |  coeffs_load_read_read_fu_106  |    0    |    0    |    0    |
|          | coeffs_load_9_read_read_fu_112 |    0    |    0    |    0    |
|          | coeffs_load_2_read_read_fu_118 |    0    |    0    |    0    |
|          | coeffs_load_1_read_read_fu_124 |    0    |    0    |    0    |
|          |    input_sample_read_fu_138    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_130      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln40_write_fu_144    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    30   |   1650  |   795   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                        add_ln37_2_reg_499                       |   32   |
|                        add_ln37_6_reg_489                       |   32   |
|                        add_ln37_7_reg_504                       |   32   |
|                         add_ln37_reg_494                        |   32   |
|                    coeffs_load_1_read_reg_379                   |   32   |
|                    coeffs_load_2_read_reg_374                   |   32   |
|                    coeffs_load_3_read_reg_339                   |   32   |
|                    coeffs_load_4_read_reg_354                   |   32   |
|                    coeffs_load_5_read_reg_334                   |   32   |
|                    coeffs_load_6_read_reg_359                   |   32   |
|                    coeffs_load_7_read_reg_344                   |   32   |
|                    coeffs_load_8_read_reg_349                   |   32   |
|                    coeffs_load_9_read_reg_369                   |   32   |
|                     coeffs_load_read_reg_364                    |   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_1_load_reg_404|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_2_load_reg_399|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_3_load_reg_393|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_4_load_reg_434|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_5_load_reg_429|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_6_load_reg_424|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_7_load_reg_419|   32   |
|fir_filter_stream_int_0_stream_int_0_int_shift_reg_8_load_reg_414|   32   |
| fir_filter_stream_int_0_stream_int_0_int_shift_reg_load_reg_409 |   32   |
|                       input_sample_reg_388                      |   32   |
|                        mul_ln37_1_reg_444                       |   32   |
|                        mul_ln37_2_reg_459                       |   32   |
|                        mul_ln37_3_reg_449                       |   32   |
|                        mul_ln37_4_reg_464                       |   32   |
|                        mul_ln37_5_reg_469                       |   32   |
|                        mul_ln37_6_reg_474                       |   32   |
|                        mul_ln37_7_reg_479                       |   32   |
|                        mul_ln37_8_reg_454                       |   32   |
|                        mul_ln37_9_reg_484                       |   32   |
|                         mul_ln37_reg_439                        |   32   |
|                           tmp_reg_384                           |    1   |
+-----------------------------------------------------------------+--------+
|                              Total                              |  1089  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_151 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_151 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_156 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_161 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_161 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_167 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_167 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_172 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_176 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_184 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_188 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_192 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   832  ||  20.93  ||   117   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |    -   |  1650  |   795  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   117  |
|  Register |    -   |    -   |  1089  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   20   |  2739  |   912  |
+-----------+--------+--------+--------+--------+
