<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fir.cpp:43:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in" LoopLoc="fir.cpp:43:22" LoopName="VITIS_LOOP_43_1" ParentFunc="read_task(float*, ap_fixed&lt;17, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" Length="variable" Direction="read" AccessID="in3seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="fir.cpp:47:13" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fir.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out" LoopLoc="fir.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="write_task(ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, float*, int)" Length="variable" Direction="write" AccessID="out3seq" OrigID="for.inc.store.3" OrigAccess-DebugLoc="fir.cpp:58:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="fir.cpp:43:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of variable length has been widened by 8" BundleName="gmem" VarName="in" LoopLoc="fir.cpp:43:22" LoopName="VITIS_LOOP_43_1" ParentFunc="read_task(float*, ap_fixed&lt;17, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" Length="variable" Direction="read" AccessID="wseq" OrigID="in3seq" OrigAccess-DebugLoc="fir.cpp:43:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="fir.cpp:54:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of variable length has been widened by 8" BundleName="gmem" VarName="out" LoopLoc="fir.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="write_task(ap_fixed&lt;19, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, float*, int)" Length="variable" Direction="write" AccessID="wseq" OrigID="out3seq" OrigAccess-DebugLoc="fir.cpp:54:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fir.cpp:43:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="variable" Width="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fir.cpp:54:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="variable" Width="256" Direction="write"/>
</VitisHLS:BurstInfo>

