
USB_int.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000513c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018f8  080052cc  080052cc  000062cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bc4  08006bc4  00008090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006bc4  08006bc4  00007bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bcc  08006bcc  00008090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bcc  08006bcc  00007bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bd0  08006bd0  00007bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08006bd4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008090  2**0
                  CONTENTS
 10 .bss          0000036c  20000090  20000090  00008090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003fc  200003fc  00008090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010b4f  00000000  00000000  000080c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cca  00000000  00000000  00018c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  0001b8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000239c0  00000000  00000000  0001c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131ef  00000000  00000000  000401f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d220e  00000000  00000000  000533e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001255f5  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00000bd8  00000000  00000000  00125638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000047d4  00000000  00000000  00126210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003f  00000000  00000000  0012a9e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080052b4 	.word	0x080052b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	080052b4 	.word	0x080052b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
 80005ae:	611a      	str	r2, [r3, #16]
 80005b0:	615a      	str	r2, [r3, #20]
 80005b2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80005b4:	4b27      	ldr	r3, [pc, #156]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005b6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80005ba:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80005bc:	4b25      	ldr	r3, [pc, #148]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005be:	4a26      	ldr	r2, [pc, #152]	@ (8000658 <MX_FSMC_Init+0xbc>)
 80005c0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK3;
 80005c2:	4b24      	ldr	r3, [pc, #144]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005c4:	2204      	movs	r2, #4
 80005c6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80005c8:	4b22      	ldr	r3, [pc, #136]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005d6:	2210      	movs	r2, #16
 80005d8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80005da:	4b1e      	ldr	r3, [pc, #120]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005dc:	2200      	movs	r2, #0
 80005de:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80005e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80005e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80005ec:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80005f2:	4b18      	ldr	r3, [pc, #96]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80005f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80005fa:	4b16      	ldr	r3, [pc, #88]	@ (8000654 <MX_FSMC_Init+0xb8>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000600:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <MX_FSMC_Init+0xb8>)
 8000602:	2200      	movs	r2, #0
 8000604:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000606:	4b13      	ldr	r3, [pc, #76]	@ (8000654 <MX_FSMC_Init+0xb8>)
 8000608:	2200      	movs	r2, #0
 800060a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <MX_FSMC_Init+0xb8>)
 800060e:	2200      	movs	r2, #0
 8000610:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000612:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <MX_FSMC_Init+0xb8>)
 8000614:	2200      	movs	r2, #0
 8000616:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 5;
 8000618:	2305      	movs	r3, #5
 800061a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800061c:	230f      	movs	r3, #15
 800061e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 9;
 8000620:	2309      	movs	r3, #9
 8000622:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000628:	2310      	movs	r3, #16
 800062a:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800062c:	2311      	movs	r3, #17
 800062e:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000630:	2300      	movs	r3, #0
 8000632:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2200      	movs	r2, #0
 8000638:	4619      	mov	r1, r3
 800063a:	4806      	ldr	r0, [pc, #24]	@ (8000654 <MX_FSMC_Init+0xb8>)
 800063c:	f002 fdaa 	bl	8003194 <HAL_SRAM_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8000646:	f000 fe7d 	bl	8001344 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800064a:	bf00      	nop
 800064c:	3720      	adds	r7, #32
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	200000ac 	.word	0x200000ac
 8000658:	a0000104 	.word	0xa0000104

0800065c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000670:	4b2c      	ldr	r3, [pc, #176]	@ (8000724 <HAL_FSMC_MspInit+0xc8>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d150      	bne.n	800071a <HAL_FSMC_MspInit+0xbe>
    return;
  }
  FSMC_Initialized = 1;
 8000678:	4b2a      	ldr	r3, [pc, #168]	@ (8000724 <HAL_FSMC_MspInit+0xc8>)
 800067a:	2201      	movs	r2, #1
 800067c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	603b      	str	r3, [r7, #0]
 8000682:	4b29      	ldr	r3, [pc, #164]	@ (8000728 <HAL_FSMC_MspInit+0xcc>)
 8000684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000686:	4a28      	ldr	r2, [pc, #160]	@ (8000728 <HAL_FSMC_MspInit+0xcc>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6393      	str	r3, [r2, #56]	@ 0x38
 800068e:	4b26      	ldr	r3, [pc, #152]	@ (8000728 <HAL_FSMC_MspInit+0xcc>)
 8000690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FSMC_D7
  PE12   ------> FSMC_D9
  PE15   ------> FSMC_D12
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800069a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800069e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a0:	2302      	movs	r3, #2
 80006a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006a8:	2303      	movs	r3, #3
 80006aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006ac:	230c      	movs	r3, #12
 80006ae:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	4619      	mov	r1, r3
 80006b4:	481d      	ldr	r0, [pc, #116]	@ (800072c <HAL_FSMC_MspInit+0xd0>)
 80006b6:	f001 ff49 	bl	800254c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_4
 80006ba:	f24c 7333 	movw	r3, #50995	@ 0xc733
 80006be:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_10|GPIO_PIN_9
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c0:	2302      	movs	r3, #2
 80006c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006c8:	2303      	movs	r3, #3
 80006ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006cc:	230c      	movs	r3, #12
 80006ce:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	4619      	mov	r1, r3
 80006d4:	4816      	ldr	r0, [pc, #88]	@ (8000730 <HAL_FSMC_MspInit+0xd4>)
 80006d6:	f001 ff39 	bl	800254c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006da:	2301      	movs	r3, #1
 80006dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	2302      	movs	r3, #2
 80006e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006e6:	2303      	movs	r3, #3
 80006e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006ea:	230c      	movs	r3, #12
 80006ec:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	4619      	mov	r1, r3
 80006f2:	4810      	ldr	r0, [pc, #64]	@ (8000734 <HAL_FSMC_MspInit+0xd8>)
 80006f4:	f001 ff2a 	bl	800254c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11
 80006f8:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80006fc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006fe:	2302      	movs	r3, #2
 8000700:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000706:	2303      	movs	r3, #3
 8000708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800070a:	230c      	movs	r3, #12
 800070c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	4619      	mov	r1, r3
 8000712:	4809      	ldr	r0, [pc, #36]	@ (8000738 <HAL_FSMC_MspInit+0xdc>)
 8000714:	f001 ff1a 	bl	800254c <HAL_GPIO_Init>
 8000718:	e000      	b.n	800071c <HAL_FSMC_MspInit+0xc0>
    return;
 800071a:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800071c:	3718      	adds	r7, #24
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200000fc 	.word	0x200000fc
 8000728:	40023800 	.word	0x40023800
 800072c:	40021800 	.word	0x40021800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40021400 	.word	0x40021400
 8000738:	40021000 	.word	0x40021000

0800073c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000744:	f7ff ff8a 	bl	800065c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000748:	bf00      	nop
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PA11   ------> USB_OTG_FS_DM
     PA9   ------> USB_OTG_FS_VBUS
*/
void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08c      	sub	sp, #48	@ 0x30
 8000754:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	61bb      	str	r3, [r7, #24]
 800076a:	4b4c      	ldr	r3, [pc, #304]	@ (800089c <MX_GPIO_Init+0x14c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a4b      	ldr	r2, [pc, #300]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b49      	ldr	r3, [pc, #292]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	61bb      	str	r3, [r7, #24]
 8000780:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	4b45      	ldr	r3, [pc, #276]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a44      	ldr	r2, [pc, #272]	@ (800089c <MX_GPIO_Init+0x14c>)
 800078c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b42      	ldr	r3, [pc, #264]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	4b3e      	ldr	r3, [pc, #248]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a3d      	ldr	r2, [pc, #244]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007a8:	f043 0308 	orr.w	r3, r3, #8
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b3b      	ldr	r3, [pc, #236]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0308 	and.w	r3, r3, #8
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	4b37      	ldr	r3, [pc, #220]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	4a36      	ldr	r2, [pc, #216]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ca:	4b34      	ldr	r3, [pc, #208]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b30      	ldr	r3, [pc, #192]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	4a2f      	ldr	r2, [pc, #188]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007e0:	f043 0320 	orr.w	r3, r3, #32
 80007e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e6:	4b2d      	ldr	r3, [pc, #180]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	f003 0320 	and.w	r3, r3, #32
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b29      	ldr	r3, [pc, #164]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a28      	ldr	r2, [pc, #160]	@ (800089c <MX_GPIO_Init+0x14c>)
 80007fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b26      	ldr	r3, [pc, #152]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	603b      	str	r3, [r7, #0]
 8000812:	4b22      	ldr	r3, [pc, #136]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a21      	ldr	r2, [pc, #132]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000818:	f043 0310 	orr.w	r3, r3, #16
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <MX_GPIO_Init+0x14c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0310 	and.w	r3, r3, #16
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA12 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 800082a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800082e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000830:	2302      	movs	r3, #2
 8000832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000838:	2303      	movs	r3, #3
 800083a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800083c:	230a      	movs	r3, #10
 800083e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000840:	f107 031c 	add.w	r3, r7, #28
 8000844:	4619      	mov	r1, r3
 8000846:	4816      	ldr	r0, [pc, #88]	@ (80008a0 <MX_GPIO_Init+0x150>)
 8000848:	f001 fe80 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_IN_Pin */
  GPIO_InitStruct.Pin = IR_IN_Pin;
 800084c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000852:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000856:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000858:	2301      	movs	r3, #1
 800085a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IR_IN_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	4810      	ldr	r0, [pc, #64]	@ (80008a4 <MX_GPIO_Init+0x154>)
 8000864:	f001 fe72 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000868:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	4808      	ldr	r0, [pc, #32]	@ (80008a0 <MX_GPIO_Init+0x150>)
 800087e:	f001 fe65 	bl	800254c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	2100      	movs	r1, #0
 8000886:	2017      	movs	r0, #23
 8000888:	f001 fe29 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800088c:	2017      	movs	r0, #23
 800088e:	f001 fe42 	bl	8002516 <HAL_NVIC_EnableIRQ>

}
 8000892:	bf00      	nop
 8000894:	3730      	adds	r7, #48	@ 0x30
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020000 	.word	0x40020000
 80008a4:	40022000 	.word	0x40022000

080008a8 <delay>:
static void delay(__IO uint32_t nCount);
#endif /* USE_Delay*/

#ifndef USE_Delay
static void delay(__IO uint32_t nCount)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]
  for(index = (100000 * nCount); index != 0; index--)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <delay+0x34>)
 80008b8:	fb02 f303 	mul.w	r3, r2, r3
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	e002      	b.n	80008c6 <delay+0x1e>
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d1f9      	bne.n	80008c0 <delay+0x18>
  {
  }
}
 80008cc:	bf00      	nop
 80008ce:	bf00      	nop
 80008d0:	3714      	adds	r7, #20
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	000186a0 	.word	0x000186a0

080008e0 <LCD_WriteReg>:

//static void PutPixel(int16_t x, int16_t y);
//static void LCD_PolyLineRelativeClosed(pPoint Points, uint16_t PointCount, uint16_t Closed);

void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	460a      	mov	r2, r1
 80008ea:	71fb      	strb	r3, [r7, #7]
 80008ec:	4613      	mov	r3, r2
 80008ee:	80bb      	strh	r3, [r7, #4]
  /* Write 16-bit Index, then Write Reg */
  LCD->LCD_REG = LCD_Reg;
 80008f0:	f04f 43d0 	mov.w	r3, #1744830464	@ 0x68000000
 80008f4:	79fa      	ldrb	r2, [r7, #7]
 80008f6:	b292      	uxth	r2, r2
 80008f8:	801a      	strh	r2, [r3, #0]
  /* Write 16-bit Reg */
  LCD->LCD_RAM = LCD_RegValue;
 80008fa:	f04f 42d0 	mov.w	r2, #1744830464	@ 0x68000000
 80008fe:	88bb      	ldrh	r3, [r7, #4]
 8000900:	8053      	strh	r3, [r2, #2]
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr

0800090e <LCD_ReadReg>:

uint16_t LCD_ReadReg(uint8_t LCD_Reg)
{
 800090e:	b480      	push	{r7}
 8000910:	b083      	sub	sp, #12
 8000912:	af00      	add	r7, sp, #0
 8000914:	4603      	mov	r3, r0
 8000916:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index (then Read Reg) */
  LCD->LCD_REG = LCD_Reg;
 8000918:	f04f 43d0 	mov.w	r3, #1744830464	@ 0x68000000
 800091c:	79fa      	ldrb	r2, [r7, #7]
 800091e:	b292      	uxth	r2, r2
 8000920:	801a      	strh	r2, [r3, #0]
  /* Read 16-bit Reg */
  return (LCD->LCD_RAM);
 8000922:	f04f 43d0 	mov.w	r3, #1744830464	@ 0x68000000
 8000926:	885b      	ldrh	r3, [r3, #2]
 8000928:	b29b      	uxth	r3, r3
}
 800092a:	4618      	mov	r0, r3
 800092c:	370c      	adds	r7, #12
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
	...

08000938 <LCD_SetFont>:

void LCD_SetFont(sFONT *fonts)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000940:	4a04      	ldr	r2, [pc, #16]	@ (8000954 <LCD_SetFont+0x1c>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6013      	str	r3, [r2, #0]
}
 8000946:	bf00      	nop
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	20000100 	.word	0x20000100

08000958 <LCD_SetCursor>:
//  /* Enable FSMC NOR/SRAM Bank3 */
//  FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
//}

void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	460a      	mov	r2, r1
 8000962:	80fb      	strh	r3, [r7, #6]
 8000964:	4613      	mov	r3, r2
 8000966:	80bb      	strh	r3, [r7, #4]
  LCD_WriteReg(LCD_REG_32, Xpos);
 8000968:	88fb      	ldrh	r3, [r7, #6]
 800096a:	4619      	mov	r1, r3
 800096c:	2020      	movs	r0, #32
 800096e:	f7ff ffb7 	bl	80008e0 <LCD_WriteReg>
  LCD_WriteReg(LCD_REG_33, Ypos);
 8000972:	88bb      	ldrh	r3, [r7, #4]
 8000974:	4619      	mov	r1, r3
 8000976:	2021      	movs	r0, #33	@ 0x21
 8000978:	f7ff ffb2 	bl	80008e0 <LCD_WriteReg>
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <LCD_WriteRAM_Prepare>:

void LCD_WriteRAM_Prepare(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  LCD->LCD_REG = LCD_REG_34;
 8000988:	f04f 43d0 	mov.w	r3, #1744830464	@ 0x68000000
 800098c:	2222      	movs	r2, #34	@ 0x22
 800098e:	801a      	strh	r2, [r3, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr

0800099a <LCD_WriteRAM>:

void LCD_WriteRAM(uint16_t RGB_Code)
{
 800099a:	b480      	push	{r7}
 800099c:	b083      	sub	sp, #12
 800099e:	af00      	add	r7, sp, #0
 80009a0:	4603      	mov	r3, r0
 80009a2:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit GRAM Reg */
  LCD->LCD_RAM = RGB_Code;
 80009a4:	f04f 42d0 	mov.w	r2, #1744830464	@ 0x68000000
 80009a8:	88fb      	ldrh	r3, [r7, #6]
 80009aa:	8053      	strh	r3, [r2, #2]
}
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <LCD_Clear>:

void LCD_Clear(uint16_t Color)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
  
  LCD_SetCursor(0x00, 0x013F); 
 80009c6:	f240 113f 	movw	r1, #319	@ 0x13f
 80009ca:	2000      	movs	r0, #0
 80009cc:	f7ff ffc4 	bl	8000958 <LCD_SetCursor>
  LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */
 80009d0:	f7ff ffd8 	bl	8000984 <LCD_WriteRAM_Prepare>
  for(index = 0; index < 76800; index++)
 80009d4:	2300      	movs	r3, #0
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	e006      	b.n	80009e8 <LCD_Clear+0x30>
  {
    LCD->LCD_RAM = Color;
 80009da:	f04f 42d0 	mov.w	r2, #1744830464	@ 0x68000000
 80009de:	88fb      	ldrh	r3, [r7, #6]
 80009e0:	8053      	strh	r3, [r2, #2]
  for(index = 0; index < 76800; index++)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	3301      	adds	r3, #1
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80009ee:	d3f4      	bcc.n	80009da <LCD_Clear+0x22>
  }  
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <LCD_Init>:

void LCD_Init(void)
{ 
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
  __IO uint32_t lcdid = 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	607b      	str	r3, [r7, #4]
//  LCD_CtrlLinesConfig();

/* Configure the FSMC Parallel interface -------------------------------------*/
//  LCD_FSMCConfig();

  HAL_Delay(50);
 8000a06:	2032      	movs	r0, #50	@ 0x32
 8000a08:	f001 fc6a 	bl	80022e0 <HAL_Delay>

  /* Read the LCD ID */
  lcdid = LCD_ReadReg(0x00);  
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	f7ff ff7e 	bl	800090e <LCD_ReadReg>
 8000a12:	4603      	mov	r3, r0
 8000a14:	607b      	str	r3, [r7, #4]

  /* Check if the LCD is ILI9320 Controller */
  if(lcdid == 0x9320)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	f249 3220 	movw	r2, #37664	@ 0x9320
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	f040 80f8 	bne.w	8000c12 <LCD_Init+0x216>
  {
    /* Start Initial Sequence ------------------------------------------------*/
    LCD_WriteReg(LCD_REG_229,0x8000); /* Set the internal vcore voltage */
 8000a22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a26:	20e5      	movs	r0, #229	@ 0xe5
 8000a28:	f7ff ff5a 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_0,  0x0001); /* Start internal OSC. */
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f7ff ff56 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_1,  0x0100); /* set SS and SM bit */
 8000a34:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a38:	2001      	movs	r0, #1
 8000a3a:	f7ff ff51 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_2,  0x0700); /* set 1 line inversion */
 8000a3e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000a42:	2002      	movs	r0, #2
 8000a44:	f7ff ff4c 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_3,  0x1030); /* set GRAM write direction and BGR=1. */
 8000a48:	f241 0130 	movw	r1, #4144	@ 0x1030
 8000a4c:	2003      	movs	r0, #3
 8000a4e:	f7ff ff47 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_4,  0x0000); /* Resize register */
 8000a52:	2100      	movs	r1, #0
 8000a54:	2004      	movs	r0, #4
 8000a56:	f7ff ff43 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_8,  0x0202); /* set the back porch and front porch */
 8000a5a:	f240 2102 	movw	r1, #514	@ 0x202
 8000a5e:	2008      	movs	r0, #8
 8000a60:	f7ff ff3e 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_9,  0x0000); /* set non-display area refresh cycle ISC[3:0] */
 8000a64:	2100      	movs	r1, #0
 8000a66:	2009      	movs	r0, #9
 8000a68:	f7ff ff3a 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_10, 0x0000); /* FMARK function */
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	200a      	movs	r0, #10
 8000a70:	f7ff ff36 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_12, 0x0000); /* RGB interface setting */
 8000a74:	2100      	movs	r1, #0
 8000a76:	200c      	movs	r0, #12
 8000a78:	f7ff ff32 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_13, 0x0000); /* Frame marker Position */
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	200d      	movs	r0, #13
 8000a80:	f7ff ff2e 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_15, 0x0000); /* RGB interface polarity */
 8000a84:	2100      	movs	r1, #0
 8000a86:	200f      	movs	r0, #15
 8000a88:	f7ff ff2a 	bl	80008e0 <LCD_WriteReg>

    /* Power On sequence -----------------------------------------------------*/
    LCD_WriteReg(LCD_REG_16, 0x0000); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2010      	movs	r0, #16
 8000a90:	f7ff ff26 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_17, 0x0000); /* DC1[2:0], DC0[2:0], VC[2:0] */
 8000a94:	2100      	movs	r1, #0
 8000a96:	2011      	movs	r0, #17
 8000a98:	f7ff ff22 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_18, 0x0000); /* VREG1OUT voltage */
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	2012      	movs	r0, #18
 8000aa0:	f7ff ff1e 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_19, 0x0000); /* VDV[4:0] for VCOM amplitude */
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	2013      	movs	r0, #19
 8000aa8:	f7ff ff1a 	bl	80008e0 <LCD_WriteReg>
    _delay_(20);                 /* Dis-charge capacitor power voltage (200ms) */
 8000aac:	2014      	movs	r0, #20
 8000aae:	f7ff fefb 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_16, 0x17B0); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 8000ab2:	f241 71b0 	movw	r1, #6064	@ 0x17b0
 8000ab6:	2010      	movs	r0, #16
 8000ab8:	f7ff ff12 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_17, 0x0137); /* DC1[2:0], DC0[2:0], VC[2:0] */
 8000abc:	f240 1137 	movw	r1, #311	@ 0x137
 8000ac0:	2011      	movs	r0, #17
 8000ac2:	f7ff ff0d 	bl	80008e0 <LCD_WriteReg>
    _delay_(5);                  /* Delay 50 ms */
 8000ac6:	2005      	movs	r0, #5
 8000ac8:	f7ff feee 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_18, 0x0139); /* VREG1OUT voltage */
 8000acc:	f240 1139 	movw	r1, #313	@ 0x139
 8000ad0:	2012      	movs	r0, #18
 8000ad2:	f7ff ff05 	bl	80008e0 <LCD_WriteReg>
    _delay_(5);                  /* Delay 50 ms */
 8000ad6:	2005      	movs	r0, #5
 8000ad8:	f7ff fee6 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_19, 0x1d00); /* VDV[4:0] for VCOM amplitude */
 8000adc:	f44f 51e8 	mov.w	r1, #7424	@ 0x1d00
 8000ae0:	2013      	movs	r0, #19
 8000ae2:	f7ff fefd 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_41, 0x0013); /* VCM[4:0] for VCOMH */
 8000ae6:	2113      	movs	r1, #19
 8000ae8:	2029      	movs	r0, #41	@ 0x29
 8000aea:	f7ff fef9 	bl	80008e0 <LCD_WriteReg>
    _delay_(5);                  /* Delay 50 ms */
 8000aee:	2005      	movs	r0, #5
 8000af0:	f7ff feda 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_32, 0x0000); /* GRAM horizontal Address */
 8000af4:	2100      	movs	r1, #0
 8000af6:	2020      	movs	r0, #32
 8000af8:	f7ff fef2 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_33, 0x0000); /* GRAM Vertical Address */
 8000afc:	2100      	movs	r1, #0
 8000afe:	2021      	movs	r0, #33	@ 0x21
 8000b00:	f7ff feee 	bl	80008e0 <LCD_WriteReg>

    /* Adjust the Gamma Curve ------------------------------------------------*/
    LCD_WriteReg(LCD_REG_48, 0x0007);
 8000b04:	2107      	movs	r1, #7
 8000b06:	2030      	movs	r0, #48	@ 0x30
 8000b08:	f7ff feea 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_49, 0x0007);
 8000b0c:	2107      	movs	r1, #7
 8000b0e:	2031      	movs	r0, #49	@ 0x31
 8000b10:	f7ff fee6 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_50, 0x0007);
 8000b14:	2107      	movs	r1, #7
 8000b16:	2032      	movs	r0, #50	@ 0x32
 8000b18:	f7ff fee2 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_53, 0x0007);
 8000b1c:	2107      	movs	r1, #7
 8000b1e:	2035      	movs	r0, #53	@ 0x35
 8000b20:	f7ff fede 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_54, 0x0007);
 8000b24:	2107      	movs	r1, #7
 8000b26:	2036      	movs	r0, #54	@ 0x36
 8000b28:	f7ff feda 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_55, 0x0700);
 8000b2c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000b30:	2037      	movs	r0, #55	@ 0x37
 8000b32:	f7ff fed5 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_56, 0x0700);
 8000b36:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000b3a:	2038      	movs	r0, #56	@ 0x38
 8000b3c:	f7ff fed0 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_57, 0x0700);
 8000b40:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000b44:	2039      	movs	r0, #57	@ 0x39
 8000b46:	f7ff fecb 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_60, 0x0700);
 8000b4a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000b4e:	203c      	movs	r0, #60	@ 0x3c
 8000b50:	f7ff fec6 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_61, 0x1F00);
 8000b54:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8000b58:	203d      	movs	r0, #61	@ 0x3d
 8000b5a:	f7ff fec1 	bl	80008e0 <LCD_WriteReg>
  
    /* Set GRAM area ---------------------------------------------------------*/
    LCD_WriteReg(LCD_REG_80, 0x0000); /* Horizontal GRAM Start Address */
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2050      	movs	r0, #80	@ 0x50
 8000b62:	f7ff febd 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_81, 0x00EF); /* Horizontal GRAM End Address */
 8000b66:	21ef      	movs	r1, #239	@ 0xef
 8000b68:	2051      	movs	r0, #81	@ 0x51
 8000b6a:	f7ff feb9 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_82, 0x0000); /* Vertical GRAM Start Address */
 8000b6e:	2100      	movs	r1, #0
 8000b70:	2052      	movs	r0, #82	@ 0x52
 8000b72:	f7ff feb5 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_83, 0x013F); /* Vertical GRAM End Address */
 8000b76:	f240 113f 	movw	r1, #319	@ 0x13f
 8000b7a:	2053      	movs	r0, #83	@ 0x53
 8000b7c:	f7ff feb0 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_96,  0x2700); /* Gate Scan Line */
 8000b80:	f44f 511c 	mov.w	r1, #9984	@ 0x2700
 8000b84:	2060      	movs	r0, #96	@ 0x60
 8000b86:	f7ff feab 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_97,  0x0001); /* NDL,VLE, REV */
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	2061      	movs	r0, #97	@ 0x61
 8000b8e:	f7ff fea7 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_106, 0x0000); /* set scrolling line */
 8000b92:	2100      	movs	r1, #0
 8000b94:	206a      	movs	r0, #106	@ 0x6a
 8000b96:	f7ff fea3 	bl	80008e0 <LCD_WriteReg>

    /* Partial Display Control -----------------------------------------------*/
    LCD_WriteReg(LCD_REG_128, 0x0000);
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	2080      	movs	r0, #128	@ 0x80
 8000b9e:	f7ff fe9f 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_129, 0x0000);
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2081      	movs	r0, #129	@ 0x81
 8000ba6:	f7ff fe9b 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_130, 0x0000);
 8000baa:	2100      	movs	r1, #0
 8000bac:	2082      	movs	r0, #130	@ 0x82
 8000bae:	f7ff fe97 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_131, 0x0000);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2083      	movs	r0, #131	@ 0x83
 8000bb6:	f7ff fe93 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_132, 0x0000);
 8000bba:	2100      	movs	r1, #0
 8000bbc:	2084      	movs	r0, #132	@ 0x84
 8000bbe:	f7ff fe8f 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_133, 0x0000);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2085      	movs	r0, #133	@ 0x85
 8000bc6:	f7ff fe8b 	bl	80008e0 <LCD_WriteReg>

    /* Panel Control ---------------------------------------------------------*/
    LCD_WriteReg(LCD_REG_144, 0x0010);
 8000bca:	2110      	movs	r1, #16
 8000bcc:	2090      	movs	r0, #144	@ 0x90
 8000bce:	f7ff fe87 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_146, 0x0000);
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	2092      	movs	r0, #146	@ 0x92
 8000bd6:	f7ff fe83 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_147, 0x0003);
 8000bda:	2103      	movs	r1, #3
 8000bdc:	2093      	movs	r0, #147	@ 0x93
 8000bde:	f7ff fe7f 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_149, 0x0110);
 8000be2:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000be6:	2095      	movs	r0, #149	@ 0x95
 8000be8:	f7ff fe7a 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_151, 0x0000);
 8000bec:	2100      	movs	r1, #0
 8000bee:	2097      	movs	r0, #151	@ 0x97
 8000bf0:	f7ff fe76 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_152, 0x0000);
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2098      	movs	r0, #152	@ 0x98
 8000bf8:	f7ff fe72 	bl	80008e0 <LCD_WriteReg>

    /* Set GRAM write direction and BGR = 1 */
    /* I/D=01 (Horizontal : increment, Vertical : decrement) */
    /* AM=1 (address is updated in vertical writing direction) */
    LCD_WriteReg(LCD_REG_3, 0x1018);
 8000bfc:	f241 0118 	movw	r1, #4120	@ 0x1018
 8000c00:	2003      	movs	r0, #3
 8000c02:	f7ff fe6d 	bl	80008e0 <LCD_WriteReg>

    LCD_WriteReg(LCD_REG_7, 0x0173); /* 262K color and display ON */  
 8000c06:	f240 1173 	movw	r1, #371	@ 0x173
 8000c0a:	2007      	movs	r0, #7
 8000c0c:	f7ff fe68 	bl	80008e0 <LCD_WriteReg>
 8000c10:	e0fa      	b.n	8000e08 <LCD_Init+0x40c>
  }
  else if(lcdid == 0x9325) /* Check if the LCD is ILI9325 Controller */
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f249 3225 	movw	r2, #37669	@ 0x9325
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	f040 80f5 	bne.w	8000e08 <LCD_Init+0x40c>
  {
    /* Start Initial Sequence ------------------------------------------------*/
    LCD_WriteReg(LCD_REG_0, 0x0001); /* Start internal OSC. */
 8000c1e:	2101      	movs	r1, #1
 8000c20:	2000      	movs	r0, #0
 8000c22:	f7ff fe5d 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_1, 0x0100); /* Set SS and SM bit */
 8000c26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	f7ff fe58 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_2, 0x0700); /* Set 1 line inversion */
 8000c30:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000c34:	2002      	movs	r0, #2
 8000c36:	f7ff fe53 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_3, 0x1018); /* Set GRAM write direction and BGR=1. */
 8000c3a:	f241 0118 	movw	r1, #4120	@ 0x1018
 8000c3e:	2003      	movs	r0, #3
 8000c40:	f7ff fe4e 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_4, 0x0000); /* Resize register */
 8000c44:	2100      	movs	r1, #0
 8000c46:	2004      	movs	r0, #4
 8000c48:	f7ff fe4a 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_8, 0x0202); /* Set the back porch and front porch */
 8000c4c:	f240 2102 	movw	r1, #514	@ 0x202
 8000c50:	2008      	movs	r0, #8
 8000c52:	f7ff fe45 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_9, 0x0000); /* Set non-display area refresh cycle ISC[3:0] */
 8000c56:	2100      	movs	r1, #0
 8000c58:	2009      	movs	r0, #9
 8000c5a:	f7ff fe41 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_10, 0x0000); /* FMARK function */
 8000c5e:	2100      	movs	r1, #0
 8000c60:	200a      	movs	r0, #10
 8000c62:	f7ff fe3d 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_12, 0x0000); /* RGB interface setting */
 8000c66:	2100      	movs	r1, #0
 8000c68:	200c      	movs	r0, #12
 8000c6a:	f7ff fe39 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_13, 0x0000); /* Frame marker Position */
 8000c6e:	2100      	movs	r1, #0
 8000c70:	200d      	movs	r0, #13
 8000c72:	f7ff fe35 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_15, 0x0000); /* RGB interface polarity */
 8000c76:	2100      	movs	r1, #0
 8000c78:	200f      	movs	r0, #15
 8000c7a:	f7ff fe31 	bl	80008e0 <LCD_WriteReg>

    /* Power On sequence -----------------------------------------------------*/
    LCD_WriteReg(LCD_REG_16, 0x0000); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 8000c7e:	2100      	movs	r1, #0
 8000c80:	2010      	movs	r0, #16
 8000c82:	f7ff fe2d 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_17, 0x0000); /* DC1[2:0], DC0[2:0], VC[2:0] */
 8000c86:	2100      	movs	r1, #0
 8000c88:	2011      	movs	r0, #17
 8000c8a:	f7ff fe29 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_18, 0x0000); /* VREG1OUT voltage */
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2012      	movs	r0, #18
 8000c92:	f7ff fe25 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_19, 0x0000); /* VDV[4:0] for VCOM amplitude */
 8000c96:	2100      	movs	r1, #0
 8000c98:	2013      	movs	r0, #19
 8000c9a:	f7ff fe21 	bl	80008e0 <LCD_WriteReg>
    _delay_(20);                      /* Dis-charge capacitor power voltage (200ms) */
 8000c9e:	2014      	movs	r0, #20
 8000ca0:	f7ff fe02 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_16, 0x17B0); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 8000ca4:	f241 71b0 	movw	r1, #6064	@ 0x17b0
 8000ca8:	2010      	movs	r0, #16
 8000caa:	f7ff fe19 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_17, 0x0137); /* DC1[2:0], DC0[2:0], VC[2:0] */
 8000cae:	f240 1137 	movw	r1, #311	@ 0x137
 8000cb2:	2011      	movs	r0, #17
 8000cb4:	f7ff fe14 	bl	80008e0 <LCD_WriteReg>
    _delay_(5);                       /* Delay 50 ms */
 8000cb8:	2005      	movs	r0, #5
 8000cba:	f7ff fdf5 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_18, 0x0139); /* VREG1OUT voltage */
 8000cbe:	f240 1139 	movw	r1, #313	@ 0x139
 8000cc2:	2012      	movs	r0, #18
 8000cc4:	f7ff fe0c 	bl	80008e0 <LCD_WriteReg>
    _delay_(5);                       /* Delay 50 ms */
 8000cc8:	2005      	movs	r0, #5
 8000cca:	f7ff fded 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_19, 0x1d00); /* VDV[4:0] for VCOM amplitude */
 8000cce:	f44f 51e8 	mov.w	r1, #7424	@ 0x1d00
 8000cd2:	2013      	movs	r0, #19
 8000cd4:	f7ff fe04 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_41, 0x0013); /* VCM[4:0] for VCOMH */
 8000cd8:	2113      	movs	r1, #19
 8000cda:	2029      	movs	r0, #41	@ 0x29
 8000cdc:	f7ff fe00 	bl	80008e0 <LCD_WriteReg>
    _delay_(5);                       /* Delay 50 ms */
 8000ce0:	2005      	movs	r0, #5
 8000ce2:	f7ff fde1 	bl	80008a8 <delay>
    LCD_WriteReg(LCD_REG_32, 0x0000); /* GRAM horizontal Address */
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	2020      	movs	r0, #32
 8000cea:	f7ff fdf9 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_33, 0x0000); /* GRAM Vertical Address */
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2021      	movs	r0, #33	@ 0x21
 8000cf2:	f7ff fdf5 	bl	80008e0 <LCD_WriteReg>

    /* Adjust the Gamma Curve (ILI9325)---------------------------------------*/
    LCD_WriteReg(LCD_REG_48, 0x0007);
 8000cf6:	2107      	movs	r1, #7
 8000cf8:	2030      	movs	r0, #48	@ 0x30
 8000cfa:	f7ff fdf1 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_49, 0x0302);
 8000cfe:	f240 3102 	movw	r1, #770	@ 0x302
 8000d02:	2031      	movs	r0, #49	@ 0x31
 8000d04:	f7ff fdec 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_50, 0x0105);
 8000d08:	f240 1105 	movw	r1, #261	@ 0x105
 8000d0c:	2032      	movs	r0, #50	@ 0x32
 8000d0e:	f7ff fde7 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_53, 0x0206);
 8000d12:	f240 2106 	movw	r1, #518	@ 0x206
 8000d16:	2035      	movs	r0, #53	@ 0x35
 8000d18:	f7ff fde2 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_54, 0x0808);
 8000d1c:	f640 0108 	movw	r1, #2056	@ 0x808
 8000d20:	2036      	movs	r0, #54	@ 0x36
 8000d22:	f7ff fddd 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_55, 0x0206);
 8000d26:	f240 2106 	movw	r1, #518	@ 0x206
 8000d2a:	2037      	movs	r0, #55	@ 0x37
 8000d2c:	f7ff fdd8 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_56, 0x0504);
 8000d30:	f240 5104 	movw	r1, #1284	@ 0x504
 8000d34:	2038      	movs	r0, #56	@ 0x38
 8000d36:	f7ff fdd3 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_57, 0x0007);
 8000d3a:	2107      	movs	r1, #7
 8000d3c:	2039      	movs	r0, #57	@ 0x39
 8000d3e:	f7ff fdcf 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_60, 0x0105);
 8000d42:	f240 1105 	movw	r1, #261	@ 0x105
 8000d46:	203c      	movs	r0, #60	@ 0x3c
 8000d48:	f7ff fdca 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_61, 0x0808);
 8000d4c:	f640 0108 	movw	r1, #2056	@ 0x808
 8000d50:	203d      	movs	r0, #61	@ 0x3d
 8000d52:	f7ff fdc5 	bl	80008e0 <LCD_WriteReg>

    /* Set GRAM area ---------------------------------------------------------*/
    LCD_WriteReg(LCD_REG_80, 0x0000); /* Horizontal GRAM Start Address */
 8000d56:	2100      	movs	r1, #0
 8000d58:	2050      	movs	r0, #80	@ 0x50
 8000d5a:	f7ff fdc1 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_81, 0x00EF); /* Horizontal GRAM End Address */
 8000d5e:	21ef      	movs	r1, #239	@ 0xef
 8000d60:	2051      	movs	r0, #81	@ 0x51
 8000d62:	f7ff fdbd 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_82, 0x0000); /* Vertical GRAM Start Address */
 8000d66:	2100      	movs	r1, #0
 8000d68:	2052      	movs	r0, #82	@ 0x52
 8000d6a:	f7ff fdb9 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_83, 0x013F); /* Vertical GRAM End Address */
 8000d6e:	f240 113f 	movw	r1, #319	@ 0x13f
 8000d72:	2053      	movs	r0, #83	@ 0x53
 8000d74:	f7ff fdb4 	bl	80008e0 <LCD_WriteReg>

    LCD_WriteReg(LCD_REG_96,  0xA700); /* Gate Scan Line(GS=1, scan direction is G320~G1) */
 8000d78:	f44f 4127 	mov.w	r1, #42752	@ 0xa700
 8000d7c:	2060      	movs	r0, #96	@ 0x60
 8000d7e:	f7ff fdaf 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_97,  0x0001); /* NDL,VLE, REV */
 8000d82:	2101      	movs	r1, #1
 8000d84:	2061      	movs	r0, #97	@ 0x61
 8000d86:	f7ff fdab 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_106, 0x0000); /* set scrolling line */
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	206a      	movs	r0, #106	@ 0x6a
 8000d8e:	f7ff fda7 	bl	80008e0 <LCD_WriteReg>

    /* Partial Display Control -----------------------------------------------*/
    LCD_WriteReg(LCD_REG_128, 0x0000);
 8000d92:	2100      	movs	r1, #0
 8000d94:	2080      	movs	r0, #128	@ 0x80
 8000d96:	f7ff fda3 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_129, 0x0000);
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2081      	movs	r0, #129	@ 0x81
 8000d9e:	f7ff fd9f 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_130, 0x0000);
 8000da2:	2100      	movs	r1, #0
 8000da4:	2082      	movs	r0, #130	@ 0x82
 8000da6:	f7ff fd9b 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_131, 0x0000);
 8000daa:	2100      	movs	r1, #0
 8000dac:	2083      	movs	r0, #131	@ 0x83
 8000dae:	f7ff fd97 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_132, 0x0000);
 8000db2:	2100      	movs	r1, #0
 8000db4:	2084      	movs	r0, #132	@ 0x84
 8000db6:	f7ff fd93 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_133, 0x0000);
 8000dba:	2100      	movs	r1, #0
 8000dbc:	2085      	movs	r0, #133	@ 0x85
 8000dbe:	f7ff fd8f 	bl	80008e0 <LCD_WriteReg>

    /* Panel Control ---------------------------------------------------------*/
    LCD_WriteReg(LCD_REG_144, 0x0010);
 8000dc2:	2110      	movs	r1, #16
 8000dc4:	2090      	movs	r0, #144	@ 0x90
 8000dc6:	f7ff fd8b 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_146, 0x0000);
 8000dca:	2100      	movs	r1, #0
 8000dcc:	2092      	movs	r0, #146	@ 0x92
 8000dce:	f7ff fd87 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_147, 0x0003);
 8000dd2:	2103      	movs	r1, #3
 8000dd4:	2093      	movs	r0, #147	@ 0x93
 8000dd6:	f7ff fd83 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_149, 0x0110);
 8000dda:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000dde:	2095      	movs	r0, #149	@ 0x95
 8000de0:	f7ff fd7e 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_151, 0x0000);
 8000de4:	2100      	movs	r1, #0
 8000de6:	2097      	movs	r0, #151	@ 0x97
 8000de8:	f7ff fd7a 	bl	80008e0 <LCD_WriteReg>
    LCD_WriteReg(LCD_REG_152, 0x0000);
 8000dec:	2100      	movs	r1, #0
 8000dee:	2098      	movs	r0, #152	@ 0x98
 8000df0:	f7ff fd76 	bl	80008e0 <LCD_WriteReg>

    /* set GRAM write direction and BGR = 1 */
    /* I/D=00 (Horizontal : increment, Vertical : decrement) */
    /* AM=1 (address is updated in vertical writing direction) */
    LCD_WriteReg(LCD_REG_3, 0x1018);
 8000df4:	f241 0118 	movw	r1, #4120	@ 0x1018
 8000df8:	2003      	movs	r0, #3
 8000dfa:	f7ff fd71 	bl	80008e0 <LCD_WriteReg>

    LCD_WriteReg(LCD_REG_7, 0x0133); /* 262K color and display ON */ 
 8000dfe:	f240 1133 	movw	r1, #307	@ 0x133
 8000e02:	2007      	movs	r0, #7
 8000e04:	f7ff fd6c 	bl	80008e0 <LCD_WriteReg>
  }
  LCD_SetFont(&Font8x8);
 8000e08:	4809      	ldr	r0, [pc, #36]	@ (8000e30 <LCD_Init+0x434>)
 8000e0a:	f7ff fd95 	bl	8000938 <LCD_SetFont>
  
  LCD_SetTextColor(TextColor);
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <LCD_Init+0x438>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	4618      	mov	r0, r3
 8000e16:	f000 f895 	bl	8000f44 <LCD_SetTextColor>
  LCD_Clear(BackColor);
 8000e1a:	4b07      	ldr	r3, [pc, #28]	@ (8000e38 <LCD_Init+0x43c>)
 8000e1c:	881b      	ldrh	r3, [r3, #0]
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fdc9 	bl	80009b8 <LCD_Clear>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000008 	.word	0x20000008
 8000e34:	20000010 	.word	0x20000010
 8000e38:	20000104 	.word	0x20000104

08000e3c <LCD_DrawChar>:

void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	603a      	str	r2, [r7, #0]
 8000e46:	80fb      	strh	r3, [r7, #6]
 8000e48:	460b      	mov	r3, r1
 8000e4a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, i = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	2300      	movs	r3, #0
 8000e52:	613b      	str	r3, [r7, #16]
  uint16_t  Xaddress = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	81fb      	strh	r3, [r7, #14]
  Xaddress = Xpos;
 8000e58:	88fb      	ldrh	r3, [r7, #6]
 8000e5a:	81fb      	strh	r3, [r7, #14]
  
  LCD_SetCursor(Xaddress, Ypos);
 8000e5c:	88ba      	ldrh	r2, [r7, #4]
 8000e5e:	89fb      	ldrh	r3, [r7, #14]
 8000e60:	4611      	mov	r1, r2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fd78 	bl	8000958 <LCD_SetCursor>
  
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	e055      	b.n	8000f1a <LCD_DrawChar+0xde>
  {
    LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */
 8000e6e:	f7ff fd89 	bl	8000984 <LCD_WriteRAM_Prepare>
    for(i = 0; i < LCD_Currentfonts->Width; i++)
 8000e72:	2300      	movs	r3, #0
 8000e74:	613b      	str	r3, [r7, #16]
 8000e76:	e03d      	b.n	8000ef4 <LCD_DrawChar+0xb8>
    {
  
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> i)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	683a      	ldr	r2, [r7, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	881b      	ldrh	r3, [r3, #0]
 8000e82:	4619      	mov	r1, r3
 8000e84:	4b2b      	ldr	r3, [pc, #172]	@ (8000f34 <LCD_DrawChar+0xf8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	889b      	ldrh	r3, [r3, #4]
 8000e8a:	4a2b      	ldr	r2, [pc, #172]	@ (8000f38 <LCD_DrawChar+0xfc>)
 8000e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e90:	08db      	lsrs	r3, r3, #3
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	00db      	lsls	r3, r3, #3
 8000e96:	2280      	movs	r2, #128	@ 0x80
 8000e98:	409a      	lsls	r2, r3
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	fa42 f303 	asr.w	r3, r2, r3
 8000ea0:	400b      	ands	r3, r1
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d104      	bne.n	8000eb0 <LCD_DrawChar+0x74>
 8000ea6:	4b23      	ldr	r3, [pc, #140]	@ (8000f34 <LCD_DrawChar+0xf8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	889b      	ldrh	r3, [r3, #4]
 8000eac:	2b0c      	cmp	r3, #12
 8000eae:	d911      	bls.n	8000ed4 <LCD_DrawChar+0x98>
        (((c[index] & (0x1 << i)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	461a      	mov	r2, r3
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	fa42 f303 	asr.w	r3, r2, r3
 8000ec2:	f003 0301 	and.w	r3, r3, #1
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> i)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d10b      	bne.n	8000ee2 <LCD_DrawChar+0xa6>
        (((c[index] & (0x1 << i)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000eca:	4b1a      	ldr	r3, [pc, #104]	@ (8000f34 <LCD_DrawChar+0xf8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	889b      	ldrh	r3, [r3, #4]
 8000ed0:	2b0c      	cmp	r3, #12
 8000ed2:	d906      	bls.n	8000ee2 <LCD_DrawChar+0xa6>

      {
        LCD_WriteRAM(BackColor);
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <LCD_DrawChar+0x100>)
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fd5d 	bl	800099a <LCD_WriteRAM>
 8000ee0:	e005      	b.n	8000eee <LCD_DrawChar+0xb2>
      }
      else
      {
        LCD_WriteRAM(TextColor);
 8000ee2:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <LCD_DrawChar+0x104>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fd56 	bl	800099a <LCD_WriteRAM>
    for(i = 0; i < LCD_Currentfonts->Width; i++)
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <LCD_DrawChar+0xf8>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	889b      	ldrh	r3, [r3, #4]
 8000efa:	461a      	mov	r2, r3
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d3ba      	bcc.n	8000e78 <LCD_DrawChar+0x3c>
      } 
    }
    Xaddress++;
 8000f02:	89fb      	ldrh	r3, [r7, #14]
 8000f04:	3301      	adds	r3, #1
 8000f06:	81fb      	strh	r3, [r7, #14]
    LCD_SetCursor(Xaddress, Ypos);
 8000f08:	88ba      	ldrh	r2, [r7, #4]
 8000f0a:	89fb      	ldrh	r3, [r7, #14]
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fd22 	bl	8000958 <LCD_SetCursor>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	3301      	adds	r3, #1
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <LCD_DrawChar+0xf8>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	88db      	ldrh	r3, [r3, #6]
 8000f20:	461a      	mov	r2, r3
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d3a2      	bcc.n	8000e6e <LCD_DrawChar+0x32>
  }
}
 8000f28:	bf00      	nop
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000100 	.word	0x20000100
 8000f38:	aaaaaaab 	.word	0xaaaaaaab
 8000f3c:	20000104 	.word	0x20000104
 8000f40:	20000010 	.word	0x20000010

08000f44 <LCD_SetTextColor>:

void LCD_SetTextColor(__IO uint16_t Color)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
  TextColor = Color;
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <LCD_SetTextColor+0x20>)
 8000f54:	801a      	strh	r2, [r3, #0]
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000010 	.word	0x20000010

08000f68 <LCD_DisplayChar>:
{
  BackColor = Color;
}

void LCD_DisplayChar(uint16_t Line, uint16_t Column, uint8_t Ascii)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	80fb      	strh	r3, [r7, #6]
 8000f72:	460b      	mov	r3, r1
 8000f74:	80bb      	strh	r3, [r7, #4]
 8000f76:	4613      	mov	r3, r2
 8000f78:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000f7a:	78fb      	ldrb	r3, [r7, #3]
 8000f7c:	3b20      	subs	r3, #32
 8000f7e:	70fb      	strb	r3, [r7, #3]
  LCD_DrawChar(Line, Column, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000f80:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <LCD_DisplayChar+0x40>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	78fb      	ldrb	r3, [r7, #3]
 8000f88:	4907      	ldr	r1, [pc, #28]	@ (8000fa8 <LCD_DisplayChar+0x40>)
 8000f8a:	6809      	ldr	r1, [r1, #0]
 8000f8c:	88c9      	ldrh	r1, [r1, #6]
 8000f8e:	fb01 f303 	mul.w	r3, r1, r3
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	441a      	add	r2, r3
 8000f96:	88b9      	ldrh	r1, [r7, #4]
 8000f98:	88fb      	ldrh	r3, [r7, #6]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff ff4e 	bl	8000e3c <LCD_DrawChar>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000100 	.word	0x20000100

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb2:	f001 f923 	bl	80021fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb6:	f000 f8a1 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fba:	f7ff fbc9 	bl	8000750 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fbe:	f000 fd21 	bl	8001a04 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000fc2:	f000 fcb3 	bl	800192c <MX_TIM2_Init>
  MX_FSMC_Init();
 8000fc6:	f7ff fae9 	bl	800059c <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2);
 8000fca:	483e      	ldr	r0, [pc, #248]	@ (80010c4 <main+0x118>)
 8000fcc:	f002 f97a 	bl	80032c4 <HAL_TIM_Base_Start>

  LCD_Init();
 8000fd0:	f7ff fd14 	bl	80009fc <LCD_Init>
  LCD_SetFont(&Font16x24); // Choose font - big or small (&Font8x8)
 8000fd4:	483c      	ldr	r0, [pc, #240]	@ (80010c8 <main+0x11c>)
 8000fd6:	f7ff fcaf 	bl	8000938 <LCD_SetFont>

  USB_Core_Init();
 8000fda:	f000 fe79 	bl	8001cd0 <USB_Core_Init>
  USB_Device_Init();
 8000fde:	f000 fee5 	bl	8001dac <USB_Device_Init>

  if (USB_OTG_FS -> GINTSTS & 1) {
 8000fe2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d007      	beq.n	8001000 <main+0x54>
	  LCD_PrintString16(220,320,"HOS",3);
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	4a36      	ldr	r2, [pc, #216]	@ (80010cc <main+0x120>)
 8000ff4:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000ff8:	20dc      	movs	r0, #220	@ 0xdc
 8000ffa:	f000 fdbe 	bl	8001b7a <LCD_PrintString16>
 8000ffe:	e006      	b.n	800100e <main+0x62>
  } else {
	  LCD_PrintString16(220,320,"DEV",3);
 8001000:	2303      	movs	r3, #3
 8001002:	4a33      	ldr	r2, [pc, #204]	@ (80010d0 <main+0x124>)
 8001004:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001008:	20dc      	movs	r0, #220	@ 0xdc
 800100a:	f000 fdb6 	bl	8001b7a <LCD_PrintString16>
  }


  uint32_t* temp = test_data_buffer;
 800100e:	4b31      	ldr	r3, [pc, #196]	@ (80010d4 <main+0x128>)
 8001010:	61fb      	str	r3, [r7, #28]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ( !HAL_GPIO_ReadPin(IR_IN_GPIO_Port, IR_IN_Pin) ) {
 8001012:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001016:	4830      	ldr	r0, [pc, #192]	@ (80010d8 <main+0x12c>)
 8001018:	f001 fc34 	bl	8002884 <HAL_GPIO_ReadPin>
	  } else {
//		  HAL_Delay(100);
//		  printf("1\n");
	  }

	  if (!cmd_proc) {
 800101c:	4b2f      	ldr	r3, [pc, #188]	@ (80010dc <main+0x130>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d125      	bne.n	8001070 <main+0xc4>
		  if (last_cmd == 0x0C) {
 8001024:	4b2e      	ldr	r3, [pc, #184]	@ (80010e0 <main+0x134>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b0c      	cmp	r3, #12
 800102a:	d10e      	bne.n	800104a <main+0x9e>
			  char chars[12] = "Pressed one!";
 800102c:	4a2d      	ldr	r2, [pc, #180]	@ (80010e4 <main+0x138>)
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	ca07      	ldmia	r2, {r0, r1, r2}
 8001034:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			  LCD_PrintString16(0,320,chars,12);
 8001038:	f107 0210 	add.w	r2, r7, #16
 800103c:	230c      	movs	r3, #12
 800103e:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001042:	2000      	movs	r0, #0
 8001044:	f000 fd99 	bl	8001b7a <LCD_PrintString16>
 8001048:	e00f      	b.n	800106a <main+0xbe>
		  } else if (last_cmd == 0x18) {
 800104a:	4b25      	ldr	r3, [pc, #148]	@ (80010e0 <main+0x134>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b18      	cmp	r3, #24
 8001050:	d10b      	bne.n	800106a <main+0xbe>
			  char chars[12] = "Pressed two!";
 8001052:	4a25      	ldr	r2, [pc, #148]	@ (80010e8 <main+0x13c>)
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	ca07      	ldmia	r2, {r0, r1, r2}
 8001058:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			  LCD_PrintString16(0,320,chars,12);
 800105c:	1d3a      	adds	r2, r7, #4
 800105e:	230c      	movs	r3, #12
 8001060:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001064:	2000      	movs	r0, #0
 8001066:	f000 fd88 	bl	8001b7a <LCD_PrintString16>
		  }
		  cmd_proc = 1;
 800106a:	4b1c      	ldr	r3, [pc, #112]	@ (80010dc <main+0x130>)
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(100);
 8001070:	2064      	movs	r0, #100	@ 0x64
 8001072:	f001 f935 	bl	80022e0 <HAL_Delay>

	  if (usb_is_configured == 1) {
 8001076:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <main+0x140>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b01      	cmp	r3, #1
 800107e:	d1c8      	bne.n	8001012 <main+0x66>
		  USB_HID_Send_Consumer_Control(0x02);
 8001080:	2002      	movs	r0, #2
 8001082:	f001 f899 	bl	80021b8 <USB_HID_Send_Consumer_Control>
		  volatile uint32_t debug_dcfg = USB_OTG_FS_IE1->DTXFSTS;
 8001086:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <main+0x144>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	603b      	str	r3, [r7, #0]
		  HAL_Delay(50); // Short press
 800108c:	2032      	movs	r0, #50	@ 0x32
 800108e:	f001 f927 	bl	80022e0 <HAL_Delay>
		   // Release
		  USB_HID_Send_Consumer_Control(0x00);
 8001092:	2000      	movs	r0, #0
 8001094:	f001 f890 	bl	80021b8 <USB_HID_Send_Consumer_Control>

		   // Wait long enough to see the effect
		  LCD_PrintString16(100,320,"command sent",13);
 8001098:	230d      	movs	r3, #13
 800109a:	4a16      	ldr	r2, [pc, #88]	@ (80010f4 <main+0x148>)
 800109c:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80010a0:	2064      	movs	r0, #100	@ 0x64
 80010a2:	f000 fd6a 	bl	8001b7a <LCD_PrintString16>
		  LCD_PrintUnsigned32Hex(130,320, loop_testing + 1);
 80010a6:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <main+0x14c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	461a      	mov	r2, r3
 80010ae:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80010b2:	2082      	movs	r0, #130	@ 0x82
 80010b4:	f000 fd8a 	bl	8001bcc <LCD_PrintUnsigned32Hex>
		  HAL_Delay(1000);
 80010b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010bc:	f001 f910 	bl	80022e0 <HAL_Delay>
	  if ( !HAL_GPIO_ReadPin(IR_IN_GPIO_Port, IR_IN_Pin) ) {
 80010c0:	e7a7      	b.n	8001012 <main+0x66>
 80010c2:	bf00      	nop
 80010c4:	2000011c 	.word	0x2000011c
 80010c8:	20000000 	.word	0x20000000
 80010cc:	080052cc 	.word	0x080052cc
 80010d0:	080052d0 	.word	0x080052d0
 80010d4:	200001dc 	.word	0x200001dc
 80010d8:	40022000 	.word	0x40022000
 80010dc:	20000012 	.word	0x20000012
 80010e0:	20000115 	.word	0x20000115
 80010e4:	080052e4 	.word	0x080052e4
 80010e8:	080052f0 	.word	0x080052f0
 80010ec:	200001d8 	.word	0x200001d8
 80010f0:	50000920 	.word	0x50000920
 80010f4:	080052d4 	.word	0x080052d4
 80010f8:	200002a8 	.word	0x200002a8

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b094      	sub	sp, #80	@ 0x50
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0320 	add.w	r3, r7, #32
 8001106:	2230      	movs	r2, #48	@ 0x30
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f003 f99a 	bl	8004444 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	f107 030c 	add.w	r3, r7, #12
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <SystemClock_Config+0xcc>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	4a27      	ldr	r2, [pc, #156]	@ (80011c8 <SystemClock_Config+0xcc>)
 800112a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001130:	4b25      	ldr	r3, [pc, #148]	@ (80011c8 <SystemClock_Config+0xcc>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <SystemClock_Config+0xd0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <SystemClock_Config+0xd0>)
 8001146:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <SystemClock_Config+0xd0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001158:	2301      	movs	r3, #1
 800115a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800115c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001160:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001162:	2302      	movs	r3, #2
 8001164:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001166:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800116a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800116c:	2319      	movs	r3, #25
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001170:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001174:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001176:	2302      	movs	r3, #2
 8001178:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800117a:	2307      	movs	r3, #7
 800117c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117e:	f107 0320 	add.w	r3, r7, #32
 8001182:	4618      	mov	r0, r3
 8001184:	f001 fbae 	bl	80028e4 <HAL_RCC_OscConfig>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800118e:	f000 f8d9 	bl	8001344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001192:	230f      	movs	r3, #15
 8001194:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001196:	2302      	movs	r3, #2
 8001198:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800119e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	2105      	movs	r1, #5
 80011b0:	4618      	mov	r0, r3
 80011b2:	f001 fe0f 	bl	8002dd4 <HAL_RCC_ClockConfig>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011bc:	f000 f8c2 	bl	8001344 <Error_Handler>
  }
}
 80011c0:	bf00      	nop
 80011c2:	3750      	adds	r7, #80	@ 0x50
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40007000 	.word	0x40007000

080011d0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == IR_IN_Pin)  // Change to your IR pin
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011e0:	f040 809b 	bne.w	800131a <HAL_GPIO_EXTI_Callback+0x14a>
    {
    	// On falling edge (IR receiver goes LOW when signal starts)
		uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 80011e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001320 <HAL_GPIO_EXTI_Callback+0x150>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ea:	617b      	str	r3, [r7, #20]
		uint32_t pulse_duration = now >= last_falling_edge_time ?
 80011ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001324 <HAL_GPIO_EXTI_Callback+0x154>)
 80011ee:	681b      	ldr	r3, [r3, #0]
								  now - last_falling_edge_time :
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d304      	bcc.n	8001200 <HAL_GPIO_EXTI_Callback+0x30>
 80011f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001324 <HAL_GPIO_EXTI_Callback+0x154>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	697a      	ldr	r2, [r7, #20]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	e004      	b.n	800120a <HAL_GPIO_EXTI_Callback+0x3a>
								  (0xFFFFFFFF - last_falling_edge_time + now);
 8001200:	4b48      	ldr	r3, [pc, #288]	@ (8001324 <HAL_GPIO_EXTI_Callback+0x154>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	1ad3      	subs	r3, r2, r3
								  now - last_falling_edge_time :
 8001208:	3b01      	subs	r3, #1
		uint32_t pulse_duration = now >= last_falling_edge_time ?
 800120a:	613b      	str	r3, [r7, #16]
		last_falling_edge_time = now;
 800120c:	4a45      	ldr	r2, [pc, #276]	@ (8001324 <HAL_GPIO_EXTI_Callback+0x154>)
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	6013      	str	r3, [r2, #0]
//		printf("Pulse: %lu\n", pulse_duration);

		// 1. Check for NEC Start Pulse (~9ms + 4.5ms = ~13.5ms between pulses)
		if (!receiving && pulse_duration > 13300 && pulse_duration < 14000) {
 8001212:	4b45      	ldr	r3, [pc, #276]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x158>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d113      	bne.n	8001242 <HAL_GPIO_EXTI_Callback+0x72>
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	f243 32f4 	movw	r2, #13300	@ 0x33f4
 8001220:	4293      	cmp	r3, r2
 8001222:	d90e      	bls.n	8001242 <HAL_GPIO_EXTI_Callback+0x72>
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	f243 62af 	movw	r2, #13999	@ 0x36af
 800122a:	4293      	cmp	r3, r2
 800122c:	d809      	bhi.n	8001242 <HAL_GPIO_EXTI_Callback+0x72>
			// Detected leading LOW pulse (~9ms)
			receiving = 1;
 800122e:	4b3e      	ldr	r3, [pc, #248]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x158>)
 8001230:	2201      	movs	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
			bit_index = 0;
 8001234:	4b3d      	ldr	r3, [pc, #244]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
			ir_data = 0;
 800123a:	4b3d      	ldr	r3, [pc, #244]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
			return;
 8001240:	e06b      	b.n	800131a <HAL_GPIO_EXTI_Callback+0x14a>
		}

		// 2. Decode bits if receiving
		if (receiving)
 8001242:	4b39      	ldr	r3, [pc, #228]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x158>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d067      	beq.n	800131a <HAL_GPIO_EXTI_Callback+0x14a>
		{
			// NEC protocol sends 560us LOW + variable HIGH
			if (pulse_duration >= 2200 && pulse_duration <= 2350) {
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	f640 0297 	movw	r2, #2199	@ 0x897
 8001250:	4293      	cmp	r3, r2
 8001252:	d910      	bls.n	8001276 <HAL_GPIO_EXTI_Callback+0xa6>
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	f640 122e 	movw	r2, #2350	@ 0x92e
 800125a:	4293      	cmp	r3, r2
 800125c:	d80b      	bhi.n	8001276 <HAL_GPIO_EXTI_Callback+0xa6>
				// Bit = 1
				ir_data |= (1UL << bit_index);
 800125e:	4b33      	ldr	r3, [pc, #204]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	2301      	movs	r3, #1
 8001266:	fa03 f202 	lsl.w	r2, r3, r2
 800126a:	4b31      	ldr	r3, [pc, #196]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4313      	orrs	r3, r2
 8001270:	4a2f      	ldr	r2, [pc, #188]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	e013      	b.n	800129e <HAL_GPIO_EXTI_Callback+0xce>
			}
			else if (pulse_duration >= 1100 && pulse_duration <= 1250) {
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	f240 424b 	movw	r2, #1099	@ 0x44b
 800127c:	4293      	cmp	r3, r2
 800127e:	d904      	bls.n	800128a <HAL_GPIO_EXTI_Callback+0xba>
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8001286:	4293      	cmp	r3, r2
 8001288:	d909      	bls.n	800129e <HAL_GPIO_EXTI_Callback+0xce>
				// Bit = 0  already zeroed in ir_data
			}
			else {
				// Invalid pulse  reset frame
				receiving = 0;
 800128a:	4b27      	ldr	r3, [pc, #156]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x158>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
				bit_index = 0;
 8001290:	4b26      	ldr	r3, [pc, #152]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
				ir_data = 0;
 8001296:	4b26      	ldr	r3, [pc, #152]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
				return;
 800129c:	e03d      	b.n	800131a <HAL_GPIO_EXTI_Callback+0x14a>
			}

			bit_index++;
 800129e:	4b23      	ldr	r3, [pc, #140]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	3301      	adds	r3, #1
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4b21      	ldr	r3, [pc, #132]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 80012a8:	701a      	strb	r2, [r3, #0]

			// 3. Full 32-bit code received
			if (bit_index >= 32)
 80012aa:	4b20      	ldr	r3, [pc, #128]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b1f      	cmp	r3, #31
 80012b0:	d933      	bls.n	800131a <HAL_GPIO_EXTI_Callback+0x14a>
			{
				receiving = 0;
 80012b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x158>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]

				// Decode and verify
				uint8_t addr      = (ir_data >> 0) & 0xFF;
 80012b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	73fb      	strb	r3, [r7, #15]
				uint8_t addr_inv  = (ir_data >> 8) & 0xFF;
 80012be:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	0a1b      	lsrs	r3, r3, #8
 80012c4:	73bb      	strb	r3, [r7, #14]
				uint8_t cmd       = (ir_data >> 16) & 0xFF;
 80012c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	0c1b      	lsrs	r3, r3, #16
 80012cc:	737b      	strb	r3, [r7, #13]
				uint8_t cmd_inv   = (ir_data >> 24) & 0xFF;
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	0e1b      	lsrs	r3, r3, #24
 80012d4:	733b      	strb	r3, [r7, #12]

				if ((addr ^ addr_inv) == 0xFF && (cmd ^ cmd_inv) == 0xFF)
 80012d6:	7bfa      	ldrb	r2, [r7, #15]
 80012d8:	7bbb      	ldrb	r3, [r7, #14]
 80012da:	4053      	eors	r3, r2
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2bff      	cmp	r3, #255	@ 0xff
 80012e0:	d112      	bne.n	8001308 <HAL_GPIO_EXTI_Callback+0x138>
 80012e2:	7b7a      	ldrb	r2, [r7, #13]
 80012e4:	7b3b      	ldrb	r3, [r7, #12]
 80012e6:	4053      	eors	r3, r2
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2bff      	cmp	r3, #255	@ 0xff
 80012ec:	d10c      	bne.n	8001308 <HAL_GPIO_EXTI_Callback+0x138>
				{
					printf("NEC Address: 0x%02X, Command: 0x%02X\n", addr, cmd);
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	7b7a      	ldrb	r2, [r7, #13]
 80012f2:	4619      	mov	r1, r3
 80012f4:	480f      	ldr	r0, [pc, #60]	@ (8001334 <HAL_GPIO_EXTI_Callback+0x164>)
 80012f6:	f002 ff27 	bl	8004148 <iprintf>
					last_cmd = cmd;
 80012fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001338 <HAL_GPIO_EXTI_Callback+0x168>)
 80012fc:	7b7b      	ldrb	r3, [r7, #13]
 80012fe:	7013      	strb	r3, [r2, #0]
					cmd_proc = 0;
 8001300:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <HAL_GPIO_EXTI_Callback+0x16c>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
 8001306:	e002      	b.n	800130e <HAL_GPIO_EXTI_Callback+0x13e>
				}
				else
				{
					printf("Invalid NEC code received\n");
 8001308:	480d      	ldr	r0, [pc, #52]	@ (8001340 <HAL_GPIO_EXTI_Callback+0x170>)
 800130a:	f002 ff85 	bl	8004218 <puts>
				}

				ir_data = 0;
 800130e:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <HAL_GPIO_EXTI_Callback+0x160>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
				bit_index = 0;
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001316:	2200      	movs	r2, #0
 8001318:	701a      	strb	r2, [r3, #0]
			}
		}

    }
}
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	2000011c 	.word	0x2000011c
 8001324:	20000108 	.word	0x20000108
 8001328:	20000114 	.word	0x20000114
 800132c:	2000010c 	.word	0x2000010c
 8001330:	20000110 	.word	0x20000110
 8001334:	080052fc 	.word	0x080052fc
 8001338:	20000115 	.word	0x20000115
 800133c:	20000012 	.word	0x20000012
 8001340:	08005324 	.word	0x08005324

08001344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001348:	b672      	cpsid	i
}
 800134a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <Error_Handler+0x8>

08001350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <HAL_MspInit+0x4c>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	4a0f      	ldr	r2, [pc, #60]	@ (800139c <HAL_MspInit+0x4c>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001364:	6453      	str	r3, [r2, #68]	@ 0x44
 8001366:	4b0d      	ldr	r3, [pc, #52]	@ (800139c <HAL_MspInit+0x4c>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	603b      	str	r3, [r7, #0]
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <HAL_MspInit+0x4c>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137a:	4a08      	ldr	r2, [pc, #32]	@ (800139c <HAL_MspInit+0x4c>)
 800137c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001380:	6413      	str	r3, [r2, #64]	@ 0x40
 8001382:	4b06      	ldr	r3, [pc, #24]	@ (800139c <HAL_MspInit+0x4c>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800138e:	2007      	movs	r0, #7
 8001390:	f001 f89a 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40023800 	.word	0x40023800

080013a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <NMI_Handler+0x4>

080013a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <HardFault_Handler+0x4>

080013b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <MemManage_Handler+0x4>

080013b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <BusFault_Handler+0x4>

080013c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <UsageFault_Handler+0x4>

080013c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr

080013f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013f6:	f000 ff53 	bl	80022a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}

080013fe <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_IN_Pin);
 8001402:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001406:	f001 fa55 	bl	80028b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <OTG_FS_IRQHandler>:

/* USER CODE BEGIN 1 */

void OTG_FS_IRQHandler(void) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b092      	sub	sp, #72	@ 0x48
 8001414:	af00      	add	r7, sp, #0

    uint32_t status = USB_OTG_FS->GINTSTS;
 8001416:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800141a:	695b      	ldr	r3, [r3, #20]
 800141c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (status & USB_OTG_GINTSTS_USBSUSP) {
 800141e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001424:	2b00      	cmp	r3, #0
 8001426:	d008      	beq.n	800143a <OTG_FS_IRQHandler+0x2a>
		USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_USBSUSP; // Clear flag
 8001428:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800142c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001430:	615a      	str	r2, [r3, #20]

		usb_is_configured = 0; // <--- STOP SENDING
 8001432:	4b97      	ldr	r3, [pc, #604]	@ (8001690 <OTG_FS_IRQHandler+0x280>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]

		// Optional: Put MCU to low power mode here
		return;
 8001438:	e1b6      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
	}

    if (status & USB_OTG_GINTSTS_USBRST) {
 800143a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800143c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d00d      	beq.n	8001460 <OTG_FS_IRQHandler+0x50>
    	USB_OTG_FS->GINTSTS |= USB_OTG_GINTSTS_USBRST; // clear interrupt
 8001444:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800144e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001452:	6153      	str	r3, [r2, #20]

    	usb_is_configured = 0;
 8001454:	4b8e      	ldr	r3, [pc, #568]	@ (8001690 <OTG_FS_IRQHandler+0x280>)
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]

    	USB_Post_Reset_Pre_Enum();
 800145a:	f000 fd0d 	bl	8001e78 <USB_Post_Reset_Pre_Enum>

    	return;
 800145e:	e1a3      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
    }

    if (status & USB_OTG_GINTSTS_ENUMDNE) {
 8001460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001462:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d037      	beq.n	80014da <OTG_FS_IRQHandler+0xca>
    	USB_OTG_FS->GINTSTS |= USB_OTG_GINTSTS_ENUMDNE; // clear interrupt
 800146a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001474:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001478:	6153      	str	r3, [r2, #20]
    	enum_speed = (USB_OTG_FS_D ->DSTS >> 1) & 0x3;
 800147a:	4b86      	ldr	r3, [pc, #536]	@ (8001694 <OTG_FS_IRQHandler+0x284>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	085b      	lsrs	r3, r3, #1
 8001480:	f003 0303 	and.w	r3, r3, #3
 8001484:	4a84      	ldr	r2, [pc, #528]	@ (8001698 <OTG_FS_IRQHandler+0x288>)
 8001486:	6013      	str	r3, [r2, #0]

    	// ENDPOINT 0 PRE-ACTIVATION --

    	USB_OTG_FS -> GINTMSK |= USB_OTG_GINTMSK_OEPINT; // Unmasked Out endpoints interrupt (OEPINT)
 8001488:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001492:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001496:	6193      	str	r3, [r2, #24]
    	USB_OTG_FS -> GINTMSK |= USB_OTG_GINTMSK_IEPINT; // Unmasked In endpoints interrupt (IEPINT)
 8001498:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80014a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014a6:	6193      	str	r3, [r2, #24]
    	USB_OTG_FS_D -> DOEPMSK |= (1 << 1); // Endpoint disabled interrupt mask unmasked
 80014a8:	4b7a      	ldr	r3, [pc, #488]	@ (8001694 <OTG_FS_IRQHandler+0x284>)
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	4a79      	ldr	r2, [pc, #484]	@ (8001694 <OTG_FS_IRQHandler+0x284>)
 80014ae:	f043 0302 	orr.w	r3, r3, #2
 80014b2:	6153      	str	r3, [r2, #20]
    	USB_OTG_FS_D -> DIEPMSK |= (1 << 1); //  Endpoint disabled interrupt mask unmasked
 80014b4:	4b77      	ldr	r3, [pc, #476]	@ (8001694 <OTG_FS_IRQHandler+0x284>)
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	4a76      	ldr	r2, [pc, #472]	@ (8001694 <OTG_FS_IRQHandler+0x284>)
 80014ba:	f043 0302 	orr.w	r3, r3, #2
 80014be:	6113      	str	r3, [r2, #16]

    	USB_OTG_FS_OE0-> DOEPCTL |= (0b01); // Maximum Packet size
 80014c0:	4b76      	ldr	r3, [pc, #472]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a75      	ldr	r2, [pc, #468]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	6013      	str	r3, [r2, #0]
    	USB_OTG_FS_IE0-> DIEPCTL |= (0b01); // Maximum Packet size
 80014cc:	4b74      	ldr	r3, [pc, #464]	@ (80016a0 <OTG_FS_IRQHandler+0x290>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a73      	ldr	r2, [pc, #460]	@ (80016a0 <OTG_FS_IRQHandler+0x290>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6013      	str	r3, [r2, #0]

    	return;
 80014d8:	e166      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
    }

    if (status & USB_OTG_GINTSTS_RXFLVL) {
 80014da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014dc:	f003 0310 	and.w	r3, r3, #16
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80a6 	beq.w	8001632 <OTG_FS_IRQHandler+0x222>
    	USB_OTG_FS -> GINTMSK &= ~(1 << 4);
 80014e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80014f0:	f023 0310 	bic.w	r3, r3, #16
 80014f4:	6193      	str	r3, [r2, #24]

    	uint32_t rx = USB_OTG_FS->GRXSTSP;
 80014f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
		uint32_t epnum  =  rx        & 0x0F;
 80014fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001500:	f003 030f 	and.w	r3, r3, #15
 8001504:	623b      	str	r3, [r7, #32]
		uint32_t bcnt   = (rx >> 4)  & 0x7FF;
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	091b      	lsrs	r3, r3, #4
 800150a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800150e:	61fb      	str	r3, [r7, #28]
		uint32_t dpid   = (rx >> 15) & 0x03;
 8001510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001512:	0bdb      	lsrs	r3, r3, #15
 8001514:	f003 0303 	and.w	r3, r3, #3
 8001518:	61bb      	str	r3, [r7, #24]
		uint32_t pktsts = (rx >> 17) & 0x0F;
 800151a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151c:	0c5b      	lsrs	r3, r3, #17
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	617b      	str	r3, [r7, #20]

		if (pktsts == 6) { // 0 <4:1 <8:2
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	2b06      	cmp	r3, #6
 8001528:	d12d      	bne.n	8001586 <OTG_FS_IRQHandler+0x176>

			USB_OTG_FS->GRSTCTL = (1 << 5) | (0 << 6); // Bit 5: TxFIFO Flush, Bits 10:6: FIFO Num
 800152a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800152e:	2220      	movs	r2, #32
 8001530:	611a      	str	r2, [r3, #16]
			while (USB_OTG_FS->GRSTCTL & (1 << 5));      // Wait for flush to clear
 8001532:	bf00      	nop
 8001534:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	f003 0320 	and.w	r3, r3, #32
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1f8      	bne.n	8001534 <OTG_FS_IRQHandler+0x124>

			// SETUP packet received with data
			for (int i = 0; i < (bcnt + 3) / 4; i++) {
 8001542:	2300      	movs	r3, #0
 8001544:	647b      	str	r3, [r7, #68]	@ 0x44
 8001546:	e010      	b.n	800156a <OTG_FS_IRQHandler+0x15a>
				if (i < 2) { // We only expect 8 bytes (2 words) for Setup
 8001548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800154a:	2b01      	cmp	r3, #1
 800154c:	dc06      	bgt.n	800155c <OTG_FS_IRQHandler+0x14c>
					setup_data_buffer[i] = USB_OTG_FS_RX_FIFO[0];
 800154e:	4b55      	ldr	r3, [pc, #340]	@ (80016a4 <OTG_FS_IRQHandler+0x294>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	4955      	ldr	r1, [pc, #340]	@ (80016a8 <OTG_FS_IRQHandler+0x298>)
 8001554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800155a:	e003      	b.n	8001564 <OTG_FS_IRQHandler+0x154>
//					LCD_PrintUnsigned32Hex(i*20 + 30,320,setup_data_buffer[i]);
				} else {
					volatile uint32_t trash = USB_OTG_FS_RX_FIFO[0]; // Flush rest
 800155c:	4b51      	ldr	r3, [pc, #324]	@ (80016a4 <OTG_FS_IRQHandler+0x294>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	613b      	str	r3, [r7, #16]
					(void)trash;
 8001562:	693b      	ldr	r3, [r7, #16]
			for (int i = 0; i < (bcnt + 3) / 4; i++) {
 8001564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001566:	3301      	adds	r3, #1
 8001568:	647b      	str	r3, [r7, #68]	@ 0x44
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3303      	adds	r3, #3
 800156e:	089a      	lsrs	r2, r3, #2
 8001570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001572:	429a      	cmp	r2, r3
 8001574:	d8e8      	bhi.n	8001548 <OTG_FS_IRQHandler+0x138>
				}
			}

			LCD_PrintString16(0, 320, "PKT 6 ", 6);
 8001576:	2306      	movs	r3, #6
 8001578:	4a4c      	ldr	r2, [pc, #304]	@ (80016ac <OTG_FS_IRQHandler+0x29c>)
 800157a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800157e:	2000      	movs	r0, #0
 8001580:	f000 fafb 	bl	8001b7a <LCD_PrintString16>
 8001584:	e04c      	b.n	8001620 <OTG_FS_IRQHandler+0x210>
		} else if (pktsts == 4) {
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2b04      	cmp	r3, #4
 800158a:	d108      	bne.n	800159e <OTG_FS_IRQHandler+0x18e>
			// SETUP transaction completed
			USB_Setup_Process();
 800158c:	f000 fd1e 	bl	8001fcc <USB_Setup_Process>

			LCD_PrintString16(0, 200, "PKT 4 ", 6);
 8001590:	2306      	movs	r3, #6
 8001592:	4a47      	ldr	r2, [pc, #284]	@ (80016b0 <OTG_FS_IRQHandler+0x2a0>)
 8001594:	21c8      	movs	r1, #200	@ 0xc8
 8001596:	2000      	movs	r0, #0
 8001598:	f000 faef 	bl	8001b7a <LCD_PrintString16>
 800159c:	e040      	b.n	8001620 <OTG_FS_IRQHandler+0x210>

		} else if (pktsts == 2) {
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d110      	bne.n	80015c6 <OTG_FS_IRQHandler+0x1b6>
			// OUT data packet received
			for(int i=0; i < (bcnt+3)/4; i++) { volatile uint32_t t = USB_OTG_FS_RX_FIFO[0]; (void)t; } // Flush OUT data
 80015a4:	2300      	movs	r3, #0
 80015a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80015a8:	e006      	b.n	80015b8 <OTG_FS_IRQHandler+0x1a8>
 80015aa:	4b3e      	ldr	r3, [pc, #248]	@ (80016a4 <OTG_FS_IRQHandler+0x294>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015b4:	3301      	adds	r3, #1
 80015b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	3303      	adds	r3, #3
 80015bc:	089a      	lsrs	r2, r3, #2
 80015be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d8f2      	bhi.n	80015aa <OTG_FS_IRQHandler+0x19a>
 80015c4:	e02c      	b.n	8001620 <OTG_FS_IRQHandler+0x210>

		} else if (pktsts == 3) {
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	2b03      	cmp	r3, #3
 80015ca:	d116      	bne.n	80015fa <OTG_FS_IRQHandler+0x1ea>
			// OUT transfer completed
			for(int i=0; i < (bcnt+3)/4; i++) { volatile uint32_t t = USB_OTG_FS_RX_FIFO[0]; (void)t; } // Flush OUT data
 80015cc:	2300      	movs	r3, #0
 80015ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015d0:	e006      	b.n	80015e0 <OTG_FS_IRQHandler+0x1d0>
 80015d2:	4b34      	ldr	r3, [pc, #208]	@ (80016a4 <OTG_FS_IRQHandler+0x294>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015dc:	3301      	adds	r3, #1
 80015de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	3303      	adds	r3, #3
 80015e4:	089a      	lsrs	r2, r3, #2
 80015e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d8f2      	bhi.n	80015d2 <OTG_FS_IRQHandler+0x1c2>
			LCD_PrintString16(0, 100, "PKT 3 ", 6);
 80015ec:	2306      	movs	r3, #6
 80015ee:	4a31      	ldr	r2, [pc, #196]	@ (80016b4 <OTG_FS_IRQHandler+0x2a4>)
 80015f0:	2164      	movs	r1, #100	@ 0x64
 80015f2:	2000      	movs	r0, #0
 80015f4:	f000 fac1 	bl	8001b7a <LCD_PrintString16>
 80015f8:	e012      	b.n	8001620 <OTG_FS_IRQHandler+0x210>

		} else if (pktsts == 1) {
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d10f      	bne.n	8001620 <OTG_FS_IRQHandler+0x210>
			// Global NAK
			for(int i=0; i < (bcnt+3)/4; i++) { volatile uint32_t t = USB_OTG_FS_RX_FIFO[0]; (void)t; } // Flush OUT data
 8001600:	2300      	movs	r3, #0
 8001602:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001604:	e006      	b.n	8001614 <OTG_FS_IRQHandler+0x204>
 8001606:	4b27      	ldr	r3, [pc, #156]	@ (80016a4 <OTG_FS_IRQHandler+0x294>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001610:	3301      	adds	r3, #1
 8001612:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	3303      	adds	r3, #3
 8001618:	089a      	lsrs	r2, r3, #2
 800161a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800161c:	429a      	cmp	r2, r3
 800161e:	d8f2      	bhi.n	8001606 <OTG_FS_IRQHandler+0x1f6>
		}

//		LCD_PrintUnsigned32Hex(0,320,rx_fifo_pop);
    	USB_OTG_FS -> GINTMSK |= (1 << 4);
 8001620:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800162a:	f043 0310 	orr.w	r3, r3, #16
 800162e:	6193      	str	r3, [r2, #24]

    	return;
 8001630:	e0ba      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
    }

    if (status & USB_OTG_GINTSTS_OEPINT) {
 8001632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001634:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d03d      	beq.n	80016b8 <OTG_FS_IRQHandler+0x2a8>
    	uint32_t ep_int = USB_OTG_FS_D -> DAINT;
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <OTG_FS_IRQHandler+0x284>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	62fb      	str	r3, [r7, #44]	@ 0x2c
    	if (ep_int & (1 << 16)) {
 8001642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001648:	2b00      	cmp	r3, #0
 800164a:	f000 80a8 	beq.w	800179e <OTG_FS_IRQHandler+0x38e>
    		// Out endpoint 0
    		if (USB_OTG_FS_OE0 -> DOEPINT & (1 << 3)) {
 800164e:	4b13      	ldr	r3, [pc, #76]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f003 0308 	and.w	r3, r3, #8
 8001656:	2b00      	cmp	r3, #0
 8001658:	d00c      	beq.n	8001674 <OTG_FS_IRQHandler+0x264>
    			// SETUP phase done
    			uint32_t setup_packet_count = (USB_OTG_FS_OE0 -> DOEPTSIZ & (0b11 << 29)) >> 29;
 800165a:	4b10      	ldr	r3, [pc, #64]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 800165c:	691b      	ldr	r3, [r3, #16]
 800165e:	0f5b      	lsrs	r3, r3, #29
 8001660:	f003 0303 	and.w	r3, r3, #3
 8001664:	62bb      	str	r3, [r7, #40]	@ 0x28

    			USB_OTG_FS_OE0 -> DOEPINT |= (1 << 3); // clearing bit
 8001666:	4b0d      	ldr	r3, [pc, #52]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	4a0c      	ldr	r2, [pc, #48]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 800166c:	f043 0308 	orr.w	r3, r3, #8
 8001670:	6093      	str	r3, [r2, #8]
    			// Out Transfer completed
    			USB_OTG_FS_OE0 -> DOEPINT |= (1 << 0); // clearing bit
    		}
    	}

    	return;
 8001672:	e094      	b.n	800179e <OTG_FS_IRQHandler+0x38e>
    		} else if (USB_OTG_FS_OE0 -> DOEPINT & (1 << 0)) {
 8001674:	4b09      	ldr	r3, [pc, #36]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	f003 0301 	and.w	r3, r3, #1
 800167c:	2b00      	cmp	r3, #0
 800167e:	f000 808e 	beq.w	800179e <OTG_FS_IRQHandler+0x38e>
    			USB_OTG_FS_OE0 -> DOEPINT |= (1 << 0); // clearing bit
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	4a05      	ldr	r2, [pc, #20]	@ (800169c <OTG_FS_IRQHandler+0x28c>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6093      	str	r3, [r2, #8]
    	return;
 800168e:	e086      	b.n	800179e <OTG_FS_IRQHandler+0x38e>
 8001690:	200001d8 	.word	0x200001d8
 8001694:	50000800 	.word	0x50000800
 8001698:	200001ac 	.word	0x200001ac
 800169c:	50000b00 	.word	0x50000b00
 80016a0:	50000900 	.word	0x50000900
 80016a4:	50001000 	.word	0x50001000
 80016a8:	200001b0 	.word	0x200001b0
 80016ac:	08005340 	.word	0x08005340
 80016b0:	08005348 	.word	0x08005348
 80016b4:	08005350 	.word	0x08005350
    }

    if (status & USB_OTG_GINTSTS_IEPINT) {
 80016b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d039      	beq.n	8001736 <OTG_FS_IRQHandler+0x326>
		// Read the DAINT register to see which IN endpoint triggered
		uint32_t ep_int = USB_OTG_FS_D->DAINT;
 80016c2:	4b3b      	ldr	r3, [pc, #236]	@ (80017b0 <OTG_FS_IRQHandler+0x3a0>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	633b      	str	r3, [r7, #48]	@ 0x30

		if (ep_int & (1 << 0)) { // If Endpoint 0 IN triggered
 80016c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d014      	beq.n	80016fc <OTG_FS_IRQHandler+0x2ec>
			// Read DIEPINT to see source (XFRC - Transfer Complete)
			if (USB_OTG_FS_IE0->DIEPINT & (1 << 0)) {
 80016d2:	4b38      	ldr	r3, [pc, #224]	@ (80017b4 <OTG_FS_IRQHandler+0x3a4>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d005      	beq.n	80016ea <OTG_FS_IRQHandler+0x2da>
				USB_OTG_FS_IE0->DIEPINT |= (1 << 0);    // Clear the XFRC interrupt bit
 80016de:	4b35      	ldr	r3, [pc, #212]	@ (80017b4 <OTG_FS_IRQHandler+0x3a4>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	4a34      	ldr	r2, [pc, #208]	@ (80017b4 <OTG_FS_IRQHandler+0x3a4>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6093      	str	r3, [r2, #8]
			}

			if (USB_OTG_FS_IE0->DIEPINT & (1 << 3)) { // Timeout
 80016ea:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <OTG_FS_IRQHandler+0x3a4>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d002      	beq.n	80016fc <OTG_FS_IRQHandler+0x2ec>
				 USB_OTG_FS_IE0->DIEPINT = (1 << 3);
 80016f6:	4b2f      	ldr	r3, [pc, #188]	@ (80017b4 <OTG_FS_IRQHandler+0x3a4>)
 80016f8:	2208      	movs	r2, #8
 80016fa:	609a      	str	r2, [r3, #8]
			}
		}

		if (ep_int & (1 << 1)) { // Check Bit 1 for EP1
 80016fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d04d      	beq.n	80017a2 <OTG_FS_IRQHandler+0x392>
			// Read EP1 Interrupt Status
			if (USB_OTG_FS_IE1->DIEPINT & (1 << 0)) { // XFRC: Transfer Completed
 8001706:	4b2c      	ldr	r3, [pc, #176]	@ (80017b8 <OTG_FS_IRQHandler+0x3a8>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	d007      	beq.n	8001722 <OTG_FS_IRQHandler+0x312>
				// Clear the interrupt bit so the CPU can return to main()
				loop_testing++;
 8001712:	4b2a      	ldr	r3, [pc, #168]	@ (80017bc <OTG_FS_IRQHandler+0x3ac>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	3301      	adds	r3, #1
 8001718:	4a28      	ldr	r2, [pc, #160]	@ (80017bc <OTG_FS_IRQHandler+0x3ac>)
 800171a:	6013      	str	r3, [r2, #0]
				USB_OTG_FS_IE1->DIEPINT = (1 << 0);
 800171c:	4b26      	ldr	r3, [pc, #152]	@ (80017b8 <OTG_FS_IRQHandler+0x3a8>)
 800171e:	2201      	movs	r2, #1
 8001720:	609a      	str	r2, [r3, #8]
			}

			// Also clear Timeout or other errors if they occur
			if (USB_OTG_FS_IE1->DIEPINT & (1 << 3)) { // Timeout
 8001722:	4b25      	ldr	r3, [pc, #148]	@ (80017b8 <OTG_FS_IRQHandler+0x3a8>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f003 0308 	and.w	r3, r3, #8
 800172a:	2b00      	cmp	r3, #0
 800172c:	d039      	beq.n	80017a2 <OTG_FS_IRQHandler+0x392>
				 USB_OTG_FS_IE1->DIEPINT = (1 << 3);
 800172e:	4b22      	ldr	r3, [pc, #136]	@ (80017b8 <OTG_FS_IRQHandler+0x3a8>)
 8001730:	2208      	movs	r2, #8
 8001732:	609a      	str	r2, [r3, #8]
			}
		}

		return;
 8001734:	e035      	b.n	80017a2 <OTG_FS_IRQHandler+0x392>
	}

    if (status & USB_OTG_GINTSTS_BOUTNAKEFF) {
 8001736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800173c:	2b00      	cmp	r3, #0
 800173e:	d132      	bne.n	80017a6 <OTG_FS_IRQHandler+0x396>
    	return;
    }

    if (status & USB_OTG_GINTSTS_SOF) {
 8001740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	2b00      	cmp	r3, #0
 8001748:	d008      	beq.n	800175c <OTG_FS_IRQHandler+0x34c>
    	USB_OTG_FS->GINTSTS |= USB_OTG_GINTSTS_SOF;
 800174a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800174e:	695b      	ldr	r3, [r3, #20]
 8001750:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001754:	f043 0308 	orr.w	r3, r3, #8
 8001758:	6153      	str	r3, [r2, #20]
    	return;
 800175a:	e025      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
    }

    if (status & USB_OTG_GINTSTS_PTXFE ) { // PTXFE: Periodic TxFIFO Empty
 800175c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800175e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d008      	beq.n	8001778 <OTG_FS_IRQHandler+0x368>
		USB_OTG_FS->GINTMSK &= ~(1 << 26); // Disable the mask
 8001766:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001770:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001774:	6193      	str	r3, [r2, #24]
    	return;
 8001776:	e017      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
	}

	if (status & USB_OTG_GINTSTS_NPTXFE) { // NPTXFE: Non-Periodic TxFIFO Empty
 8001778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	2b00      	cmp	r3, #0
 8001780:	d008      	beq.n	8001794 <OTG_FS_IRQHandler+0x384>
		USB_OTG_FS->GINTMSK &= ~(1 << 5); // Disable the mask
 8001782:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800178c:	f023 0320 	bic.w	r3, r3, #32
 8001790:	6193      	str	r3, [r2, #24]
    	return;
 8001792:	e009      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
	}

    if (status & USB_OTG_GINTSTS_EOPF) {
 8001794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001796:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800179a:	2b00      	cmp	r3, #0
 800179c:	e004      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
    	return;
 800179e:	bf00      	nop
 80017a0:	e002      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
		return;
 80017a2:	bf00      	nop
 80017a4:	e000      	b.n	80017a8 <OTG_FS_IRQHandler+0x398>
    	return;
 80017a6:	bf00      	nop
    	return;
    }
}
 80017a8:	3748      	adds	r7, #72	@ 0x48
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	50000800 	.word	0x50000800
 80017b4:	50000900 	.word	0x50000900
 80017b8:	50000920 	.word	0x50000920
 80017bc:	200002a8 	.word	0x200002a8

080017c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	e00a      	b.n	80017e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017d2:	f3af 8000 	nop.w
 80017d6:	4601      	mov	r1, r0
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	1c5a      	adds	r2, r3, #1
 80017dc:	60ba      	str	r2, [r7, #8]
 80017de:	b2ca      	uxtb	r2, r1
 80017e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3301      	adds	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	dbf0      	blt.n	80017d2 <_read+0x12>
  }

  return len;
 80017f0:	687b      	ldr	r3, [r7, #4]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b086      	sub	sp, #24
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	e009      	b.n	8001820 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	1c5a      	adds	r2, r3, #1
 8001810:	60ba      	str	r2, [r7, #8]
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	3301      	adds	r3, #1
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	dbf1      	blt.n	800180c <_write+0x12>
  }
  return len;
 8001828:	687b      	ldr	r3, [r7, #4]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_close>:

int _close(int file)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183e:	4618      	mov	r0, r3
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
 8001852:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800185a:	605a      	str	r2, [r3, #4]
  return 0;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <_isatty>:

int _isatty(int file)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a4:	4a14      	ldr	r2, [pc, #80]	@ (80018f8 <_sbrk+0x5c>)
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <_sbrk+0x60>)
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b0:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <_sbrk+0x64>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d102      	bne.n	80018be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b8:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <_sbrk+0x64>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	@ (8001904 <_sbrk+0x68>)
 80018bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <_sbrk+0x64>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d207      	bcs.n	80018dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018cc:	f002 fe08 	bl	80044e0 <__errno>
 80018d0:	4603      	mov	r3, r0
 80018d2:	220c      	movs	r2, #12
 80018d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018d6:	f04f 33ff 	mov.w	r3, #4294967295
 80018da:	e009      	b.n	80018f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018dc:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <_sbrk+0x64>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018e2:	4b07      	ldr	r3, [pc, #28]	@ (8001900 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	4a05      	ldr	r2, [pc, #20]	@ (8001900 <_sbrk+0x64>)
 80018ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ee:	68fb      	ldr	r3, [r7, #12]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20020000 	.word	0x20020000
 80018fc:	00000400 	.word	0x00000400
 8001900:	20000118 	.word	0x20000118
 8001904:	20000400 	.word	0x20000400

08001908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <SystemInit+0x20>)
 800190e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001912:	4a05      	ldr	r2, [pc, #20]	@ (8001928 <SystemInit+0x20>)
 8001914:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001918:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001940:	463b      	mov	r3, r7
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001948:	4b1d      	ldr	r3, [pc, #116]	@ (80019c0 <MX_TIM2_Init+0x94>)
 800194a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800194e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001950:	4b1b      	ldr	r3, [pc, #108]	@ (80019c0 <MX_TIM2_Init+0x94>)
 8001952:	2253      	movs	r2, #83	@ 0x53
 8001954:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001956:	4b1a      	ldr	r3, [pc, #104]	@ (80019c0 <MX_TIM2_Init+0x94>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800195c:	4b18      	ldr	r3, [pc, #96]	@ (80019c0 <MX_TIM2_Init+0x94>)
 800195e:	f04f 32ff 	mov.w	r2, #4294967295
 8001962:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001964:	4b16      	ldr	r3, [pc, #88]	@ (80019c0 <MX_TIM2_Init+0x94>)
 8001966:	2200      	movs	r2, #0
 8001968:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800196a:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <MX_TIM2_Init+0x94>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001970:	4813      	ldr	r0, [pc, #76]	@ (80019c0 <MX_TIM2_Init+0x94>)
 8001972:	f001 fc57 	bl	8003224 <HAL_TIM_Base_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800197c:	f7ff fce2 	bl	8001344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001980:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001984:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	4619      	mov	r1, r3
 800198c:	480c      	ldr	r0, [pc, #48]	@ (80019c0 <MX_TIM2_Init+0x94>)
 800198e:	f001 fd01 	bl	8003394 <HAL_TIM_ConfigClockSource>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001998:	f7ff fcd4 	bl	8001344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199c:	2300      	movs	r3, #0
 800199e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019a4:	463b      	mov	r3, r7
 80019a6:	4619      	mov	r1, r3
 80019a8:	4805      	ldr	r0, [pc, #20]	@ (80019c0 <MX_TIM2_Init+0x94>)
 80019aa:	f001 fefb 	bl	80037a4 <HAL_TIMEx_MasterConfigSynchronization>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80019b4:	f7ff fcc6 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019b8:	bf00      	nop
 80019ba:	3718      	adds	r7, #24
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	2000011c 	.word	0x2000011c

080019c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019d4:	d10d      	bne.n	80019f2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <HAL_TIM_Base_MspInit+0x3c>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019de:	4a08      	ldr	r2, [pc, #32]	@ (8001a00 <HAL_TIM_Base_MspInit+0x3c>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e6:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_TIM_Base_MspInit+0x3c>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80019f2:	bf00      	nop
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800

08001a04 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a08:	4b11      	ldr	r3, [pc, #68]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a0a:	4a12      	ldr	r2, [pc, #72]	@ (8001a54 <MX_USART2_UART_Init+0x50>)
 8001a0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a0e:	4b10      	ldr	r3, [pc, #64]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a22:	4b0b      	ldr	r3, [pc, #44]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a28:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a2a:	220c      	movs	r2, #12
 8001a2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2e:	4b08      	ldr	r3, [pc, #32]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a3a:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a3c:	f001 ff2e 	bl	800389c <HAL_UART_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a46:	f7ff fc7d 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000164 	.word	0x20000164
 8001a54:	40004400 	.word	0x40004400

08001a58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a60:	f107 0314 	add.w	r3, r7, #20
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a28      	ldr	r2, [pc, #160]	@ (8001b18 <HAL_UART_MspInit+0xc0>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d149      	bne.n	8001b0e <HAL_UART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	4b27      	ldr	r3, [pc, #156]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	4a26      	ldr	r2, [pc, #152]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001a84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a8a:	4b24      	ldr	r3, [pc, #144]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	4b20      	ldr	r3, [pc, #128]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001aa0:	f043 0308 	orr.w	r3, r3, #8
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	4a18      	ldr	r2, [pc, #96]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac2:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_UART_MspInit+0xc4>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	60bb      	str	r3, [r7, #8]
 8001acc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ace:	2340      	movs	r3, #64	@ 0x40
 8001ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ada:	2303      	movs	r3, #3
 8001adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ade:	2307      	movs	r3, #7
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	480d      	ldr	r0, [pc, #52]	@ (8001b20 <HAL_UART_MspInit+0xc8>)
 8001aea:	f000 fd2f 	bl	800254c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001aee:	2304      	movs	r3, #4
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afa:	2303      	movs	r3, #3
 8001afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001afe:	2307      	movs	r3, #7
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	4806      	ldr	r0, [pc, #24]	@ (8001b24 <HAL_UART_MspInit+0xcc>)
 8001b0a:	f000 fd1f 	bl	800254c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001b0e:	bf00      	nop
 8001b10:	3728      	adds	r7, #40	@ 0x28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40004400 	.word	0x40004400
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020c00 	.word	0x40020c00
 8001b24:	40020000 	.word	0x40020000

08001b28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b2c:	f7ff feec 	bl	8001908 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b30:	480c      	ldr	r0, [pc, #48]	@ (8001b64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b32:	490d      	ldr	r1, [pc, #52]	@ (8001b68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b34:	4a0d      	ldr	r2, [pc, #52]	@ (8001b6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b38:	e002      	b.n	8001b40 <LoopCopyDataInit>

08001b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b3e:	3304      	adds	r3, #4

08001b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b44:	d3f9      	bcc.n	8001b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b46:	4a0a      	ldr	r2, [pc, #40]	@ (8001b70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b48:	4c0a      	ldr	r4, [pc, #40]	@ (8001b74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b4c:	e001      	b.n	8001b52 <LoopFillZerobss>

08001b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b50:	3204      	adds	r2, #4

08001b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b54:	d3fb      	bcc.n	8001b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b56:	f002 fcc9 	bl	80044ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b5a:	f7ff fa27 	bl	8000fac <main>
  bx  lr    
 8001b5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b68:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001b6c:	08006bd4 	.word	0x08006bd4
  ldr r2, =_sbss
 8001b70:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001b74:	200003fc 	.word	0x200003fc

08001b78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b78:	e7fe      	b.n	8001b78 <ADC_IRQHandler>

08001b7a <LCD_PrintString16>:
#include "lcd_util.h"

void LCD_PrintString16(uint16_t Xpos, uint16_t Ypos, char* chars, uint16_t sz) {
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b086      	sub	sp, #24
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60ba      	str	r2, [r7, #8]
 8001b82:	461a      	mov	r2, r3
 8001b84:	4603      	mov	r3, r0
 8001b86:	81fb      	strh	r3, [r7, #14]
 8001b88:	460b      	mov	r3, r1
 8001b8a:	81bb      	strh	r3, [r7, #12]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i = 0; i < sz; i++) {
 8001b90:	2300      	movs	r3, #0
 8001b92:	82fb      	strh	r3, [r7, #22]
 8001b94:	e010      	b.n	8001bb8 <LCD_PrintString16+0x3e>
		LCD_DisplayChar(Xpos, Ypos - 16*i, chars[i]);
 8001b96:	8afb      	ldrh	r3, [r7, #22]
 8001b98:	011b      	lsls	r3, r3, #4
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	89ba      	ldrh	r2, [r7, #12]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	b299      	uxth	r1, r3
 8001ba2:	8afb      	ldrh	r3, [r7, #22]
 8001ba4:	68ba      	ldr	r2, [r7, #8]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	781a      	ldrb	r2, [r3, #0]
 8001baa:	89fb      	ldrh	r3, [r7, #14]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff f9db 	bl	8000f68 <LCD_DisplayChar>
	for (uint16_t i = 0; i < sz; i++) {
 8001bb2:	8afb      	ldrh	r3, [r7, #22]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	82fb      	strh	r3, [r7, #22]
 8001bb8:	8afa      	ldrh	r2, [r7, #22]
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3ea      	bcc.n	8001b96 <LCD_PrintString16+0x1c>
	}
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <LCD_PrintUnsigned32Hex>:


void LCD_PrintUnsigned32Hex(uint16_t Xpos, uint16_t Ypos, uint32_t n) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b088      	sub	sp, #32
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	603a      	str	r2, [r7, #0]
 8001bd6:	80fb      	strh	r3, [r7, #6]
 8001bd8:	460b      	mov	r3, r1
 8001bda:	80bb      	strh	r3, [r7, #4]
	char buf[12];
	uint8_t p = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	77fb      	strb	r3, [r7, #31]
	uint8_t start_zero = 1;
 8001be0:	2301      	movs	r3, #1
 8001be2:	77bb      	strb	r3, [r7, #30]
	snprintf(buf, sizeof(buf), "%08x", n);
 8001be4:	f107 000c 	add.w	r0, r7, #12
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	4a19      	ldr	r2, [pc, #100]	@ (8001c50 <LCD_PrintUnsigned32Hex+0x84>)
 8001bec:	210c      	movs	r1, #12
 8001bee:	f002 fb1b 	bl	8004228 <sniprintf>
	for (int i = 0; i < 8; i++) {
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61bb      	str	r3, [r7, #24]
 8001bf6:	e023      	b.n	8001c40 <LCD_PrintUnsigned32Hex+0x74>
		if (buf[i] == '0' && start_zero) continue;
 8001bf8:	f107 020c 	add.w	r2, r7, #12
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	4413      	add	r3, r2
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b30      	cmp	r3, #48	@ 0x30
 8001c04:	d102      	bne.n	8001c0c <LCD_PrintUnsigned32Hex+0x40>
 8001c06:	7fbb      	ldrb	r3, [r7, #30]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d115      	bne.n	8001c38 <LCD_PrintUnsigned32Hex+0x6c>
		LCD_DisplayChar(Xpos, Ypos - 16*p, buf[i]);
 8001c0c:	7ffb      	ldrb	r3, [r7, #31]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	011b      	lsls	r3, r3, #4
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	88ba      	ldrh	r2, [r7, #4]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	b299      	uxth	r1, r3
 8001c1a:	f107 020c 	add.w	r2, r7, #12
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	4413      	add	r3, r2
 8001c22:	781a      	ldrb	r2, [r3, #0]
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff f99e 	bl	8000f68 <LCD_DisplayChar>
		start_zero = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	77bb      	strb	r3, [r7, #30]
		p++;
 8001c30:	7ffb      	ldrb	r3, [r7, #31]
 8001c32:	3301      	adds	r3, #1
 8001c34:	77fb      	strb	r3, [r7, #31]
 8001c36:	e000      	b.n	8001c3a <LCD_PrintUnsigned32Hex+0x6e>
		if (buf[i] == '0' && start_zero) continue;
 8001c38:	bf00      	nop
	for (int i = 0; i < 8; i++) {
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	61bb      	str	r3, [r7, #24]
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	2b07      	cmp	r3, #7
 8001c44:	ddd8      	ble.n	8001bf8 <LCD_PrintUnsigned32Hex+0x2c>
	}
}
 8001c46:	bf00      	nop
 8001c48:	bf00      	nop
 8001c4a:	3720      	adds	r7, #32
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	08005358 	.word	0x08005358

08001c54 <EP0_SendP>:

uint32_t test_data_buffer[50]; // OUT data buffer for sending to HOST
uint32_t tb_ind = 0;
uint32_t loop_testing = 0;

void EP0_SendP(uint8_t pckt_cnt, uint16_t bytes_trans) {
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460a      	mov	r2, r1
 8001c5e:	71fb      	strb	r3, [r7, #7]
 8001c60:	4613      	mov	r3, r2
 8001c62:	80bb      	strh	r3, [r7, #4]
    // Send 0-length packet on EP0 IN
    USB_OTG_FS_IE0->DIEPTSIZ = 0;
 8001c64:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <EP0_SendP+0x3c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
    USB_OTG_FS_IE0->DIEPTSIZ = (pckt_cnt << 19) | bytes_trans; // 1 Packet, 0 Bytes
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	04da      	lsls	r2, r3, #19
 8001c6e:	88bb      	ldrh	r3, [r7, #4]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	4b07      	ldr	r3, [pc, #28]	@ (8001c90 <EP0_SendP+0x3c>)
 8001c74:	611a      	str	r2, [r3, #16]
    USB_OTG_FS_IE0->DIEPCTL |= (1 << 31) | (1 << 26); // EP Enable, CNAK
 8001c76:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <EP0_SendP+0x3c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <EP0_SendP+0x3c>)
 8001c7c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8001c80:	6013      	str	r3, [r2, #0]
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	50000900 	.word	0x50000900

08001c94 <EP0_RecP>:

void EP0_RecP(uint8_t pckt_cnt, uint16_t bytes_trans) {
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	460a      	mov	r2, r1
 8001c9e:	71fb      	strb	r3, [r7, #7]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	80bb      	strh	r3, [r7, #4]
	USB_OTG_FS_OE0->DOEPTSIZ = (3 << 29) | (pckt_cnt << 19) | bytes_trans;
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	04db      	lsls	r3, r3, #19
 8001ca8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8001cac:	88bb      	ldrh	r3, [r7, #4]
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <EP0_RecP+0x38>)
 8001cb2:	611a      	str	r2, [r3, #16]
	USB_OTG_FS_OE0->DOEPCTL |= (1 << 31) | (1 << 26); //  Enable the Endpoint (Bit 31) and Clear NAK (Bit 26)
 8001cb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <EP0_RecP+0x38>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a04      	ldr	r2, [pc, #16]	@ (8001ccc <EP0_RecP+0x38>)
 8001cba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8001cbe:	6013      	str	r3, [r2, #0]
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	50000b00 	.word	0x50000b00

08001cd0 <USB_Core_Init>:
		.max_packet_size = 4,
		.interval = 10            // 10ms
	}
};

void USB_Core_Init(void) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0

	// CORE INITIALIZATION --

	RCC->AHB2ENR |= RCC_AHB2ENR_OTGFSEN; // OTG_FS clock enabled
 8001cd6:	4b34      	ldr	r3, [pc, #208]	@ (8001da8 <USB_Core_Init+0xd8>)
 8001cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cda:	4a33      	ldr	r2, [pc, #204]	@ (8001da8 <USB_Core_Init+0xd8>)
 8001cdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ce0:	6353      	str	r3, [r2, #52]	@ 0x34
	volatile uint32_t tmp = RCC->AHB2ENR;  // read back to ensure the clock is enabled
 8001ce2:	4b31      	ldr	r3, [pc, #196]	@ (8001da8 <USB_Core_Init+0xd8>)
 8001ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ce6:	607b      	str	r3, [r7, #4]

	HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2101      	movs	r1, #1
 8001cec:	2043      	movs	r0, #67	@ 0x43
 8001cee:	f000 fbf6 	bl	80024de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001cf2:	2043      	movs	r0, #67	@ 0x43
 8001cf4:	f000 fc0f 	bl	8002516 <HAL_NVIC_EnableIRQ>

	// B plug connected so OTG_FS_GINTSTS CMOD will reflect the current mode

	USB_OTG_FS -> GAHBCFG |= (1); // Global interrupt mask is unmasked
 8001cf8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6093      	str	r3, [r2, #8]
	USB_OTG_FS -> GAHBCFG |= (1 << 7); // TxFIFO empty level is completely empty
 8001d08:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d16:	6093      	str	r3, [r2, #8]
	USB_OTG_FS -> GAHBCFG |= (1 << 8); // Periodic TxFIFO empty level is completely empty
 8001d18:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d26:	6093      	str	r3, [r2, #8]

	// USB_CORE_R -> OTG_FS_GINTSTS (RXFLVL) is for checking pending packet in RxFIFO

	USB_OTG_FS -> GUSBCFG &= ~(1 << 9); // HNP capabilities
 8001d28:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d32:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d36:	60d3      	str	r3, [r2, #12]
	USB_OTG_FS -> GUSBCFG &= ~(1 << 8); // SRP capabilities
 8001d38:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d46:	60d3      	str	r3, [r2, #12]
	USB_OTG_FS -> GUSBCFG |= (5 << 10); // Turn around time 5
 8001d48:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d52:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8001d56:	60d3      	str	r3, [r2, #12]
	USB_OTG_FS -> GUSBCFG |= (3); // FS timeout calibration
 8001d58:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d62:	f043 0303 	orr.w	r3, r3, #3
 8001d66:	60d3      	str	r3, [r2, #12]

	USB_OTG_FS -> GINTMSK |= (1 << 2); // OTG interrupt unmask
 8001d68:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6193      	str	r3, [r2, #24]
	USB_OTG_FS -> GINTMSK |= (1 << 1); // Mode mismatch interrupt unmask
 8001d78:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d82:	f043 0302 	orr.w	r3, r3, #2
 8001d86:	6193      	str	r3, [r2, #24]

	USB_OTG_FS -> GUSBCFG |= (1 << 30); // Force device mode
 8001d88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001d96:	60d3      	str	r3, [r2, #12]

	HAL_Delay(25);
 8001d98:	2019      	movs	r0, #25
 8001d9a:	f000 faa1 	bl	80022e0 <HAL_Delay>

//	USB_OTG_FS->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
//	    while (USB_OTG_FS->GRSTCTL & USB_OTG_GRSTCTL_CSRST);

}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800

08001dac <USB_Device_Init>:

void USB_Device_Init(void) {
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
	// DEVICE INITIALIZATION --
	USB_OTG_FS -> GINTMSK |= (1 << 3); // SOF unmask
 8001db0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	6193      	str	r3, [r2, #24]
	USB_OTG_FS -> GINTMSK |= (1 << 10); // Early Suspend unmask
 8001dc0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dce:	6193      	str	r3, [r2, #24]
	USB_OTG_FS -> GINTMSK |= (1 << 13); // Enumeration done unmask
 8001dd0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dde:	6193      	str	r3, [r2, #24]
	USB_OTG_FS -> GINTMSK |= (1 << 12); // USB Reset unmask
 8001de0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001dee:	6193      	str	r3, [r2, #24]
	USB_OTG_FS -> GINTMSK |= (1 << 11); // USB Suspend unmask
 8001df0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dfa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001dfe:	6193      	str	r3, [r2, #24]

	USB_OTG_FS -> GINTMSK |= (1 << 7); // Global OUT NAK unmasked
 8001e00:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e0e:	6193      	str	r3, [r2, #24]
	USB_OTG_FS -> GINTMSK |= (1 << 6); // Global non-periodic IN NAK unmasked
 8001e10:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e1e:	6193      	str	r3, [r2, #24]

	USB_OTG_FS_D -> DCFG |= (1 << 2); // STALL on data packet in handshake control stage
 8001e20:	4b14      	ldr	r3, [pc, #80]	@ (8001e74 <USB_Device_Init+0xc8>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a13      	ldr	r2, [pc, #76]	@ (8001e74 <USB_Device_Init+0xc8>)
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	6013      	str	r3, [r2, #0]
	USB_OTG_FS_D -> DCFG |= (3); // FS mode
 8001e2c:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <USB_Device_Init+0xc8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a10      	ldr	r2, [pc, #64]	@ (8001e74 <USB_Device_Init+0xc8>)
 8001e32:	f043 0303 	orr.w	r3, r3, #3
 8001e36:	6013      	str	r3, [r2, #0]

	USB_OTG_FS->GCCFG |= USB_OTG_GCCFG_PWRDWN; // power down
 8001e38:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e3e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e46:	6393      	str	r3, [r2, #56]	@ 0x38
	USB_OTG_FS->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN; // A Bus sensing off
 8001e48:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e56:	6393      	str	r3, [r2, #56]	@ 0x38
	USB_OTG_FS->GCCFG |= USB_OTG_GCCFG_VBUSBSEN; // B device Bus sensing on
 8001e58:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e5e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001e66:	6393      	str	r3, [r2, #56]	@ 0x38

}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	50000800 	.word	0x50000800

08001e78 <USB_Post_Reset_Pre_Enum>:

void USB_Post_Reset_Pre_Enum(void) {
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

	USB_OTG_FS_OE0 -> DOEPCTL |= (1 << 27); // SNAK = 1 for all
 8001e7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f28 <USB_Post_Reset_Pre_Enum+0xb0>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a29      	ldr	r2, [pc, #164]	@ (8001f28 <USB_Post_Reset_Pre_Enum+0xb0>)
 8001e82:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e86:	6013      	str	r3, [r2, #0]
	USB_OTG_FS_OE1 -> DOEPCTL |= (1 << 27);
 8001e88:	4b28      	ldr	r3, [pc, #160]	@ (8001f2c <USB_Post_Reset_Pre_Enum+0xb4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a27      	ldr	r2, [pc, #156]	@ (8001f2c <USB_Post_Reset_Pre_Enum+0xb4>)
 8001e8e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e92:	6013      	str	r3, [r2, #0]
	USB_OTG_FS_OE2 -> DOEPCTL |= (1 << 27);
 8001e94:	4b26      	ldr	r3, [pc, #152]	@ (8001f30 <USB_Post_Reset_Pre_Enum+0xb8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a25      	ldr	r2, [pc, #148]	@ (8001f30 <USB_Post_Reset_Pre_Enum+0xb8>)
 8001e9a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e9e:	6013      	str	r3, [r2, #0]
	USB_OTG_FS_OE3 -> DOEPCTL |= (1 << 27);
 8001ea0:	4b24      	ldr	r3, [pc, #144]	@ (8001f34 <USB_Post_Reset_Pre_Enum+0xbc>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a23      	ldr	r2, [pc, #140]	@ (8001f34 <USB_Post_Reset_Pre_Enum+0xbc>)
 8001ea6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001eaa:	6013      	str	r3, [r2, #0]

	USB_OTG_FS_D -> DAINTMSK |= (1); // IN End0 Interrupt unmasked
 8001eac:	4b22      	ldr	r3, [pc, #136]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	4a21      	ldr	r2, [pc, #132]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	61d3      	str	r3, [r2, #28]
	USB_OTG_FS_D -> DAINTMSK |= (1 << 16); // OUT End0 Interrupt unmasked
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec2:	61d3      	str	r3, [r2, #28]

	USB_OTG_FS_D -> DOEPMSK |= (1); // Transfer completed Interrupt mask
 8001ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001eca:	f043 0301 	orr.w	r3, r3, #1
 8001ece:	6153      	str	r3, [r2, #20]
	USB_OTG_FS_D -> DOEPMSK |= (1 << 3); // Setup phase done interrupt mask
 8001ed0:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	4a18      	ldr	r2, [pc, #96]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001ed6:	f043 0308 	orr.w	r3, r3, #8
 8001eda:	6153      	str	r3, [r2, #20]

	USB_OTG_FS_D -> DIEPMSK |= (1); // Transfer completed Interrupt mask
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	4a15      	ldr	r2, [pc, #84]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	6113      	str	r3, [r2, #16]
	USB_OTG_FS_D -> DIEPMSK |= (1 << 3); // Timeout condition done interrupt mask
 8001ee8:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	4a12      	ldr	r2, [pc, #72]	@ (8001f38 <USB_Post_Reset_Pre_Enum+0xc0>)
 8001eee:	f043 0308 	orr.w	r3, r3, #8
 8001ef2:	6113      	str	r3, [r2, #16]

	USB_OTG_FS -> GRXFSIZ = (64); // Rx FIFO depth
 8001ef4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ef8:	2240      	movs	r2, #64	@ 0x40
 8001efa:	625a      	str	r2, [r3, #36]	@ 0x24
	USB_OTG_FS -> DIEPTXF0_HNPTXFSIZ = (64 << 16) | (64); // TX0 FIFO depth for endpoint 0
 8001efc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f00:	f04f 1240 	mov.w	r2, #4194368	@ 0x400040
 8001f04:	629a      	str	r2, [r3, #40]	@ 0x28
	USB_OTG_FS->DIEPTXF[0] = (64 << 16) | (128);  // TX1 FIFO for endpoint 1 (for HID)
 8001f06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f0a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f3c <USB_Post_Reset_Pre_Enum+0xc4>)
 8001f0c:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

	USB_OTG_FS_OE0 -> DOEPTSIZ |= (3 << 29); // Receive 3 back-to-back setup packets
 8001f10:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <USB_Post_Reset_Pre_Enum+0xb0>)
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <USB_Post_Reset_Pre_Enum+0xb0>)
 8001f16:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8001f1a:	6113      	str	r3, [r2, #16]

//	USB_OTG_FS_D->DCTL &= ~USB_OTG_DCTL_SDIS; // Soft disconnect by removing DP pull-up resisitor
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	50000b00 	.word	0x50000b00
 8001f2c:	50000b20 	.word	0x50000b20
 8001f30:	50000b40 	.word	0x50000b40
 8001f34:	50000b60 	.word	0x50000b60
 8001f38:	50000800 	.word	0x50000800
 8001f3c:	00400080 	.word	0x00400080

08001f40 <USB_WriteFIFO>:

void USB_WriteFIFO(const uint8_t *data, uint16_t len) {
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	@ 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	807b      	strh	r3, [r7, #2]
    uint32_t count32b = (len + 3) / 4;
 8001f4c:	887b      	ldrh	r3, [r7, #2]
 8001f4e:	3303      	adds	r3, #3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	da00      	bge.n	8001f56 <USB_WriteFIFO+0x16>
 8001f54:	3303      	adds	r3, #3
 8001f56:	109b      	asrs	r3, r3, #2
 8001f58:	613b      	str	r3, [r7, #16]
    volatile uint32_t *fifo = USB_OTG_FS_TX0_FIFO;
 8001f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <USB_WriteFIFO+0x88>)
 8001f5c:	60fb      	str	r3, [r7, #12]

    for (uint32_t i = 0; i < count32b; i++) {
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
 8001f62:	e026      	b.n	8001fb2 <USB_WriteFIFO+0x72>
        uint32_t word_to_send = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61bb      	str	r3, [r7, #24]

        // Manual byte-packing to handle unaligned memory addresses safely
        for (uint8_t j = 0; j < 4; j++) {
 8001f68:	2300      	movs	r3, #0
 8001f6a:	75fb      	strb	r3, [r7, #23]
 8001f6c:	e018      	b.n	8001fa0 <USB_WriteFIFO+0x60>
            if ((i * 4 + j) < len) {
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	009a      	lsls	r2, r3, #2
 8001f72:	7dfb      	ldrb	r3, [r7, #23]
 8001f74:	441a      	add	r2, r3
 8001f76:	887b      	ldrh	r3, [r7, #2]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d20e      	bcs.n	8001f9a <USB_WriteFIFO+0x5a>
                word_to_send |= ((uint32_t)data[i * 4 + j]) << (8 * j);
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	009a      	lsls	r2, r3, #2
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	4413      	add	r3, r2
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	4413      	add	r3, r2
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	7dfb      	ldrb	r3, [r7, #23]
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        for (uint8_t j = 0; j < 4; j++) {
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	75fb      	strb	r3, [r7, #23]
 8001fa0:	7dfb      	ldrb	r3, [r7, #23]
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d9e3      	bls.n	8001f6e <USB_WriteFIFO+0x2e>
            }
        }
        *fifo = word_to_send;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < count32b; i++) {
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	69fa      	ldr	r2, [r7, #28]
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d3d4      	bcc.n	8001f64 <USB_WriteFIFO+0x24>
    }
}
 8001fba:	bf00      	nop
 8001fbc:	bf00      	nop
 8001fbe:	3724      	adds	r7, #36	@ 0x24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	50001000 	.word	0x50001000

08001fcc <USB_Setup_Process>:

void USB_Setup_Process(void) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b088      	sub	sp, #32
 8001fd0:	af00      	add	r7, sp, #0
	uint32_t w0 = setup_data_buffer[0];
 8001fd2:	4b6f      	ldr	r3, [pc, #444]	@ (8002190 <USB_Setup_Process+0x1c4>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	617b      	str	r3, [r7, #20]
	uint32_t w1 = setup_data_buffer[1];
 8001fd8:	4b6d      	ldr	r3, [pc, #436]	@ (8002190 <USB_Setup_Process+0x1c4>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	613b      	str	r3, [r7, #16]

	uint8_t  bmRequestType = (uint8_t)(w0 & 0xFF);
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	73fb      	strb	r3, [r7, #15]
	uint8_t  bRequest      = (uint8_t)((w0 >> 8) & 0xFF);
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	73bb      	strb	r3, [r7, #14]
	uint16_t wValue        = (uint16_t)((w0 >> 16) & 0xFFFF);
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	0c1b      	lsrs	r3, r3, #16
 8001fec:	81bb      	strh	r3, [r7, #12]
	uint16_t wIndex        = (uint16_t)(w1 & 0xFFFF);
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	817b      	strh	r3, [r7, #10]
	uint16_t wLength       = (uint16_t)((w1 >> 16) & 0xFFFF);
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	0c1b      	lsrs	r3, r3, #16
 8001ff6:	813b      	strh	r3, [r7, #8]

	// 1. HANDLE STANDARD DEVICE REQUESTS
	if ((bmRequestType & 0x60) == 0x00) { // Standard Request
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
 8001ffa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f040 80a9 	bne.w	8002156 <USB_Setup_Process+0x18a>
		switch (bRequest) {
 8002004:	7bbb      	ldrb	r3, [r7, #14]
 8002006:	2b09      	cmp	r3, #9
 8002008:	d025      	beq.n	8002056 <USB_Setup_Process+0x8a>
 800200a:	2b09      	cmp	r3, #9
 800200c:	f300 80a0 	bgt.w	8002150 <USB_Setup_Process+0x184>
 8002010:	2b05      	cmp	r3, #5
 8002012:	d002      	beq.n	800201a <USB_Setup_Process+0x4e>
 8002014:	2b06      	cmp	r3, #6
 8002016:	d059      	beq.n	80020cc <USB_Setup_Process+0x100>
				break;

			default:
				// Unsupported request? Stall.
				// USB_OTG_FS_OE0->DOEPCTL |= (1 << 21);
				break;
 8002018:	e09a      	b.n	8002150 <USB_Setup_Process+0x184>
				uint8_t dev_addr_pending = (uint8_t)(wValue & 0x7F);
 800201a:	89bb      	ldrh	r3, [r7, #12]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002022:	717b      	strb	r3, [r7, #5]
				USB_OTG_FS_D->DCFG &= ~(0x7F << 4);     // Clear old address
 8002024:	4b5b      	ldr	r3, [pc, #364]	@ (8002194 <USB_Setup_Process+0x1c8>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a5a      	ldr	r2, [pc, #360]	@ (8002194 <USB_Setup_Process+0x1c8>)
 800202a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800202e:	6013      	str	r3, [r2, #0]
				USB_OTG_FS_D->DCFG |= (dev_addr_pending << 4); // Set new address
 8002030:	4b58      	ldr	r3, [pc, #352]	@ (8002194 <USB_Setup_Process+0x1c8>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	797b      	ldrb	r3, [r7, #5]
 8002036:	011b      	lsls	r3, r3, #4
 8002038:	4956      	ldr	r1, [pc, #344]	@ (8002194 <USB_Setup_Process+0x1c8>)
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]
				LCD_PrintString16(200, 320, "add_set", 7);
 800203e:	2307      	movs	r3, #7
 8002040:	4a55      	ldr	r2, [pc, #340]	@ (8002198 <USB_Setup_Process+0x1cc>)
 8002042:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8002046:	20c8      	movs	r0, #200	@ 0xc8
 8002048:	f7ff fd97 	bl	8001b7a <LCD_PrintString16>
				EP0_SendP(1,0); // Send Status IN (ACK)
 800204c:	2100      	movs	r1, #0
 800204e:	2001      	movs	r0, #1
 8002050:	f7ff fe00 	bl	8001c54 <EP0_SendP>
				break;
 8002054:	e07f      	b.n	8002156 <USB_Setup_Process+0x18a>
				USB_OTG_FS_D -> DAINTMSK |= (1 << 1); // IN End0 Interrupt unmasked
 8002056:	4b4f      	ldr	r3, [pc, #316]	@ (8002194 <USB_Setup_Process+0x1c8>)
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	4a4e      	ldr	r2, [pc, #312]	@ (8002194 <USB_Setup_Process+0x1c8>)
 800205c:	f043 0302 	orr.w	r3, r3, #2
 8002060:	61d3      	str	r3, [r2, #28]
				USB_OTG_FS_IE1->DIEPCTL = 0; // Clear
 8002062:	4b4e      	ldr	r3, [pc, #312]	@ (800219c <USB_Setup_Process+0x1d0>)
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
				USB_OTG_FS_IE1->DIEPCTL |= (1 << 28); // Data0 PID
 8002068:	4b4c      	ldr	r3, [pc, #304]	@ (800219c <USB_Setup_Process+0x1d0>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a4b      	ldr	r2, [pc, #300]	@ (800219c <USB_Setup_Process+0x1d0>)
 800206e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002072:	6013      	str	r3, [r2, #0]
				USB_OTG_FS_IE1->DIEPCTL |= (3 << 18); // Interrupt Type
 8002074:	4b49      	ldr	r3, [pc, #292]	@ (800219c <USB_Setup_Process+0x1d0>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a48      	ldr	r2, [pc, #288]	@ (800219c <USB_Setup_Process+0x1d0>)
 800207a:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 800207e:	6013      	str	r3, [r2, #0]
				USB_OTG_FS_IE1->DIEPCTL |= (1 << 22); // FIFO #1
 8002080:	4b46      	ldr	r3, [pc, #280]	@ (800219c <USB_Setup_Process+0x1d0>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a45      	ldr	r2, [pc, #276]	@ (800219c <USB_Setup_Process+0x1d0>)
 8002086:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800208a:	6013      	str	r3, [r2, #0]
				USB_OTG_FS_IE1->DIEPCTL |= (1 << 15); // Active
 800208c:	4b43      	ldr	r3, [pc, #268]	@ (800219c <USB_Setup_Process+0x1d0>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a42      	ldr	r2, [pc, #264]	@ (800219c <USB_Setup_Process+0x1d0>)
 8002092:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002096:	6013      	str	r3, [r2, #0]
				USB_OTG_FS_IE1->DIEPCTL |= 4;        // MPS
 8002098:	4b40      	ldr	r3, [pc, #256]	@ (800219c <USB_Setup_Process+0x1d0>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a3f      	ldr	r2, [pc, #252]	@ (800219c <USB_Setup_Process+0x1d0>)
 800209e:	f043 0304 	orr.w	r3, r3, #4
 80020a2:	6013      	str	r3, [r2, #0]
				USB_OTG_FS->GRSTCTL = (1 << 5) | (1 << 6); // Bit 5: Flush, Bit 6-10: FIFO Num (1)
 80020a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80020a8:	2260      	movs	r2, #96	@ 0x60
 80020aa:	611a      	str	r2, [r3, #16]
				while (USB_OTG_FS->GRSTCTL & (1 << 5));    // Wait for flush
 80020ac:	bf00      	nop
 80020ae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	f003 0320 	and.w	r3, r3, #32
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1f8      	bne.n	80020ae <USB_Setup_Process+0xe2>
				usb_is_configured = 1;
 80020bc:	4b38      	ldr	r3, [pc, #224]	@ (80021a0 <USB_Setup_Process+0x1d4>)
 80020be:	2201      	movs	r2, #1
 80020c0:	701a      	strb	r2, [r3, #0]
				EP0_SendP(1,0); // Send Status IN (ACK)
 80020c2:	2100      	movs	r1, #0
 80020c4:	2001      	movs	r0, #1
 80020c6:	f7ff fdc5 	bl	8001c54 <EP0_SendP>
				break;
 80020ca:	e044      	b.n	8002156 <USB_Setup_Process+0x18a>
				uint8_t desc_type = (wValue >> 8) & 0xFF;
 80020cc:	89bb      	ldrh	r3, [r7, #12]
 80020ce:	0a1b      	lsrs	r3, r3, #8
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	71fb      	strb	r3, [r7, #7]
				const void *pData = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	61fb      	str	r3, [r7, #28]
				uint16_t len = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	837b      	strh	r3, [r7, #26]
				if (desc_type == 1) { // DEVICE
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d104      	bne.n	80020ec <USB_Setup_Process+0x120>
					pData = &device_descriptor;
 80020e2:	4b30      	ldr	r3, [pc, #192]	@ (80021a4 <USB_Setup_Process+0x1d8>)
 80020e4:	61fb      	str	r3, [r7, #28]
					len = sizeof(device_descriptor);
 80020e6:	2312      	movs	r3, #18
 80020e8:	837b      	strh	r3, [r7, #26]
 80020ea:	e00e      	b.n	800210a <USB_Setup_Process+0x13e>
				else if (desc_type == 2) { // CONFIGURATION
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d104      	bne.n	80020fc <USB_Setup_Process+0x130>
					pData = &hid_config_set;
 80020f2:	4b2d      	ldr	r3, [pc, #180]	@ (80021a8 <USB_Setup_Process+0x1dc>)
 80020f4:	61fb      	str	r3, [r7, #28]
					len = sizeof(hid_config_set);
 80020f6:	2322      	movs	r3, #34	@ 0x22
 80020f8:	837b      	strh	r3, [r7, #26]
 80020fa:	e006      	b.n	800210a <USB_Setup_Process+0x13e>
				else if (desc_type == 0x22) { // HID REPORT
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	2b22      	cmp	r3, #34	@ 0x22
 8002100:	d103      	bne.n	800210a <USB_Setup_Process+0x13e>
					pData = hid_report_desc;
 8002102:	4b2a      	ldr	r3, [pc, #168]	@ (80021ac <USB_Setup_Process+0x1e0>)
 8002104:	61fb      	str	r3, [r7, #28]
					len = sizeof(hid_report_desc);
 8002106:	231b      	movs	r3, #27
 8002108:	837b      	strh	r3, [r7, #26]
				if (pData != 0) {
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d021      	beq.n	8002154 <USB_Setup_Process+0x188>
					if (len > wLength) len = wLength; // Send MIN
 8002110:	8b7a      	ldrh	r2, [r7, #26]
 8002112:	893b      	ldrh	r3, [r7, #8]
 8002114:	429a      	cmp	r2, r3
 8002116:	d901      	bls.n	800211c <USB_Setup_Process+0x150>
 8002118:	893b      	ldrh	r3, [r7, #8]
 800211a:	837b      	strh	r3, [r7, #26]
					uint8_t pkt_cnt = (len + device_descriptor.max_packet_size - 1) / device_descriptor.max_packet_size;
 800211c:	8b7b      	ldrh	r3, [r7, #26]
 800211e:	4a21      	ldr	r2, [pc, #132]	@ (80021a4 <USB_Setup_Process+0x1d8>)
 8002120:	79d2      	ldrb	r2, [r2, #7]
 8002122:	4413      	add	r3, r2
 8002124:	3b01      	subs	r3, #1
 8002126:	4a1f      	ldr	r2, [pc, #124]	@ (80021a4 <USB_Setup_Process+0x1d8>)
 8002128:	79d2      	ldrb	r2, [r2, #7]
 800212a:	fb93 f3f2 	sdiv	r3, r3, r2
 800212e:	71bb      	strb	r3, [r7, #6]
					EP0_SendP(pkt_cnt, len); // Send correct packet count
 8002130:	8b7a      	ldrh	r2, [r7, #26]
 8002132:	79bb      	ldrb	r3, [r7, #6]
 8002134:	4611      	mov	r1, r2
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fd8c 	bl	8001c54 <EP0_SendP>
					USB_WriteFIFO((const uint8_t*)pData, len);
 800213c:	8b7b      	ldrh	r3, [r7, #26]
 800213e:	4619      	mov	r1, r3
 8002140:	69f8      	ldr	r0, [r7, #28]
 8002142:	f7ff fefd 	bl	8001f40 <USB_WriteFIFO>
					EP0_RecP(1,32); // Preparing for the acknowledge
 8002146:	2120      	movs	r1, #32
 8002148:	2001      	movs	r0, #1
 800214a:	f7ff fda3 	bl	8001c94 <EP0_RecP>
				break;
 800214e:	e001      	b.n	8002154 <USB_Setup_Process+0x188>
				break;
 8002150:	bf00      	nop
 8002152:	e000      	b.n	8002156 <USB_Setup_Process+0x18a>
				break;
 8002154:	bf00      	nop
		}
	}

	test_data_buffer[tb_ind] = w0;
 8002156:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <USB_Setup_Process+0x1e4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4916      	ldr	r1, [pc, #88]	@ (80021b4 <USB_Setup_Process+0x1e8>)
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	test_data_buffer[tb_ind + 1] = w1;
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <USB_Setup_Process+0x1e4>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	4912      	ldr	r1, [pc, #72]	@ (80021b4 <USB_Setup_Process+0x1e8>)
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	tb_ind += 2;
 8002170:	4b0f      	ldr	r3, [pc, #60]	@ (80021b0 <USB_Setup_Process+0x1e4>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	3302      	adds	r3, #2
 8002176:	4a0e      	ldr	r2, [pc, #56]	@ (80021b0 <USB_Setup_Process+0x1e4>)
 8002178:	6013      	str	r3, [r2, #0]

	setup_data_buffer[0] = 0; // clearing buffer
 800217a:	4b05      	ldr	r3, [pc, #20]	@ (8002190 <USB_Setup_Process+0x1c4>)
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
	setup_data_buffer[1] = 0; // clearing buffers
 8002180:	4b03      	ldr	r3, [pc, #12]	@ (8002190 <USB_Setup_Process+0x1c4>)
 8002182:	2200      	movs	r2, #0
 8002184:	605a      	str	r2, [r3, #4]

	return;
 8002186:	bf00      	nop
}
 8002188:	3720      	adds	r7, #32
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200001b0 	.word	0x200001b0
 8002194:	50000800 	.word	0x50000800
 8002198:	08005360 	.word	0x08005360
 800219c:	50000920 	.word	0x50000920
 80021a0:	200001d8 	.word	0x200001d8
 80021a4:	20000018 	.word	0x20000018
 80021a8:	08006b6c 	.word	0x08006b6c
 80021ac:	08006b50 	.word	0x08006b50
 80021b0:	200002a4 	.word	0x200002a4
 80021b4:	200001dc 	.word	0x200001dc

080021b8 <USB_HID_Send_Consumer_Control>:

void USB_HID_Send_Consumer_Control(uint8_t cmd) {
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
	if (USB_OTG_FS_IE1->DIEPCTL & (1 << 31)) {
 80021c2:	4b0b      	ldr	r3, [pc, #44]	@ (80021f0 <USB_HID_Send_Consumer_Control+0x38>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	db0c      	blt.n	80021e4 <USB_HID_Send_Consumer_Control+0x2c>
		return;
	}
    // Write cmd to FIFO 1 (Consumer Control)
    USB_OTG_FS_IE1->DIEPTSIZ = (1 << 19) | 1; // 1 packet, 1 byte
 80021ca:	4b09      	ldr	r3, [pc, #36]	@ (80021f0 <USB_HID_Send_Consumer_Control+0x38>)
 80021cc:	4a09      	ldr	r2, [pc, #36]	@ (80021f4 <USB_HID_Send_Consumer_Control+0x3c>)
 80021ce:	611a      	str	r2, [r3, #16]
    USB_OTG_FS_IE1->DIEPCTL |= (1 << 31) | (1 << 26); // Enable, CNAK
 80021d0:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <USB_HID_Send_Consumer_Control+0x38>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a06      	ldr	r2, [pc, #24]	@ (80021f0 <USB_HID_Send_Consumer_Control+0x38>)
 80021d6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80021da:	6013      	str	r3, [r2, #0]
    USB_OTG_FS_TX1_FIFO[0] = (uint32_t)cmd;
 80021dc:	4a06      	ldr	r2, [pc, #24]	@ (80021f8 <USB_HID_Send_Consumer_Control+0x40>)
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e000      	b.n	80021e6 <USB_HID_Send_Consumer_Control+0x2e>
		return;
 80021e4:	bf00      	nop
}
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	50000920 	.word	0x50000920
 80021f4:	00080001 	.word	0x00080001
 80021f8:	50002000 	.word	0x50002000

080021fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002200:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <HAL_Init+0x40>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a0d      	ldr	r2, [pc, #52]	@ (800223c <HAL_Init+0x40>)
 8002206:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800220a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800220c:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <HAL_Init+0x40>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a0a      	ldr	r2, [pc, #40]	@ (800223c <HAL_Init+0x40>)
 8002212:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002216:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002218:	4b08      	ldr	r3, [pc, #32]	@ (800223c <HAL_Init+0x40>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a07      	ldr	r2, [pc, #28]	@ (800223c <HAL_Init+0x40>)
 800221e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002222:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002224:	2003      	movs	r0, #3
 8002226:	f000 f94f 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800222a:	2000      	movs	r0, #0
 800222c:	f000 f808 	bl	8002240 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002230:	f7ff f88e 	bl	8001350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40023c00 	.word	0x40023c00

08002240 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <HAL_InitTick+0x54>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b12      	ldr	r3, [pc, #72]	@ (8002298 <HAL_InitTick+0x58>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	4619      	mov	r1, r3
 8002252:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002256:	fbb3 f3f1 	udiv	r3, r3, r1
 800225a:	fbb2 f3f3 	udiv	r3, r2, r3
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f967 	bl	8002532 <HAL_SYSTICK_Config>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e00e      	b.n	800228c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b0f      	cmp	r3, #15
 8002272:	d80a      	bhi.n	800228a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002274:	2200      	movs	r2, #0
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	f04f 30ff 	mov.w	r0, #4294967295
 800227c:	f000 f92f 	bl	80024de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002280:	4a06      	ldr	r2, [pc, #24]	@ (800229c <HAL_InitTick+0x5c>)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002286:	2300      	movs	r3, #0
 8002288:	e000      	b.n	800228c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000014 	.word	0x20000014
 8002298:	20000030 	.word	0x20000030
 800229c:	2000002c 	.word	0x2000002c

080022a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022a4:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <HAL_IncTick+0x20>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <HAL_IncTick+0x24>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4413      	add	r3, r2
 80022b0:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <HAL_IncTick+0x24>)
 80022b2:	6013      	str	r3, [r2, #0]
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	20000030 	.word	0x20000030
 80022c4:	200002ac 	.word	0x200002ac

080022c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return uwTick;
 80022cc:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <HAL_GetTick+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	200002ac 	.word	0x200002ac

080022e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022e8:	f7ff ffee 	bl	80022c8 <HAL_GetTick>
 80022ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d005      	beq.n	8002306 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <HAL_Delay+0x44>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4413      	add	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002306:	bf00      	nop
 8002308:	f7ff ffde 	bl	80022c8 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	429a      	cmp	r2, r3
 8002316:	d8f7      	bhi.n	8002308 <HAL_Delay+0x28>
  {
  }
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000030 	.word	0x20000030

08002328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	@ (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	2b00      	cmp	r3, #0
 800239c:	db0b      	blt.n	80023b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 021f 	and.w	r2, r3, #31
 80023a4:	4907      	ldr	r1, [pc, #28]	@ (80023c4 <__NVIC_EnableIRQ+0x38>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	2001      	movs	r0, #1
 80023ae:	fa00 f202 	lsl.w	r2, r0, r2
 80023b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	e000e100 	.word	0xe000e100

080023c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	6039      	str	r1, [r7, #0]
 80023d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	db0a      	blt.n	80023f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	490c      	ldr	r1, [pc, #48]	@ (8002414 <__NVIC_SetPriority+0x4c>)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	0112      	lsls	r2, r2, #4
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	440b      	add	r3, r1
 80023ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f0:	e00a      	b.n	8002408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	4908      	ldr	r1, [pc, #32]	@ (8002418 <__NVIC_SetPriority+0x50>)
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	3b04      	subs	r3, #4
 8002400:	0112      	lsls	r2, r2, #4
 8002402:	b2d2      	uxtb	r2, r2
 8002404:	440b      	add	r3, r1
 8002406:	761a      	strb	r2, [r3, #24]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000e100 	.word	0xe000e100
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800241c:	b480      	push	{r7}
 800241e:	b089      	sub	sp, #36	@ 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f1c3 0307 	rsb	r3, r3, #7
 8002436:	2b04      	cmp	r3, #4
 8002438:	bf28      	it	cs
 800243a:	2304      	movcs	r3, #4
 800243c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3304      	adds	r3, #4
 8002442:	2b06      	cmp	r3, #6
 8002444:	d902      	bls.n	800244c <NVIC_EncodePriority+0x30>
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3b03      	subs	r3, #3
 800244a:	e000      	b.n	800244e <NVIC_EncodePriority+0x32>
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002450:	f04f 32ff 	mov.w	r2, #4294967295
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	401a      	ands	r2, r3
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002464:	f04f 31ff 	mov.w	r1, #4294967295
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	fa01 f303 	lsl.w	r3, r1, r3
 800246e:	43d9      	mvns	r1, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002474:	4313      	orrs	r3, r2
         );
}
 8002476:	4618      	mov	r0, r3
 8002478:	3724      	adds	r7, #36	@ 0x24
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002494:	d301      	bcc.n	800249a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002496:	2301      	movs	r3, #1
 8002498:	e00f      	b.n	80024ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <SysTick_Config+0x40>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a2:	210f      	movs	r1, #15
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f7ff ff8e 	bl	80023c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <SysTick_Config+0x40>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <SysTick_Config+0x40>)
 80024b4:	2207      	movs	r2, #7
 80024b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	e000e010 	.word	0xe000e010

080024c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff29 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f0:	f7ff ff3e 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	6978      	ldr	r0, [r7, #20]
 80024fc:	f7ff ff8e 	bl	800241c <NVIC_EncodePriority>
 8002500:	4602      	mov	r2, r0
 8002502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ff5d 	bl	80023c8 <__NVIC_SetPriority>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff31 	bl	800238c <__NVIC_EnableIRQ>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffa2 	bl	8002484 <SysTick_Config>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	@ 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800255e:	2300      	movs	r3, #0
 8002560:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002562:	2300      	movs	r3, #0
 8002564:	61fb      	str	r3, [r7, #28]
 8002566:	e16b      	b.n	8002840 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002568:	2201      	movs	r2, #1
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	4013      	ands	r3, r2
 800257a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	429a      	cmp	r2, r3
 8002582:	f040 815a 	bne.w	800283a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	2b01      	cmp	r3, #1
 8002590:	d005      	beq.n	800259e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800259a:	2b02      	cmp	r3, #2
 800259c:	d130      	bne.n	8002600 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	2203      	movs	r2, #3
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	4013      	ands	r3, r2
 80025b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025d4:	2201      	movs	r2, #1
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	43db      	mvns	r3, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	091b      	lsrs	r3, r3, #4
 80025ea:	f003 0201 	and.w	r2, r3, #1
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 0303 	and.w	r3, r3, #3
 8002608:	2b03      	cmp	r3, #3
 800260a:	d017      	beq.n	800263c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	2203      	movs	r2, #3
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	4313      	orrs	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d123      	bne.n	8002690 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	08da      	lsrs	r2, r3, #3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3208      	adds	r2, #8
 8002650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002654:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	f003 0307 	and.w	r3, r3, #7
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	220f      	movs	r2, #15
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	43db      	mvns	r3, r3
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4313      	orrs	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	08da      	lsrs	r2, r3, #3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3208      	adds	r2, #8
 800268a:	69b9      	ldr	r1, [r7, #24]
 800268c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	2203      	movs	r2, #3
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f003 0203 	and.w	r2, r3, #3
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 80b4 	beq.w	800283a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b60      	ldr	r3, [pc, #384]	@ (8002858 <HAL_GPIO_Init+0x30c>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026da:	4a5f      	ldr	r2, [pc, #380]	@ (8002858 <HAL_GPIO_Init+0x30c>)
 80026dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002858 <HAL_GPIO_Init+0x30c>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026ee:	4a5b      	ldr	r2, [pc, #364]	@ (800285c <HAL_GPIO_Init+0x310>)
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	089b      	lsrs	r3, r3, #2
 80026f4:	3302      	adds	r3, #2
 80026f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	220f      	movs	r2, #15
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a52      	ldr	r2, [pc, #328]	@ (8002860 <HAL_GPIO_Init+0x314>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d02b      	beq.n	8002772 <HAL_GPIO_Init+0x226>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a51      	ldr	r2, [pc, #324]	@ (8002864 <HAL_GPIO_Init+0x318>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d025      	beq.n	800276e <HAL_GPIO_Init+0x222>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a50      	ldr	r2, [pc, #320]	@ (8002868 <HAL_GPIO_Init+0x31c>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d01f      	beq.n	800276a <HAL_GPIO_Init+0x21e>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a4f      	ldr	r2, [pc, #316]	@ (800286c <HAL_GPIO_Init+0x320>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d019      	beq.n	8002766 <HAL_GPIO_Init+0x21a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a4e      	ldr	r2, [pc, #312]	@ (8002870 <HAL_GPIO_Init+0x324>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d013      	beq.n	8002762 <HAL_GPIO_Init+0x216>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a4d      	ldr	r2, [pc, #308]	@ (8002874 <HAL_GPIO_Init+0x328>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d00d      	beq.n	800275e <HAL_GPIO_Init+0x212>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a4c      	ldr	r2, [pc, #304]	@ (8002878 <HAL_GPIO_Init+0x32c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d007      	beq.n	800275a <HAL_GPIO_Init+0x20e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a4b      	ldr	r2, [pc, #300]	@ (800287c <HAL_GPIO_Init+0x330>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d101      	bne.n	8002756 <HAL_GPIO_Init+0x20a>
 8002752:	2307      	movs	r3, #7
 8002754:	e00e      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002756:	2308      	movs	r3, #8
 8002758:	e00c      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800275a:	2306      	movs	r3, #6
 800275c:	e00a      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800275e:	2305      	movs	r3, #5
 8002760:	e008      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002762:	2304      	movs	r3, #4
 8002764:	e006      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002766:	2303      	movs	r3, #3
 8002768:	e004      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800276a:	2302      	movs	r3, #2
 800276c:	e002      	b.n	8002774 <HAL_GPIO_Init+0x228>
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <HAL_GPIO_Init+0x228>
 8002772:	2300      	movs	r3, #0
 8002774:	69fa      	ldr	r2, [r7, #28]
 8002776:	f002 0203 	and.w	r2, r2, #3
 800277a:	0092      	lsls	r2, r2, #2
 800277c:	4093      	lsls	r3, r2
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002784:	4935      	ldr	r1, [pc, #212]	@ (800285c <HAL_GPIO_Init+0x310>)
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	089b      	lsrs	r3, r3, #2
 800278a:	3302      	adds	r3, #2
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002792:	4b3b      	ldr	r3, [pc, #236]	@ (8002880 <HAL_GPIO_Init+0x334>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	43db      	mvns	r3, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4013      	ands	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027b6:	4a32      	ldr	r2, [pc, #200]	@ (8002880 <HAL_GPIO_Init+0x334>)
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027bc:	4b30      	ldr	r3, [pc, #192]	@ (8002880 <HAL_GPIO_Init+0x334>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027e0:	4a27      	ldr	r2, [pc, #156]	@ (8002880 <HAL_GPIO_Init+0x334>)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027e6:	4b26      	ldr	r3, [pc, #152]	@ (8002880 <HAL_GPIO_Init+0x334>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800280a:	4a1d      	ldr	r2, [pc, #116]	@ (8002880 <HAL_GPIO_Init+0x334>)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002810:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <HAL_GPIO_Init+0x334>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002834:	4a12      	ldr	r2, [pc, #72]	@ (8002880 <HAL_GPIO_Init+0x334>)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3301      	adds	r3, #1
 800283e:	61fb      	str	r3, [r7, #28]
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	2b0f      	cmp	r3, #15
 8002844:	f67f ae90 	bls.w	8002568 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002848:	bf00      	nop
 800284a:	bf00      	nop
 800284c:	3724      	adds	r7, #36	@ 0x24
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800
 800285c:	40013800 	.word	0x40013800
 8002860:	40020000 	.word	0x40020000
 8002864:	40020400 	.word	0x40020400
 8002868:	40020800 	.word	0x40020800
 800286c:	40020c00 	.word	0x40020c00
 8002870:	40021000 	.word	0x40021000
 8002874:	40021400 	.word	0x40021400
 8002878:	40021800 	.word	0x40021800
 800287c:	40021c00 	.word	0x40021c00
 8002880:	40013c00 	.word	0x40013c00

08002884 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	887b      	ldrh	r3, [r7, #2]
 8002896:	4013      	ands	r3, r2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d002      	beq.n	80028a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800289c:	2301      	movs	r3, #1
 800289e:	73fb      	strb	r3, [r7, #15]
 80028a0:	e001      	b.n	80028a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80028be:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028c0:	695a      	ldr	r2, [r3, #20]
 80028c2:	88fb      	ldrh	r3, [r7, #6]
 80028c4:	4013      	ands	r3, r2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d006      	beq.n	80028d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028ca:	4a05      	ldr	r2, [pc, #20]	@ (80028e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028cc:	88fb      	ldrh	r3, [r7, #6]
 80028ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028d0:	88fb      	ldrh	r3, [r7, #6]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fe fc7c 	bl	80011d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80028d8:	bf00      	nop
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40013c00 	.word	0x40013c00

080028e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e267      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d075      	beq.n	80029ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002902:	4b88      	ldr	r3, [pc, #544]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b04      	cmp	r3, #4
 800290c:	d00c      	beq.n	8002928 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800290e:	4b85      	ldr	r3, [pc, #532]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002916:	2b08      	cmp	r3, #8
 8002918:	d112      	bne.n	8002940 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800291a:	4b82      	ldr	r3, [pc, #520]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002922:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002926:	d10b      	bne.n	8002940 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002928:	4b7e      	ldr	r3, [pc, #504]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d05b      	beq.n	80029ec <HAL_RCC_OscConfig+0x108>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d157      	bne.n	80029ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e242      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002948:	d106      	bne.n	8002958 <HAL_RCC_OscConfig+0x74>
 800294a:	4b76      	ldr	r3, [pc, #472]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a75      	ldr	r2, [pc, #468]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002950:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	e01d      	b.n	8002994 <HAL_RCC_OscConfig+0xb0>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002960:	d10c      	bne.n	800297c <HAL_RCC_OscConfig+0x98>
 8002962:	4b70      	ldr	r3, [pc, #448]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a6f      	ldr	r2, [pc, #444]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002968:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	4b6d      	ldr	r3, [pc, #436]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a6c      	ldr	r2, [pc, #432]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002978:	6013      	str	r3, [r2, #0]
 800297a:	e00b      	b.n	8002994 <HAL_RCC_OscConfig+0xb0>
 800297c:	4b69      	ldr	r3, [pc, #420]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a68      	ldr	r2, [pc, #416]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002982:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	4b66      	ldr	r3, [pc, #408]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a65      	ldr	r2, [pc, #404]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 800298e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002992:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d013      	beq.n	80029c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299c:	f7ff fc94 	bl	80022c8 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a4:	f7ff fc90 	bl	80022c8 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e207      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0xc0>
 80029c2:	e014      	b.n	80029ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c4:	f7ff fc80 	bl	80022c8 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029cc:	f7ff fc7c 	bl	80022c8 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b64      	cmp	r3, #100	@ 0x64
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e1f3      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029de:	4b51      	ldr	r3, [pc, #324]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0xe8>
 80029ea:	e000      	b.n	80029ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d063      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80029fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 030c 	and.w	r3, r3, #12
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00b      	beq.n	8002a1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a06:	4b47      	ldr	r3, [pc, #284]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a0e:	2b08      	cmp	r3, #8
 8002a10:	d11c      	bne.n	8002a4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a12:	4b44      	ldr	r3, [pc, #272]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d116      	bne.n	8002a4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a1e:	4b41      	ldr	r3, [pc, #260]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d005      	beq.n	8002a36 <HAL_RCC_OscConfig+0x152>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d001      	beq.n	8002a36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e1c7      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a36:	4b3b      	ldr	r3, [pc, #236]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	4937      	ldr	r1, [pc, #220]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4a:	e03a      	b.n	8002ac2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d020      	beq.n	8002a96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a54:	4b34      	ldr	r3, [pc, #208]	@ (8002b28 <HAL_RCC_OscConfig+0x244>)
 8002a56:	2201      	movs	r2, #1
 8002a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5a:	f7ff fc35 	bl	80022c8 <HAL_GetTick>
 8002a5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a62:	f7ff fc31 	bl	80022c8 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e1a8      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a74:	4b2b      	ldr	r3, [pc, #172]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0f0      	beq.n	8002a62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a80:	4b28      	ldr	r3, [pc, #160]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	4925      	ldr	r1, [pc, #148]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	600b      	str	r3, [r1, #0]
 8002a94:	e015      	b.n	8002ac2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a96:	4b24      	ldr	r3, [pc, #144]	@ (8002b28 <HAL_RCC_OscConfig+0x244>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9c:	f7ff fc14 	bl	80022c8 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa4:	f7ff fc10 	bl	80022c8 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e187      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ab6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f0      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d036      	beq.n	8002b3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d016      	beq.n	8002b04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad6:	4b15      	ldr	r3, [pc, #84]	@ (8002b2c <HAL_RCC_OscConfig+0x248>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002adc:	f7ff fbf4 	bl	80022c8 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ae4:	f7ff fbf0 	bl	80022c8 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e167      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002af6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b24 <HAL_RCC_OscConfig+0x240>)
 8002af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x200>
 8002b02:	e01b      	b.n	8002b3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b04:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <HAL_RCC_OscConfig+0x248>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0a:	f7ff fbdd 	bl	80022c8 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b10:	e00e      	b.n	8002b30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b12:	f7ff fbd9 	bl	80022c8 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d907      	bls.n	8002b30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e150      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
 8002b24:	40023800 	.word	0x40023800
 8002b28:	42470000 	.word	0x42470000
 8002b2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b30:	4b88      	ldr	r3, [pc, #544]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002b32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1ea      	bne.n	8002b12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 8097 	beq.w	8002c78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b4e:	4b81      	ldr	r3, [pc, #516]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10f      	bne.n	8002b7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	4b7d      	ldr	r3, [pc, #500]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b62:	4a7c      	ldr	r2, [pc, #496]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b76:	2301      	movs	r3, #1
 8002b78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7a:	4b77      	ldr	r3, [pc, #476]	@ (8002d58 <HAL_RCC_OscConfig+0x474>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d118      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b86:	4b74      	ldr	r3, [pc, #464]	@ (8002d58 <HAL_RCC_OscConfig+0x474>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a73      	ldr	r2, [pc, #460]	@ (8002d58 <HAL_RCC_OscConfig+0x474>)
 8002b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b92:	f7ff fb99 	bl	80022c8 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b9a:	f7ff fb95 	bl	80022c8 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e10c      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	4b6a      	ldr	r3, [pc, #424]	@ (8002d58 <HAL_RCC_OscConfig+0x474>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d106      	bne.n	8002bce <HAL_RCC_OscConfig+0x2ea>
 8002bc0:	4b64      	ldr	r3, [pc, #400]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bc4:	4a63      	ldr	r2, [pc, #396]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bcc:	e01c      	b.n	8002c08 <HAL_RCC_OscConfig+0x324>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	2b05      	cmp	r3, #5
 8002bd4:	d10c      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x30c>
 8002bd6:	4b5f      	ldr	r3, [pc, #380]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bda:	4a5e      	ldr	r2, [pc, #376]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bdc:	f043 0304 	orr.w	r3, r3, #4
 8002be0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002be2:	4b5c      	ldr	r3, [pc, #368]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be6:	4a5b      	ldr	r2, [pc, #364]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002be8:	f043 0301 	orr.w	r3, r3, #1
 8002bec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bee:	e00b      	b.n	8002c08 <HAL_RCC_OscConfig+0x324>
 8002bf0:	4b58      	ldr	r3, [pc, #352]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf4:	4a57      	ldr	r2, [pc, #348]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bf6:	f023 0301 	bic.w	r3, r3, #1
 8002bfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bfc:	4b55      	ldr	r3, [pc, #340]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c00:	4a54      	ldr	r2, [pc, #336]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002c02:	f023 0304 	bic.w	r3, r3, #4
 8002c06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d015      	beq.n	8002c3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c10:	f7ff fb5a 	bl	80022c8 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c16:	e00a      	b.n	8002c2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c18:	f7ff fb56 	bl	80022c8 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e0cb      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c2e:	4b49      	ldr	r3, [pc, #292]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0ee      	beq.n	8002c18 <HAL_RCC_OscConfig+0x334>
 8002c3a:	e014      	b.n	8002c66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3c:	f7ff fb44 	bl	80022c8 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c44:	f7ff fb40 	bl	80022c8 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e0b5      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1ee      	bne.n	8002c44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c66:	7dfb      	ldrb	r3, [r7, #23]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d105      	bne.n	8002c78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c6c:	4b39      	ldr	r3, [pc, #228]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	4a38      	ldr	r2, [pc, #224]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002c72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 80a1 	beq.w	8002dc4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c82:	4b34      	ldr	r3, [pc, #208]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 030c 	and.w	r3, r3, #12
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d05c      	beq.n	8002d48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d141      	bne.n	8002d1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c96:	4b31      	ldr	r3, [pc, #196]	@ (8002d5c <HAL_RCC_OscConfig+0x478>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9c:	f7ff fb14 	bl	80022c8 <HAL_GetTick>
 8002ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca4:	f7ff fb10 	bl	80022c8 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e087      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb6:	4b27      	ldr	r3, [pc, #156]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f0      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69da      	ldr	r2, [r3, #28]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd0:	019b      	lsls	r3, r3, #6
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd8:	085b      	lsrs	r3, r3, #1
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	041b      	lsls	r3, r3, #16
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce4:	061b      	lsls	r3, r3, #24
 8002ce6:	491b      	ldr	r1, [pc, #108]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cec:	4b1b      	ldr	r3, [pc, #108]	@ (8002d5c <HAL_RCC_OscConfig+0x478>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf2:	f7ff fae9 	bl	80022c8 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cfa:	f7ff fae5 	bl	80022c8 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e05c      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d0c:	4b11      	ldr	r3, [pc, #68]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f0      	beq.n	8002cfa <HAL_RCC_OscConfig+0x416>
 8002d18:	e054      	b.n	8002dc4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d1a:	4b10      	ldr	r3, [pc, #64]	@ (8002d5c <HAL_RCC_OscConfig+0x478>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d20:	f7ff fad2 	bl	80022c8 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d28:	f7ff face 	bl	80022c8 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e045      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3a:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <HAL_RCC_OscConfig+0x470>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f0      	bne.n	8002d28 <HAL_RCC_OscConfig+0x444>
 8002d46:	e03d      	b.n	8002dc4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d107      	bne.n	8002d60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e038      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40007000 	.word	0x40007000
 8002d5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d60:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd0 <HAL_RCC_OscConfig+0x4ec>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d028      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d121      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d11a      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d90:	4013      	ands	r3, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d111      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	3b01      	subs	r3, #1
 8002daa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d107      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40023800 	.word	0x40023800

08002dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0cc      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002de8:	4b68      	ldr	r3, [pc, #416]	@ (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d90c      	bls.n	8002e10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b65      	ldr	r3, [pc, #404]	@ (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfe:	4b63      	ldr	r3, [pc, #396]	@ (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d001      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0b8      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d020      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e28:	4b59      	ldr	r3, [pc, #356]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	4a58      	ldr	r2, [pc, #352]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e40:	4b53      	ldr	r3, [pc, #332]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4a52      	ldr	r2, [pc, #328]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e4c:	4b50      	ldr	r3, [pc, #320]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	494d      	ldr	r1, [pc, #308]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d044      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d107      	bne.n	8002e82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e72:	4b47      	ldr	r3, [pc, #284]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d119      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e07f      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d003      	beq.n	8002e92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d107      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e92:	4b3f      	ldr	r3, [pc, #252]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e06f      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e067      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eb2:	4b37      	ldr	r3, [pc, #220]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f023 0203 	bic.w	r2, r3, #3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4934      	ldr	r1, [pc, #208]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ec4:	f7ff fa00 	bl	80022c8 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eca:	e00a      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ecc:	f7ff f9fc 	bl	80022c8 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e04f      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 020c 	and.w	r2, r3, #12
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d1eb      	bne.n	8002ecc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef4:	4b25      	ldr	r3, [pc, #148]	@ (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d20c      	bcs.n	8002f1c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f02:	4b22      	ldr	r3, [pc, #136]	@ (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0a:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d001      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e032      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f28:	4b19      	ldr	r3, [pc, #100]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4916      	ldr	r1, [pc, #88]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f46:	4b12      	ldr	r3, [pc, #72]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	490e      	ldr	r1, [pc, #56]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f5a:	f000 f821 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	4b0b      	ldr	r3, [pc, #44]	@ (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	490a      	ldr	r1, [pc, #40]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002f6c:	5ccb      	ldrb	r3, [r1, r3]
 8002f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f72:	4a09      	ldr	r2, [pc, #36]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f76:	4b09      	ldr	r3, [pc, #36]	@ (8002f9c <HAL_RCC_ClockConfig+0x1c8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff f960 	bl	8002240 <HAL_InitTick>

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023c00 	.word	0x40023c00
 8002f90:	40023800 	.word	0x40023800
 8002f94:	08006b38 	.word	0x08006b38
 8002f98:	20000014 	.word	0x20000014
 8002f9c:	2000002c 	.word	0x2000002c

08002fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fa4:	b090      	sub	sp, #64	@ 0x40
 8002fa6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fb8:	4b59      	ldr	r3, [pc, #356]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 030c 	and.w	r3, r3, #12
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d00d      	beq.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x40>
 8002fc4:	2b08      	cmp	r3, #8
 8002fc6:	f200 80a1 	bhi.w	800310c <HAL_RCC_GetSysClockFreq+0x16c>
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d002      	beq.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x34>
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d003      	beq.n	8002fda <HAL_RCC_GetSysClockFreq+0x3a>
 8002fd2:	e09b      	b.n	800310c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fd4:	4b53      	ldr	r3, [pc, #332]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x184>)
 8002fd6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002fd8:	e09b      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fda:	4b53      	ldr	r3, [pc, #332]	@ (8003128 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002fde:	e098      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fe0:	4b4f      	ldr	r3, [pc, #316]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fe8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fea:	4b4d      	ldr	r3, [pc, #308]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d028      	beq.n	8003048 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	099b      	lsrs	r3, r3, #6
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	623b      	str	r3, [r7, #32]
 8003000:	627a      	str	r2, [r7, #36]	@ 0x24
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003008:	2100      	movs	r1, #0
 800300a:	4b47      	ldr	r3, [pc, #284]	@ (8003128 <HAL_RCC_GetSysClockFreq+0x188>)
 800300c:	fb03 f201 	mul.w	r2, r3, r1
 8003010:	2300      	movs	r3, #0
 8003012:	fb00 f303 	mul.w	r3, r0, r3
 8003016:	4413      	add	r3, r2
 8003018:	4a43      	ldr	r2, [pc, #268]	@ (8003128 <HAL_RCC_GetSysClockFreq+0x188>)
 800301a:	fba0 1202 	umull	r1, r2, r0, r2
 800301e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003020:	460a      	mov	r2, r1
 8003022:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003024:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003026:	4413      	add	r3, r2
 8003028:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800302a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800302c:	2200      	movs	r2, #0
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	61fa      	str	r2, [r7, #28]
 8003032:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003036:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800303a:	f7fd f919 	bl	8000270 <__aeabi_uldivmod>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4613      	mov	r3, r2
 8003044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003046:	e053      	b.n	80030f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003048:	4b35      	ldr	r3, [pc, #212]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x180>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	099b      	lsrs	r3, r3, #6
 800304e:	2200      	movs	r2, #0
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	617a      	str	r2, [r7, #20]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800305a:	f04f 0b00 	mov.w	fp, #0
 800305e:	4652      	mov	r2, sl
 8003060:	465b      	mov	r3, fp
 8003062:	f04f 0000 	mov.w	r0, #0
 8003066:	f04f 0100 	mov.w	r1, #0
 800306a:	0159      	lsls	r1, r3, #5
 800306c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003070:	0150      	lsls	r0, r2, #5
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	ebb2 080a 	subs.w	r8, r2, sl
 800307a:	eb63 090b 	sbc.w	r9, r3, fp
 800307e:	f04f 0200 	mov.w	r2, #0
 8003082:	f04f 0300 	mov.w	r3, #0
 8003086:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800308a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800308e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003092:	ebb2 0408 	subs.w	r4, r2, r8
 8003096:	eb63 0509 	sbc.w	r5, r3, r9
 800309a:	f04f 0200 	mov.w	r2, #0
 800309e:	f04f 0300 	mov.w	r3, #0
 80030a2:	00eb      	lsls	r3, r5, #3
 80030a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030a8:	00e2      	lsls	r2, r4, #3
 80030aa:	4614      	mov	r4, r2
 80030ac:	461d      	mov	r5, r3
 80030ae:	eb14 030a 	adds.w	r3, r4, sl
 80030b2:	603b      	str	r3, [r7, #0]
 80030b4:	eb45 030b 	adc.w	r3, r5, fp
 80030b8:	607b      	str	r3, [r7, #4]
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	f04f 0300 	mov.w	r3, #0
 80030c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030c6:	4629      	mov	r1, r5
 80030c8:	028b      	lsls	r3, r1, #10
 80030ca:	4621      	mov	r1, r4
 80030cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030d0:	4621      	mov	r1, r4
 80030d2:	028a      	lsls	r2, r1, #10
 80030d4:	4610      	mov	r0, r2
 80030d6:	4619      	mov	r1, r3
 80030d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030da:	2200      	movs	r2, #0
 80030dc:	60bb      	str	r3, [r7, #8]
 80030de:	60fa      	str	r2, [r7, #12]
 80030e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030e4:	f7fd f8c4 	bl	8000270 <__aeabi_uldivmod>
 80030e8:	4602      	mov	r2, r0
 80030ea:	460b      	mov	r3, r1
 80030ec:	4613      	mov	r3, r2
 80030ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80030f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x180>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	0c1b      	lsrs	r3, r3, #16
 80030f6:	f003 0303 	and.w	r3, r3, #3
 80030fa:	3301      	adds	r3, #1
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003100:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003104:	fbb2 f3f3 	udiv	r3, r2, r3
 8003108:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800310a:	e002      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x184>)
 800310e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003114:	4618      	mov	r0, r3
 8003116:	3740      	adds	r7, #64	@ 0x40
 8003118:	46bd      	mov	sp, r7
 800311a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800311e:	bf00      	nop
 8003120:	40023800 	.word	0x40023800
 8003124:	00f42400 	.word	0x00f42400
 8003128:	017d7840 	.word	0x017d7840

0800312c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003130:	4b03      	ldr	r3, [pc, #12]	@ (8003140 <HAL_RCC_GetHCLKFreq+0x14>)
 8003132:	681b      	ldr	r3, [r3, #0]
}
 8003134:	4618      	mov	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	20000014 	.word	0x20000014

08003144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003148:	f7ff fff0 	bl	800312c <HAL_RCC_GetHCLKFreq>
 800314c:	4602      	mov	r2, r0
 800314e:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	0a9b      	lsrs	r3, r3, #10
 8003154:	f003 0307 	and.w	r3, r3, #7
 8003158:	4903      	ldr	r1, [pc, #12]	@ (8003168 <HAL_RCC_GetPCLK1Freq+0x24>)
 800315a:	5ccb      	ldrb	r3, [r1, r3]
 800315c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003160:	4618      	mov	r0, r3
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40023800 	.word	0x40023800
 8003168:	08006b48 	.word	0x08006b48

0800316c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003170:	f7ff ffdc 	bl	800312c <HAL_RCC_GetHCLKFreq>
 8003174:	4602      	mov	r2, r0
 8003176:	4b05      	ldr	r3, [pc, #20]	@ (800318c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	0b5b      	lsrs	r3, r3, #13
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	4903      	ldr	r1, [pc, #12]	@ (8003190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003182:	5ccb      	ldrb	r3, [r1, r3]
 8003184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003188:	4618      	mov	r0, r3
 800318a:	bd80      	pop	{r7, pc}
 800318c:	40023800 	.word	0x40023800
 8003190:	08006b48 	.word	0x08006b48

08003194 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e038      	b.n	800321c <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d106      	bne.n	80031c4 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f7fd fabc 	bl	800073c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	3308      	adds	r3, #8
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f000 fe28 	bl	8003e24 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6818      	ldr	r0, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	461a      	mov	r2, r3
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	f000 fe8a 	bl	8003ef8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6858      	ldr	r0, [r3, #4]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	f000 feaf 	bl	8003f54 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	6892      	ldr	r2, [r2, #8]
 80031fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	6892      	ldr	r2, [r2, #8]
 800320a:	f041 0101 	orr.w	r1, r1, #1
 800320e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e041      	b.n	80032ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d106      	bne.n	8003250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7fe fbba 	bl	80019c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2202      	movs	r2, #2
 8003254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3304      	adds	r3, #4
 8003260:	4619      	mov	r1, r3
 8003262:	4610      	mov	r0, r2
 8003264:	f000 f95e 	bl	8003524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d001      	beq.n	80032dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e046      	b.n	800336a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a23      	ldr	r2, [pc, #140]	@ (8003378 <HAL_TIM_Base_Start+0xb4>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d022      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f6:	d01d      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a1f      	ldr	r2, [pc, #124]	@ (800337c <HAL_TIM_Base_Start+0xb8>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d018      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a1e      	ldr	r2, [pc, #120]	@ (8003380 <HAL_TIM_Base_Start+0xbc>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d013      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a1c      	ldr	r2, [pc, #112]	@ (8003384 <HAL_TIM_Base_Start+0xc0>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d00e      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a1b      	ldr	r2, [pc, #108]	@ (8003388 <HAL_TIM_Base_Start+0xc4>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d009      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a19      	ldr	r2, [pc, #100]	@ (800338c <HAL_TIM_Base_Start+0xc8>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d004      	beq.n	8003334 <HAL_TIM_Base_Start+0x70>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a18      	ldr	r2, [pc, #96]	@ (8003390 <HAL_TIM_Base_Start+0xcc>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d111      	bne.n	8003358 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 0307 	and.w	r3, r3, #7
 800333e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b06      	cmp	r3, #6
 8003344:	d010      	beq.n	8003368 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 0201 	orr.w	r2, r2, #1
 8003354:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003356:	e007      	b.n	8003368 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0201 	orr.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40010000 	.word	0x40010000
 800337c:	40000400 	.word	0x40000400
 8003380:	40000800 	.word	0x40000800
 8003384:	40000c00 	.word	0x40000c00
 8003388:	40010400 	.word	0x40010400
 800338c:	40014000 	.word	0x40014000
 8003390:	40001800 	.word	0x40001800

08003394 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_TIM_ConfigClockSource+0x1c>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e0b4      	b.n	800351a <HAL_TIM_ConfigClockSource+0x186>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2202      	movs	r2, #2
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80033ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033e8:	d03e      	beq.n	8003468 <HAL_TIM_ConfigClockSource+0xd4>
 80033ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033ee:	f200 8087 	bhi.w	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 80033f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033f6:	f000 8086 	beq.w	8003506 <HAL_TIM_ConfigClockSource+0x172>
 80033fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033fe:	d87f      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003400:	2b70      	cmp	r3, #112	@ 0x70
 8003402:	d01a      	beq.n	800343a <HAL_TIM_ConfigClockSource+0xa6>
 8003404:	2b70      	cmp	r3, #112	@ 0x70
 8003406:	d87b      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003408:	2b60      	cmp	r3, #96	@ 0x60
 800340a:	d050      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x11a>
 800340c:	2b60      	cmp	r3, #96	@ 0x60
 800340e:	d877      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003410:	2b50      	cmp	r3, #80	@ 0x50
 8003412:	d03c      	beq.n	800348e <HAL_TIM_ConfigClockSource+0xfa>
 8003414:	2b50      	cmp	r3, #80	@ 0x50
 8003416:	d873      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003418:	2b40      	cmp	r3, #64	@ 0x40
 800341a:	d058      	beq.n	80034ce <HAL_TIM_ConfigClockSource+0x13a>
 800341c:	2b40      	cmp	r3, #64	@ 0x40
 800341e:	d86f      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003420:	2b30      	cmp	r3, #48	@ 0x30
 8003422:	d064      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x15a>
 8003424:	2b30      	cmp	r3, #48	@ 0x30
 8003426:	d86b      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003428:	2b20      	cmp	r3, #32
 800342a:	d060      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x15a>
 800342c:	2b20      	cmp	r3, #32
 800342e:	d867      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
 8003430:	2b00      	cmp	r3, #0
 8003432:	d05c      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x15a>
 8003434:	2b10      	cmp	r3, #16
 8003436:	d05a      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x15a>
 8003438:	e062      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800344a:	f000 f98b 	bl	8003764 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800345c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	609a      	str	r2, [r3, #8]
      break;
 8003466:	e04f      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003478:	f000 f974 	bl	8003764 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800348a:	609a      	str	r2, [r3, #8]
      break;
 800348c:	e03c      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800349a:	461a      	mov	r2, r3
 800349c:	f000 f8e8 	bl	8003670 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2150      	movs	r1, #80	@ 0x50
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 f941 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034ac:	e02c      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034ba:	461a      	mov	r2, r3
 80034bc:	f000 f907 	bl	80036ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2160      	movs	r1, #96	@ 0x60
 80034c6:	4618      	mov	r0, r3
 80034c8:	f000 f931 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034cc:	e01c      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034da:	461a      	mov	r2, r3
 80034dc:	f000 f8c8 	bl	8003670 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2140      	movs	r1, #64	@ 0x40
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f921 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034ec:	e00c      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4619      	mov	r1, r3
 80034f8:	4610      	mov	r0, r2
 80034fa:	f000 f918 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034fe:	e003      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
      break;
 8003504:	e000      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003518:	7bfb      	ldrb	r3, [r7, #15]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a43      	ldr	r2, [pc, #268]	@ (8003644 <TIM_Base_SetConfig+0x120>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d013      	beq.n	8003564 <TIM_Base_SetConfig+0x40>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003542:	d00f      	beq.n	8003564 <TIM_Base_SetConfig+0x40>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a40      	ldr	r2, [pc, #256]	@ (8003648 <TIM_Base_SetConfig+0x124>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d00b      	beq.n	8003564 <TIM_Base_SetConfig+0x40>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a3f      	ldr	r2, [pc, #252]	@ (800364c <TIM_Base_SetConfig+0x128>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d007      	beq.n	8003564 <TIM_Base_SetConfig+0x40>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a3e      	ldr	r2, [pc, #248]	@ (8003650 <TIM_Base_SetConfig+0x12c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d003      	beq.n	8003564 <TIM_Base_SetConfig+0x40>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a3d      	ldr	r2, [pc, #244]	@ (8003654 <TIM_Base_SetConfig+0x130>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d108      	bne.n	8003576 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800356a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	4313      	orrs	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a32      	ldr	r2, [pc, #200]	@ (8003644 <TIM_Base_SetConfig+0x120>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d02b      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003584:	d027      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a2f      	ldr	r2, [pc, #188]	@ (8003648 <TIM_Base_SetConfig+0x124>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d023      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a2e      	ldr	r2, [pc, #184]	@ (800364c <TIM_Base_SetConfig+0x128>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d01f      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a2d      	ldr	r2, [pc, #180]	@ (8003650 <TIM_Base_SetConfig+0x12c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d01b      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003654 <TIM_Base_SetConfig+0x130>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d017      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a2b      	ldr	r2, [pc, #172]	@ (8003658 <TIM_Base_SetConfig+0x134>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d013      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a2a      	ldr	r2, [pc, #168]	@ (800365c <TIM_Base_SetConfig+0x138>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d00f      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a29      	ldr	r2, [pc, #164]	@ (8003660 <TIM_Base_SetConfig+0x13c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00b      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a28      	ldr	r2, [pc, #160]	@ (8003664 <TIM_Base_SetConfig+0x140>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d007      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a27      	ldr	r2, [pc, #156]	@ (8003668 <TIM_Base_SetConfig+0x144>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d003      	beq.n	80035d6 <TIM_Base_SetConfig+0xb2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a26      	ldr	r2, [pc, #152]	@ (800366c <TIM_Base_SetConfig+0x148>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d108      	bne.n	80035e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a0e      	ldr	r2, [pc, #56]	@ (8003644 <TIM_Base_SetConfig+0x120>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d003      	beq.n	8003616 <TIM_Base_SetConfig+0xf2>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a10      	ldr	r2, [pc, #64]	@ (8003654 <TIM_Base_SetConfig+0x130>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d103      	bne.n	800361e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	691a      	ldr	r2, [r3, #16]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f043 0204 	orr.w	r2, r3, #4
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	601a      	str	r2, [r3, #0]
}
 8003636:	bf00      	nop
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40010000 	.word	0x40010000
 8003648:	40000400 	.word	0x40000400
 800364c:	40000800 	.word	0x40000800
 8003650:	40000c00 	.word	0x40000c00
 8003654:	40010400 	.word	0x40010400
 8003658:	40014000 	.word	0x40014000
 800365c:	40014400 	.word	0x40014400
 8003660:	40014800 	.word	0x40014800
 8003664:	40001800 	.word	0x40001800
 8003668:	40001c00 	.word	0x40001c00
 800366c:	40002000 	.word	0x40002000

08003670 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	f023 0201 	bic.w	r2, r3, #1
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800369a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	011b      	lsls	r3, r3, #4
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f023 030a 	bic.w	r3, r3, #10
 80036ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	621a      	str	r2, [r3, #32]
}
 80036c2:	bf00      	nop
 80036c4:	371c      	adds	r7, #28
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b087      	sub	sp, #28
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f023 0210 	bic.w	r2, r3, #16
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	031b      	lsls	r3, r3, #12
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800370a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	4313      	orrs	r3, r2
 8003714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	621a      	str	r2, [r3, #32]
}
 8003722:	bf00      	nop
 8003724:	371c      	adds	r7, #28
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800372e:	b480      	push	{r7}
 8003730:	b085      	sub	sp, #20
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
 8003736:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003744:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	f043 0307 	orr.w	r3, r3, #7
 8003750:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	609a      	str	r2, [r3, #8]
}
 8003758:	bf00      	nop
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
 8003770:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800377e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	021a      	lsls	r2, r3, #8
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	431a      	orrs	r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	4313      	orrs	r3, r2
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	4313      	orrs	r3, r2
 8003790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	609a      	str	r2, [r3, #8]
}
 8003798:	bf00      	nop
 800379a:	371c      	adds	r7, #28
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e05a      	b.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a21      	ldr	r2, [pc, #132]	@ (8003880 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d022      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003808:	d01d      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a1d      	ldr	r2, [pc, #116]	@ (8003884 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d018      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a1b      	ldr	r2, [pc, #108]	@ (8003888 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d013      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a1a      	ldr	r2, [pc, #104]	@ (800388c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d00e      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a18      	ldr	r2, [pc, #96]	@ (8003890 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d009      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a17      	ldr	r2, [pc, #92]	@ (8003894 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d004      	beq.n	8003846 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a15      	ldr	r2, [pc, #84]	@ (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d10c      	bne.n	8003860 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800384c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	4313      	orrs	r3, r2
 8003856:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40010000 	.word	0x40010000
 8003884:	40000400 	.word	0x40000400
 8003888:	40000800 	.word	0x40000800
 800388c:	40000c00 	.word	0x40000c00
 8003890:	40010400 	.word	0x40010400
 8003894:	40014000 	.word	0x40014000
 8003898:	40001800 	.word	0x40001800

0800389c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e042      	b.n	8003934 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fe f8c8 	bl	8001a58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2224      	movs	r2, #36	@ 0x24
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68da      	ldr	r2, [r3, #12]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f82b 	bl	800393c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	691a      	ldr	r2, [r3, #16]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	695a      	ldr	r2, [r3, #20]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003904:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003914:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800393c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003940:	b0c0      	sub	sp, #256	@ 0x100
 8003942:	af00      	add	r7, sp, #0
 8003944:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003958:	68d9      	ldr	r1, [r3, #12]
 800395a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	ea40 0301 	orr.w	r3, r0, r1
 8003964:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	431a      	orrs	r2, r3
 8003974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	431a      	orrs	r2, r3
 800397c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003994:	f021 010c 	bic.w	r1, r1, #12
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039a2:	430b      	orrs	r3, r1
 80039a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b6:	6999      	ldr	r1, [r3, #24]
 80039b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	ea40 0301 	orr.w	r3, r0, r1
 80039c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	4b8f      	ldr	r3, [pc, #572]	@ (8003c08 <UART_SetConfig+0x2cc>)
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d005      	beq.n	80039dc <UART_SetConfig+0xa0>
 80039d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	4b8d      	ldr	r3, [pc, #564]	@ (8003c0c <UART_SetConfig+0x2d0>)
 80039d8:	429a      	cmp	r2, r3
 80039da:	d104      	bne.n	80039e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039dc:	f7ff fbc6 	bl	800316c <HAL_RCC_GetPCLK2Freq>
 80039e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80039e4:	e003      	b.n	80039ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039e6:	f7ff fbad 	bl	8003144 <HAL_RCC_GetPCLK1Freq>
 80039ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039f8:	f040 810c 	bne.w	8003c14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a00:	2200      	movs	r2, #0
 8003a02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a06:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a0e:	4622      	mov	r2, r4
 8003a10:	462b      	mov	r3, r5
 8003a12:	1891      	adds	r1, r2, r2
 8003a14:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a16:	415b      	adcs	r3, r3
 8003a18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a1e:	4621      	mov	r1, r4
 8003a20:	eb12 0801 	adds.w	r8, r2, r1
 8003a24:	4629      	mov	r1, r5
 8003a26:	eb43 0901 	adc.w	r9, r3, r1
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	f04f 0300 	mov.w	r3, #0
 8003a32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a3e:	4690      	mov	r8, r2
 8003a40:	4699      	mov	r9, r3
 8003a42:	4623      	mov	r3, r4
 8003a44:	eb18 0303 	adds.w	r3, r8, r3
 8003a48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a4c:	462b      	mov	r3, r5
 8003a4e:	eb49 0303 	adc.w	r3, r9, r3
 8003a52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a62:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	18db      	adds	r3, r3, r3
 8003a6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a70:	4613      	mov	r3, r2
 8003a72:	eb42 0303 	adc.w	r3, r2, r3
 8003a76:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a80:	f7fc fbf6 	bl	8000270 <__aeabi_uldivmod>
 8003a84:	4602      	mov	r2, r0
 8003a86:	460b      	mov	r3, r1
 8003a88:	4b61      	ldr	r3, [pc, #388]	@ (8003c10 <UART_SetConfig+0x2d4>)
 8003a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	011c      	lsls	r4, r3, #4
 8003a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a96:	2200      	movs	r2, #0
 8003a98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a9c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003aa0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003aa4:	4642      	mov	r2, r8
 8003aa6:	464b      	mov	r3, r9
 8003aa8:	1891      	adds	r1, r2, r2
 8003aaa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003aac:	415b      	adcs	r3, r3
 8003aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ab0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ab4:	4641      	mov	r1, r8
 8003ab6:	eb12 0a01 	adds.w	sl, r2, r1
 8003aba:	4649      	mov	r1, r9
 8003abc:	eb43 0b01 	adc.w	fp, r3, r1
 8003ac0:	f04f 0200 	mov.w	r2, #0
 8003ac4:	f04f 0300 	mov.w	r3, #0
 8003ac8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003acc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ad0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ad4:	4692      	mov	sl, r2
 8003ad6:	469b      	mov	fp, r3
 8003ad8:	4643      	mov	r3, r8
 8003ada:	eb1a 0303 	adds.w	r3, sl, r3
 8003ade:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ae2:	464b      	mov	r3, r9
 8003ae4:	eb4b 0303 	adc.w	r3, fp, r3
 8003ae8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003af8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003afc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b00:	460b      	mov	r3, r1
 8003b02:	18db      	adds	r3, r3, r3
 8003b04:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b06:	4613      	mov	r3, r2
 8003b08:	eb42 0303 	adc.w	r3, r2, r3
 8003b0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b16:	f7fc fbab 	bl	8000270 <__aeabi_uldivmod>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4611      	mov	r1, r2
 8003b20:	4b3b      	ldr	r3, [pc, #236]	@ (8003c10 <UART_SetConfig+0x2d4>)
 8003b22:	fba3 2301 	umull	r2, r3, r3, r1
 8003b26:	095b      	lsrs	r3, r3, #5
 8003b28:	2264      	movs	r2, #100	@ 0x64
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	1acb      	subs	r3, r1, r3
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b36:	4b36      	ldr	r3, [pc, #216]	@ (8003c10 <UART_SetConfig+0x2d4>)
 8003b38:	fba3 2302 	umull	r2, r3, r3, r2
 8003b3c:	095b      	lsrs	r3, r3, #5
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b44:	441c      	add	r4, r3
 8003b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b50:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b58:	4642      	mov	r2, r8
 8003b5a:	464b      	mov	r3, r9
 8003b5c:	1891      	adds	r1, r2, r2
 8003b5e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b60:	415b      	adcs	r3, r3
 8003b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b68:	4641      	mov	r1, r8
 8003b6a:	1851      	adds	r1, r2, r1
 8003b6c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b6e:	4649      	mov	r1, r9
 8003b70:	414b      	adcs	r3, r1
 8003b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b74:	f04f 0200 	mov.w	r2, #0
 8003b78:	f04f 0300 	mov.w	r3, #0
 8003b7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b80:	4659      	mov	r1, fp
 8003b82:	00cb      	lsls	r3, r1, #3
 8003b84:	4651      	mov	r1, sl
 8003b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b8a:	4651      	mov	r1, sl
 8003b8c:	00ca      	lsls	r2, r1, #3
 8003b8e:	4610      	mov	r0, r2
 8003b90:	4619      	mov	r1, r3
 8003b92:	4603      	mov	r3, r0
 8003b94:	4642      	mov	r2, r8
 8003b96:	189b      	adds	r3, r3, r2
 8003b98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b9c:	464b      	mov	r3, r9
 8003b9e:	460a      	mov	r2, r1
 8003ba0:	eb42 0303 	adc.w	r3, r2, r3
 8003ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bb4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	18db      	adds	r3, r3, r3
 8003bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	eb42 0303 	adc.w	r3, r2, r3
 8003bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003bd2:	f7fc fb4d 	bl	8000270 <__aeabi_uldivmod>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <UART_SetConfig+0x2d4>)
 8003bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8003be0:	095b      	lsrs	r3, r3, #5
 8003be2:	2164      	movs	r1, #100	@ 0x64
 8003be4:	fb01 f303 	mul.w	r3, r1, r3
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	3332      	adds	r3, #50	@ 0x32
 8003bee:	4a08      	ldr	r2, [pc, #32]	@ (8003c10 <UART_SetConfig+0x2d4>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	095b      	lsrs	r3, r3, #5
 8003bf6:	f003 0207 	and.w	r2, r3, #7
 8003bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4422      	add	r2, r4
 8003c02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c04:	e106      	b.n	8003e14 <UART_SetConfig+0x4d8>
 8003c06:	bf00      	nop
 8003c08:	40011000 	.word	0x40011000
 8003c0c:	40011400 	.word	0x40011400
 8003c10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c1e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c26:	4642      	mov	r2, r8
 8003c28:	464b      	mov	r3, r9
 8003c2a:	1891      	adds	r1, r2, r2
 8003c2c:	6239      	str	r1, [r7, #32]
 8003c2e:	415b      	adcs	r3, r3
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c36:	4641      	mov	r1, r8
 8003c38:	1854      	adds	r4, r2, r1
 8003c3a:	4649      	mov	r1, r9
 8003c3c:	eb43 0501 	adc.w	r5, r3, r1
 8003c40:	f04f 0200 	mov.w	r2, #0
 8003c44:	f04f 0300 	mov.w	r3, #0
 8003c48:	00eb      	lsls	r3, r5, #3
 8003c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c4e:	00e2      	lsls	r2, r4, #3
 8003c50:	4614      	mov	r4, r2
 8003c52:	461d      	mov	r5, r3
 8003c54:	4643      	mov	r3, r8
 8003c56:	18e3      	adds	r3, r4, r3
 8003c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c5c:	464b      	mov	r3, r9
 8003c5e:	eb45 0303 	adc.w	r3, r5, r3
 8003c62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c76:	f04f 0200 	mov.w	r2, #0
 8003c7a:	f04f 0300 	mov.w	r3, #0
 8003c7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c82:	4629      	mov	r1, r5
 8003c84:	008b      	lsls	r3, r1, #2
 8003c86:	4621      	mov	r1, r4
 8003c88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	008a      	lsls	r2, r1, #2
 8003c90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003c94:	f7fc faec 	bl	8000270 <__aeabi_uldivmod>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	4b60      	ldr	r3, [pc, #384]	@ (8003e20 <UART_SetConfig+0x4e4>)
 8003c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8003ca2:	095b      	lsrs	r3, r3, #5
 8003ca4:	011c      	lsls	r4, r3, #4
 8003ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003caa:	2200      	movs	r2, #0
 8003cac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cb0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cb8:	4642      	mov	r2, r8
 8003cba:	464b      	mov	r3, r9
 8003cbc:	1891      	adds	r1, r2, r2
 8003cbe:	61b9      	str	r1, [r7, #24]
 8003cc0:	415b      	adcs	r3, r3
 8003cc2:	61fb      	str	r3, [r7, #28]
 8003cc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cc8:	4641      	mov	r1, r8
 8003cca:	1851      	adds	r1, r2, r1
 8003ccc:	6139      	str	r1, [r7, #16]
 8003cce:	4649      	mov	r1, r9
 8003cd0:	414b      	adcs	r3, r1
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ce0:	4659      	mov	r1, fp
 8003ce2:	00cb      	lsls	r3, r1, #3
 8003ce4:	4651      	mov	r1, sl
 8003ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cea:	4651      	mov	r1, sl
 8003cec:	00ca      	lsls	r2, r1, #3
 8003cee:	4610      	mov	r0, r2
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	4642      	mov	r2, r8
 8003cf6:	189b      	adds	r3, r3, r2
 8003cf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cfc:	464b      	mov	r3, r9
 8003cfe:	460a      	mov	r2, r1
 8003d00:	eb42 0303 	adc.w	r3, r2, r3
 8003d04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d12:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	f04f 0300 	mov.w	r3, #0
 8003d1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d20:	4649      	mov	r1, r9
 8003d22:	008b      	lsls	r3, r1, #2
 8003d24:	4641      	mov	r1, r8
 8003d26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d2a:	4641      	mov	r1, r8
 8003d2c:	008a      	lsls	r2, r1, #2
 8003d2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d32:	f7fc fa9d 	bl	8000270 <__aeabi_uldivmod>
 8003d36:	4602      	mov	r2, r0
 8003d38:	460b      	mov	r3, r1
 8003d3a:	4611      	mov	r1, r2
 8003d3c:	4b38      	ldr	r3, [pc, #224]	@ (8003e20 <UART_SetConfig+0x4e4>)
 8003d3e:	fba3 2301 	umull	r2, r3, r3, r1
 8003d42:	095b      	lsrs	r3, r3, #5
 8003d44:	2264      	movs	r2, #100	@ 0x64
 8003d46:	fb02 f303 	mul.w	r3, r2, r3
 8003d4a:	1acb      	subs	r3, r1, r3
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	3332      	adds	r3, #50	@ 0x32
 8003d50:	4a33      	ldr	r2, [pc, #204]	@ (8003e20 <UART_SetConfig+0x4e4>)
 8003d52:	fba2 2303 	umull	r2, r3, r2, r3
 8003d56:	095b      	lsrs	r3, r3, #5
 8003d58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d5c:	441c      	add	r4, r3
 8003d5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d62:	2200      	movs	r2, #0
 8003d64:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d66:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d6c:	4642      	mov	r2, r8
 8003d6e:	464b      	mov	r3, r9
 8003d70:	1891      	adds	r1, r2, r2
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	415b      	adcs	r3, r3
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d7c:	4641      	mov	r1, r8
 8003d7e:	1851      	adds	r1, r2, r1
 8003d80:	6039      	str	r1, [r7, #0]
 8003d82:	4649      	mov	r1, r9
 8003d84:	414b      	adcs	r3, r1
 8003d86:	607b      	str	r3, [r7, #4]
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	f04f 0300 	mov.w	r3, #0
 8003d90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003d94:	4659      	mov	r1, fp
 8003d96:	00cb      	lsls	r3, r1, #3
 8003d98:	4651      	mov	r1, sl
 8003d9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d9e:	4651      	mov	r1, sl
 8003da0:	00ca      	lsls	r2, r1, #3
 8003da2:	4610      	mov	r0, r2
 8003da4:	4619      	mov	r1, r3
 8003da6:	4603      	mov	r3, r0
 8003da8:	4642      	mov	r2, r8
 8003daa:	189b      	adds	r3, r3, r2
 8003dac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dae:	464b      	mov	r3, r9
 8003db0:	460a      	mov	r2, r1
 8003db2:	eb42 0303 	adc.w	r3, r2, r3
 8003db6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dc2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	008b      	lsls	r3, r1, #2
 8003dd4:	4641      	mov	r1, r8
 8003dd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dda:	4641      	mov	r1, r8
 8003ddc:	008a      	lsls	r2, r1, #2
 8003dde:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003de2:	f7fc fa45 	bl	8000270 <__aeabi_uldivmod>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <UART_SetConfig+0x4e4>)
 8003dec:	fba3 1302 	umull	r1, r3, r3, r2
 8003df0:	095b      	lsrs	r3, r3, #5
 8003df2:	2164      	movs	r1, #100	@ 0x64
 8003df4:	fb01 f303 	mul.w	r3, r1, r3
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	3332      	adds	r3, #50	@ 0x32
 8003dfe:	4a08      	ldr	r2, [pc, #32]	@ (8003e20 <UART_SetConfig+0x4e4>)
 8003e00:	fba2 2303 	umull	r2, r3, r2, r3
 8003e04:	095b      	lsrs	r3, r3, #5
 8003e06:	f003 020f 	and.w	r2, r3, #15
 8003e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4422      	add	r2, r4
 8003e12:	609a      	str	r2, [r3, #8]
}
 8003e14:	bf00      	nop
 8003e16:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e20:	51eb851f 	.word	0x51eb851f

08003e24 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b087      	sub	sp, #28
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	6812      	ldr	r2, [r2, #0]
 8003e3c:	f023 0101 	bic.w	r1, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d102      	bne.n	8003e54 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8003e4e:	2340      	movs	r3, #64	@ 0x40
 8003e50:	617b      	str	r3, [r7, #20]
 8003e52:	e001      	b.n	8003e58 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8003e54:	2300      	movs	r3, #0
 8003e56:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8003e64:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8003e6a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8003e70:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8003e76:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8003e7c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8003e82:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8003e88:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8003e8e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8003e94:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8003eb2:	4b10      	ldr	r3, [pc, #64]	@ (8003ef4 <FSMC_NORSRAM_Init+0xd0>)
 8003eb4:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ebc:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8003ec4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	ea02 0103 	and.w	r1, r2, r3
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	4319      	orrs	r1, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	371c      	adds	r7, #28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	0008fb7f 	.word	0x0008fb7f

08003ef8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8003f0e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8003f16:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8003f1e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	3b01      	subs	r3, #1
 8003f26:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8003f28:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	3b02      	subs	r3, #2
 8003f30:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8003f32:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8003f3e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f68:	d11d      	bne.n	8003fa6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003f72:	4b13      	ldr	r3, [pc, #76]	@ (8003fc0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	6811      	ldr	r1, [r2, #0]
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	6852      	ldr	r2, [r2, #4]
 8003f7e:	0112      	lsls	r2, r2, #4
 8003f80:	4311      	orrs	r1, r2
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	6892      	ldr	r2, [r2, #8]
 8003f86:	0212      	lsls	r2, r2, #8
 8003f88:	4311      	orrs	r1, r2
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	6992      	ldr	r2, [r2, #24]
 8003f8e:	4311      	orrs	r1, r2
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	68d2      	ldr	r2, [r2, #12]
 8003f94:	0412      	lsls	r2, r2, #16
 8003f96:	430a      	orrs	r2, r1
 8003f98:	ea43 0102 	orr.w	r1, r3, r2
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003fa4:	e005      	b.n	8003fb2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8003fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	cff00000 	.word	0xcff00000

08003fc4 <std>:
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	b510      	push	{r4, lr}
 8003fc8:	4604      	mov	r4, r0
 8003fca:	e9c0 3300 	strd	r3, r3, [r0]
 8003fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fd2:	6083      	str	r3, [r0, #8]
 8003fd4:	8181      	strh	r1, [r0, #12]
 8003fd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003fd8:	81c2      	strh	r2, [r0, #14]
 8003fda:	6183      	str	r3, [r0, #24]
 8003fdc:	4619      	mov	r1, r3
 8003fde:	2208      	movs	r2, #8
 8003fe0:	305c      	adds	r0, #92	@ 0x5c
 8003fe2:	f000 fa2f 	bl	8004444 <memset>
 8003fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800401c <std+0x58>)
 8003fe8:	6263      	str	r3, [r4, #36]	@ 0x24
 8003fea:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <std+0x5c>)
 8003fec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003fee:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <std+0x60>)
 8003ff0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8004028 <std+0x64>)
 8003ff4:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800402c <std+0x68>)
 8003ff8:	6224      	str	r4, [r4, #32]
 8003ffa:	429c      	cmp	r4, r3
 8003ffc:	d006      	beq.n	800400c <std+0x48>
 8003ffe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004002:	4294      	cmp	r4, r2
 8004004:	d002      	beq.n	800400c <std+0x48>
 8004006:	33d0      	adds	r3, #208	@ 0xd0
 8004008:	429c      	cmp	r4, r3
 800400a:	d105      	bne.n	8004018 <std+0x54>
 800400c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004014:	f000 ba8e 	b.w	8004534 <__retarget_lock_init_recursive>
 8004018:	bd10      	pop	{r4, pc}
 800401a:	bf00      	nop
 800401c:	08004295 	.word	0x08004295
 8004020:	080042b7 	.word	0x080042b7
 8004024:	080042ef 	.word	0x080042ef
 8004028:	08004313 	.word	0x08004313
 800402c:	200002b0 	.word	0x200002b0

08004030 <stdio_exit_handler>:
 8004030:	4a02      	ldr	r2, [pc, #8]	@ (800403c <stdio_exit_handler+0xc>)
 8004032:	4903      	ldr	r1, [pc, #12]	@ (8004040 <stdio_exit_handler+0x10>)
 8004034:	4803      	ldr	r0, [pc, #12]	@ (8004044 <stdio_exit_handler+0x14>)
 8004036:	f000 b869 	b.w	800410c <_fwalk_sglue>
 800403a:	bf00      	nop
 800403c:	20000034 	.word	0x20000034
 8004040:	08005081 	.word	0x08005081
 8004044:	20000044 	.word	0x20000044

08004048 <cleanup_stdio>:
 8004048:	6841      	ldr	r1, [r0, #4]
 800404a:	4b0c      	ldr	r3, [pc, #48]	@ (800407c <cleanup_stdio+0x34>)
 800404c:	4299      	cmp	r1, r3
 800404e:	b510      	push	{r4, lr}
 8004050:	4604      	mov	r4, r0
 8004052:	d001      	beq.n	8004058 <cleanup_stdio+0x10>
 8004054:	f001 f814 	bl	8005080 <_fflush_r>
 8004058:	68a1      	ldr	r1, [r4, #8]
 800405a:	4b09      	ldr	r3, [pc, #36]	@ (8004080 <cleanup_stdio+0x38>)
 800405c:	4299      	cmp	r1, r3
 800405e:	d002      	beq.n	8004066 <cleanup_stdio+0x1e>
 8004060:	4620      	mov	r0, r4
 8004062:	f001 f80d 	bl	8005080 <_fflush_r>
 8004066:	68e1      	ldr	r1, [r4, #12]
 8004068:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <cleanup_stdio+0x3c>)
 800406a:	4299      	cmp	r1, r3
 800406c:	d004      	beq.n	8004078 <cleanup_stdio+0x30>
 800406e:	4620      	mov	r0, r4
 8004070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004074:	f001 b804 	b.w	8005080 <_fflush_r>
 8004078:	bd10      	pop	{r4, pc}
 800407a:	bf00      	nop
 800407c:	200002b0 	.word	0x200002b0
 8004080:	20000318 	.word	0x20000318
 8004084:	20000380 	.word	0x20000380

08004088 <global_stdio_init.part.0>:
 8004088:	b510      	push	{r4, lr}
 800408a:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <global_stdio_init.part.0+0x30>)
 800408c:	4c0b      	ldr	r4, [pc, #44]	@ (80040bc <global_stdio_init.part.0+0x34>)
 800408e:	4a0c      	ldr	r2, [pc, #48]	@ (80040c0 <global_stdio_init.part.0+0x38>)
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	4620      	mov	r0, r4
 8004094:	2200      	movs	r2, #0
 8004096:	2104      	movs	r1, #4
 8004098:	f7ff ff94 	bl	8003fc4 <std>
 800409c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040a0:	2201      	movs	r2, #1
 80040a2:	2109      	movs	r1, #9
 80040a4:	f7ff ff8e 	bl	8003fc4 <std>
 80040a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80040ac:	2202      	movs	r2, #2
 80040ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040b2:	2112      	movs	r1, #18
 80040b4:	f7ff bf86 	b.w	8003fc4 <std>
 80040b8:	200003e8 	.word	0x200003e8
 80040bc:	200002b0 	.word	0x200002b0
 80040c0:	08004031 	.word	0x08004031

080040c4 <__sfp_lock_acquire>:
 80040c4:	4801      	ldr	r0, [pc, #4]	@ (80040cc <__sfp_lock_acquire+0x8>)
 80040c6:	f000 ba36 	b.w	8004536 <__retarget_lock_acquire_recursive>
 80040ca:	bf00      	nop
 80040cc:	200003f1 	.word	0x200003f1

080040d0 <__sfp_lock_release>:
 80040d0:	4801      	ldr	r0, [pc, #4]	@ (80040d8 <__sfp_lock_release+0x8>)
 80040d2:	f000 ba31 	b.w	8004538 <__retarget_lock_release_recursive>
 80040d6:	bf00      	nop
 80040d8:	200003f1 	.word	0x200003f1

080040dc <__sinit>:
 80040dc:	b510      	push	{r4, lr}
 80040de:	4604      	mov	r4, r0
 80040e0:	f7ff fff0 	bl	80040c4 <__sfp_lock_acquire>
 80040e4:	6a23      	ldr	r3, [r4, #32]
 80040e6:	b11b      	cbz	r3, 80040f0 <__sinit+0x14>
 80040e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040ec:	f7ff bff0 	b.w	80040d0 <__sfp_lock_release>
 80040f0:	4b04      	ldr	r3, [pc, #16]	@ (8004104 <__sinit+0x28>)
 80040f2:	6223      	str	r3, [r4, #32]
 80040f4:	4b04      	ldr	r3, [pc, #16]	@ (8004108 <__sinit+0x2c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1f5      	bne.n	80040e8 <__sinit+0xc>
 80040fc:	f7ff ffc4 	bl	8004088 <global_stdio_init.part.0>
 8004100:	e7f2      	b.n	80040e8 <__sinit+0xc>
 8004102:	bf00      	nop
 8004104:	08004049 	.word	0x08004049
 8004108:	200003e8 	.word	0x200003e8

0800410c <_fwalk_sglue>:
 800410c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004110:	4607      	mov	r7, r0
 8004112:	4688      	mov	r8, r1
 8004114:	4614      	mov	r4, r2
 8004116:	2600      	movs	r6, #0
 8004118:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800411c:	f1b9 0901 	subs.w	r9, r9, #1
 8004120:	d505      	bpl.n	800412e <_fwalk_sglue+0x22>
 8004122:	6824      	ldr	r4, [r4, #0]
 8004124:	2c00      	cmp	r4, #0
 8004126:	d1f7      	bne.n	8004118 <_fwalk_sglue+0xc>
 8004128:	4630      	mov	r0, r6
 800412a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800412e:	89ab      	ldrh	r3, [r5, #12]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d907      	bls.n	8004144 <_fwalk_sglue+0x38>
 8004134:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004138:	3301      	adds	r3, #1
 800413a:	d003      	beq.n	8004144 <_fwalk_sglue+0x38>
 800413c:	4629      	mov	r1, r5
 800413e:	4638      	mov	r0, r7
 8004140:	47c0      	blx	r8
 8004142:	4306      	orrs	r6, r0
 8004144:	3568      	adds	r5, #104	@ 0x68
 8004146:	e7e9      	b.n	800411c <_fwalk_sglue+0x10>

08004148 <iprintf>:
 8004148:	b40f      	push	{r0, r1, r2, r3}
 800414a:	b507      	push	{r0, r1, r2, lr}
 800414c:	4906      	ldr	r1, [pc, #24]	@ (8004168 <iprintf+0x20>)
 800414e:	ab04      	add	r3, sp, #16
 8004150:	6808      	ldr	r0, [r1, #0]
 8004152:	f853 2b04 	ldr.w	r2, [r3], #4
 8004156:	6881      	ldr	r1, [r0, #8]
 8004158:	9301      	str	r3, [sp, #4]
 800415a:	f000 fc69 	bl	8004a30 <_vfiprintf_r>
 800415e:	b003      	add	sp, #12
 8004160:	f85d eb04 	ldr.w	lr, [sp], #4
 8004164:	b004      	add	sp, #16
 8004166:	4770      	bx	lr
 8004168:	20000040 	.word	0x20000040

0800416c <_puts_r>:
 800416c:	6a03      	ldr	r3, [r0, #32]
 800416e:	b570      	push	{r4, r5, r6, lr}
 8004170:	6884      	ldr	r4, [r0, #8]
 8004172:	4605      	mov	r5, r0
 8004174:	460e      	mov	r6, r1
 8004176:	b90b      	cbnz	r3, 800417c <_puts_r+0x10>
 8004178:	f7ff ffb0 	bl	80040dc <__sinit>
 800417c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800417e:	07db      	lsls	r3, r3, #31
 8004180:	d405      	bmi.n	800418e <_puts_r+0x22>
 8004182:	89a3      	ldrh	r3, [r4, #12]
 8004184:	0598      	lsls	r0, r3, #22
 8004186:	d402      	bmi.n	800418e <_puts_r+0x22>
 8004188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800418a:	f000 f9d4 	bl	8004536 <__retarget_lock_acquire_recursive>
 800418e:	89a3      	ldrh	r3, [r4, #12]
 8004190:	0719      	lsls	r1, r3, #28
 8004192:	d502      	bpl.n	800419a <_puts_r+0x2e>
 8004194:	6923      	ldr	r3, [r4, #16]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d135      	bne.n	8004206 <_puts_r+0x9a>
 800419a:	4621      	mov	r1, r4
 800419c:	4628      	mov	r0, r5
 800419e:	f000 f8fb 	bl	8004398 <__swsetup_r>
 80041a2:	b380      	cbz	r0, 8004206 <_puts_r+0x9a>
 80041a4:	f04f 35ff 	mov.w	r5, #4294967295
 80041a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041aa:	07da      	lsls	r2, r3, #31
 80041ac:	d405      	bmi.n	80041ba <_puts_r+0x4e>
 80041ae:	89a3      	ldrh	r3, [r4, #12]
 80041b0:	059b      	lsls	r3, r3, #22
 80041b2:	d402      	bmi.n	80041ba <_puts_r+0x4e>
 80041b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041b6:	f000 f9bf 	bl	8004538 <__retarget_lock_release_recursive>
 80041ba:	4628      	mov	r0, r5
 80041bc:	bd70      	pop	{r4, r5, r6, pc}
 80041be:	2b00      	cmp	r3, #0
 80041c0:	da04      	bge.n	80041cc <_puts_r+0x60>
 80041c2:	69a2      	ldr	r2, [r4, #24]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	dc17      	bgt.n	80041f8 <_puts_r+0x8c>
 80041c8:	290a      	cmp	r1, #10
 80041ca:	d015      	beq.n	80041f8 <_puts_r+0x8c>
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	1c5a      	adds	r2, r3, #1
 80041d0:	6022      	str	r2, [r4, #0]
 80041d2:	7019      	strb	r1, [r3, #0]
 80041d4:	68a3      	ldr	r3, [r4, #8]
 80041d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80041da:	3b01      	subs	r3, #1
 80041dc:	60a3      	str	r3, [r4, #8]
 80041de:	2900      	cmp	r1, #0
 80041e0:	d1ed      	bne.n	80041be <_puts_r+0x52>
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	da11      	bge.n	800420a <_puts_r+0x9e>
 80041e6:	4622      	mov	r2, r4
 80041e8:	210a      	movs	r1, #10
 80041ea:	4628      	mov	r0, r5
 80041ec:	f000 f895 	bl	800431a <__swbuf_r>
 80041f0:	3001      	adds	r0, #1
 80041f2:	d0d7      	beq.n	80041a4 <_puts_r+0x38>
 80041f4:	250a      	movs	r5, #10
 80041f6:	e7d7      	b.n	80041a8 <_puts_r+0x3c>
 80041f8:	4622      	mov	r2, r4
 80041fa:	4628      	mov	r0, r5
 80041fc:	f000 f88d 	bl	800431a <__swbuf_r>
 8004200:	3001      	adds	r0, #1
 8004202:	d1e7      	bne.n	80041d4 <_puts_r+0x68>
 8004204:	e7ce      	b.n	80041a4 <_puts_r+0x38>
 8004206:	3e01      	subs	r6, #1
 8004208:	e7e4      	b.n	80041d4 <_puts_r+0x68>
 800420a:	6823      	ldr	r3, [r4, #0]
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	6022      	str	r2, [r4, #0]
 8004210:	220a      	movs	r2, #10
 8004212:	701a      	strb	r2, [r3, #0]
 8004214:	e7ee      	b.n	80041f4 <_puts_r+0x88>
	...

08004218 <puts>:
 8004218:	4b02      	ldr	r3, [pc, #8]	@ (8004224 <puts+0xc>)
 800421a:	4601      	mov	r1, r0
 800421c:	6818      	ldr	r0, [r3, #0]
 800421e:	f7ff bfa5 	b.w	800416c <_puts_r>
 8004222:	bf00      	nop
 8004224:	20000040 	.word	0x20000040

08004228 <sniprintf>:
 8004228:	b40c      	push	{r2, r3}
 800422a:	b530      	push	{r4, r5, lr}
 800422c:	4b18      	ldr	r3, [pc, #96]	@ (8004290 <sniprintf+0x68>)
 800422e:	1e0c      	subs	r4, r1, #0
 8004230:	681d      	ldr	r5, [r3, #0]
 8004232:	b09d      	sub	sp, #116	@ 0x74
 8004234:	da08      	bge.n	8004248 <sniprintf+0x20>
 8004236:	238b      	movs	r3, #139	@ 0x8b
 8004238:	602b      	str	r3, [r5, #0]
 800423a:	f04f 30ff 	mov.w	r0, #4294967295
 800423e:	b01d      	add	sp, #116	@ 0x74
 8004240:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004244:	b002      	add	sp, #8
 8004246:	4770      	bx	lr
 8004248:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800424c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004256:	bf14      	ite	ne
 8004258:	f104 33ff 	addne.w	r3, r4, #4294967295
 800425c:	4623      	moveq	r3, r4
 800425e:	9304      	str	r3, [sp, #16]
 8004260:	9307      	str	r3, [sp, #28]
 8004262:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004266:	9002      	str	r0, [sp, #8]
 8004268:	9006      	str	r0, [sp, #24]
 800426a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800426e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004270:	ab21      	add	r3, sp, #132	@ 0x84
 8004272:	a902      	add	r1, sp, #8
 8004274:	4628      	mov	r0, r5
 8004276:	9301      	str	r3, [sp, #4]
 8004278:	f000 fab4 	bl	80047e4 <_svfiprintf_r>
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	bfbc      	itt	lt
 8004280:	238b      	movlt	r3, #139	@ 0x8b
 8004282:	602b      	strlt	r3, [r5, #0]
 8004284:	2c00      	cmp	r4, #0
 8004286:	d0da      	beq.n	800423e <sniprintf+0x16>
 8004288:	9b02      	ldr	r3, [sp, #8]
 800428a:	2200      	movs	r2, #0
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	e7d6      	b.n	800423e <sniprintf+0x16>
 8004290:	20000040 	.word	0x20000040

08004294 <__sread>:
 8004294:	b510      	push	{r4, lr}
 8004296:	460c      	mov	r4, r1
 8004298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800429c:	f000 f8fc 	bl	8004498 <_read_r>
 80042a0:	2800      	cmp	r0, #0
 80042a2:	bfab      	itete	ge
 80042a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80042a6:	89a3      	ldrhlt	r3, [r4, #12]
 80042a8:	181b      	addge	r3, r3, r0
 80042aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80042ae:	bfac      	ite	ge
 80042b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80042b2:	81a3      	strhlt	r3, [r4, #12]
 80042b4:	bd10      	pop	{r4, pc}

080042b6 <__swrite>:
 80042b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042ba:	461f      	mov	r7, r3
 80042bc:	898b      	ldrh	r3, [r1, #12]
 80042be:	05db      	lsls	r3, r3, #23
 80042c0:	4605      	mov	r5, r0
 80042c2:	460c      	mov	r4, r1
 80042c4:	4616      	mov	r6, r2
 80042c6:	d505      	bpl.n	80042d4 <__swrite+0x1e>
 80042c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042cc:	2302      	movs	r3, #2
 80042ce:	2200      	movs	r2, #0
 80042d0:	f000 f8d0 	bl	8004474 <_lseek_r>
 80042d4:	89a3      	ldrh	r3, [r4, #12]
 80042d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042de:	81a3      	strh	r3, [r4, #12]
 80042e0:	4632      	mov	r2, r6
 80042e2:	463b      	mov	r3, r7
 80042e4:	4628      	mov	r0, r5
 80042e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042ea:	f000 b8e7 	b.w	80044bc <_write_r>

080042ee <__sseek>:
 80042ee:	b510      	push	{r4, lr}
 80042f0:	460c      	mov	r4, r1
 80042f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042f6:	f000 f8bd 	bl	8004474 <_lseek_r>
 80042fa:	1c43      	adds	r3, r0, #1
 80042fc:	89a3      	ldrh	r3, [r4, #12]
 80042fe:	bf15      	itete	ne
 8004300:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004302:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004306:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800430a:	81a3      	strheq	r3, [r4, #12]
 800430c:	bf18      	it	ne
 800430e:	81a3      	strhne	r3, [r4, #12]
 8004310:	bd10      	pop	{r4, pc}

08004312 <__sclose>:
 8004312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004316:	f000 b89d 	b.w	8004454 <_close_r>

0800431a <__swbuf_r>:
 800431a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800431c:	460e      	mov	r6, r1
 800431e:	4614      	mov	r4, r2
 8004320:	4605      	mov	r5, r0
 8004322:	b118      	cbz	r0, 800432c <__swbuf_r+0x12>
 8004324:	6a03      	ldr	r3, [r0, #32]
 8004326:	b90b      	cbnz	r3, 800432c <__swbuf_r+0x12>
 8004328:	f7ff fed8 	bl	80040dc <__sinit>
 800432c:	69a3      	ldr	r3, [r4, #24]
 800432e:	60a3      	str	r3, [r4, #8]
 8004330:	89a3      	ldrh	r3, [r4, #12]
 8004332:	071a      	lsls	r2, r3, #28
 8004334:	d501      	bpl.n	800433a <__swbuf_r+0x20>
 8004336:	6923      	ldr	r3, [r4, #16]
 8004338:	b943      	cbnz	r3, 800434c <__swbuf_r+0x32>
 800433a:	4621      	mov	r1, r4
 800433c:	4628      	mov	r0, r5
 800433e:	f000 f82b 	bl	8004398 <__swsetup_r>
 8004342:	b118      	cbz	r0, 800434c <__swbuf_r+0x32>
 8004344:	f04f 37ff 	mov.w	r7, #4294967295
 8004348:	4638      	mov	r0, r7
 800434a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	6922      	ldr	r2, [r4, #16]
 8004350:	1a98      	subs	r0, r3, r2
 8004352:	6963      	ldr	r3, [r4, #20]
 8004354:	b2f6      	uxtb	r6, r6
 8004356:	4283      	cmp	r3, r0
 8004358:	4637      	mov	r7, r6
 800435a:	dc05      	bgt.n	8004368 <__swbuf_r+0x4e>
 800435c:	4621      	mov	r1, r4
 800435e:	4628      	mov	r0, r5
 8004360:	f000 fe8e 	bl	8005080 <_fflush_r>
 8004364:	2800      	cmp	r0, #0
 8004366:	d1ed      	bne.n	8004344 <__swbuf_r+0x2a>
 8004368:	68a3      	ldr	r3, [r4, #8]
 800436a:	3b01      	subs	r3, #1
 800436c:	60a3      	str	r3, [r4, #8]
 800436e:	6823      	ldr	r3, [r4, #0]
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	6022      	str	r2, [r4, #0]
 8004374:	701e      	strb	r6, [r3, #0]
 8004376:	6962      	ldr	r2, [r4, #20]
 8004378:	1c43      	adds	r3, r0, #1
 800437a:	429a      	cmp	r2, r3
 800437c:	d004      	beq.n	8004388 <__swbuf_r+0x6e>
 800437e:	89a3      	ldrh	r3, [r4, #12]
 8004380:	07db      	lsls	r3, r3, #31
 8004382:	d5e1      	bpl.n	8004348 <__swbuf_r+0x2e>
 8004384:	2e0a      	cmp	r6, #10
 8004386:	d1df      	bne.n	8004348 <__swbuf_r+0x2e>
 8004388:	4621      	mov	r1, r4
 800438a:	4628      	mov	r0, r5
 800438c:	f000 fe78 	bl	8005080 <_fflush_r>
 8004390:	2800      	cmp	r0, #0
 8004392:	d0d9      	beq.n	8004348 <__swbuf_r+0x2e>
 8004394:	e7d6      	b.n	8004344 <__swbuf_r+0x2a>
	...

08004398 <__swsetup_r>:
 8004398:	b538      	push	{r3, r4, r5, lr}
 800439a:	4b29      	ldr	r3, [pc, #164]	@ (8004440 <__swsetup_r+0xa8>)
 800439c:	4605      	mov	r5, r0
 800439e:	6818      	ldr	r0, [r3, #0]
 80043a0:	460c      	mov	r4, r1
 80043a2:	b118      	cbz	r0, 80043ac <__swsetup_r+0x14>
 80043a4:	6a03      	ldr	r3, [r0, #32]
 80043a6:	b90b      	cbnz	r3, 80043ac <__swsetup_r+0x14>
 80043a8:	f7ff fe98 	bl	80040dc <__sinit>
 80043ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043b0:	0719      	lsls	r1, r3, #28
 80043b2:	d422      	bmi.n	80043fa <__swsetup_r+0x62>
 80043b4:	06da      	lsls	r2, r3, #27
 80043b6:	d407      	bmi.n	80043c8 <__swsetup_r+0x30>
 80043b8:	2209      	movs	r2, #9
 80043ba:	602a      	str	r2, [r5, #0]
 80043bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043c0:	81a3      	strh	r3, [r4, #12]
 80043c2:	f04f 30ff 	mov.w	r0, #4294967295
 80043c6:	e033      	b.n	8004430 <__swsetup_r+0x98>
 80043c8:	0758      	lsls	r0, r3, #29
 80043ca:	d512      	bpl.n	80043f2 <__swsetup_r+0x5a>
 80043cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80043ce:	b141      	cbz	r1, 80043e2 <__swsetup_r+0x4a>
 80043d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80043d4:	4299      	cmp	r1, r3
 80043d6:	d002      	beq.n	80043de <__swsetup_r+0x46>
 80043d8:	4628      	mov	r0, r5
 80043da:	f000 f8af 	bl	800453c <_free_r>
 80043de:	2300      	movs	r3, #0
 80043e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80043e2:	89a3      	ldrh	r3, [r4, #12]
 80043e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80043e8:	81a3      	strh	r3, [r4, #12]
 80043ea:	2300      	movs	r3, #0
 80043ec:	6063      	str	r3, [r4, #4]
 80043ee:	6923      	ldr	r3, [r4, #16]
 80043f0:	6023      	str	r3, [r4, #0]
 80043f2:	89a3      	ldrh	r3, [r4, #12]
 80043f4:	f043 0308 	orr.w	r3, r3, #8
 80043f8:	81a3      	strh	r3, [r4, #12]
 80043fa:	6923      	ldr	r3, [r4, #16]
 80043fc:	b94b      	cbnz	r3, 8004412 <__swsetup_r+0x7a>
 80043fe:	89a3      	ldrh	r3, [r4, #12]
 8004400:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004408:	d003      	beq.n	8004412 <__swsetup_r+0x7a>
 800440a:	4621      	mov	r1, r4
 800440c:	4628      	mov	r0, r5
 800440e:	f000 fe85 	bl	800511c <__smakebuf_r>
 8004412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004416:	f013 0201 	ands.w	r2, r3, #1
 800441a:	d00a      	beq.n	8004432 <__swsetup_r+0x9a>
 800441c:	2200      	movs	r2, #0
 800441e:	60a2      	str	r2, [r4, #8]
 8004420:	6962      	ldr	r2, [r4, #20]
 8004422:	4252      	negs	r2, r2
 8004424:	61a2      	str	r2, [r4, #24]
 8004426:	6922      	ldr	r2, [r4, #16]
 8004428:	b942      	cbnz	r2, 800443c <__swsetup_r+0xa4>
 800442a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800442e:	d1c5      	bne.n	80043bc <__swsetup_r+0x24>
 8004430:	bd38      	pop	{r3, r4, r5, pc}
 8004432:	0799      	lsls	r1, r3, #30
 8004434:	bf58      	it	pl
 8004436:	6962      	ldrpl	r2, [r4, #20]
 8004438:	60a2      	str	r2, [r4, #8]
 800443a:	e7f4      	b.n	8004426 <__swsetup_r+0x8e>
 800443c:	2000      	movs	r0, #0
 800443e:	e7f7      	b.n	8004430 <__swsetup_r+0x98>
 8004440:	20000040 	.word	0x20000040

08004444 <memset>:
 8004444:	4402      	add	r2, r0
 8004446:	4603      	mov	r3, r0
 8004448:	4293      	cmp	r3, r2
 800444a:	d100      	bne.n	800444e <memset+0xa>
 800444c:	4770      	bx	lr
 800444e:	f803 1b01 	strb.w	r1, [r3], #1
 8004452:	e7f9      	b.n	8004448 <memset+0x4>

08004454 <_close_r>:
 8004454:	b538      	push	{r3, r4, r5, lr}
 8004456:	4d06      	ldr	r5, [pc, #24]	@ (8004470 <_close_r+0x1c>)
 8004458:	2300      	movs	r3, #0
 800445a:	4604      	mov	r4, r0
 800445c:	4608      	mov	r0, r1
 800445e:	602b      	str	r3, [r5, #0]
 8004460:	f7fd f9e7 	bl	8001832 <_close>
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	d102      	bne.n	800446e <_close_r+0x1a>
 8004468:	682b      	ldr	r3, [r5, #0]
 800446a:	b103      	cbz	r3, 800446e <_close_r+0x1a>
 800446c:	6023      	str	r3, [r4, #0]
 800446e:	bd38      	pop	{r3, r4, r5, pc}
 8004470:	200003ec 	.word	0x200003ec

08004474 <_lseek_r>:
 8004474:	b538      	push	{r3, r4, r5, lr}
 8004476:	4d07      	ldr	r5, [pc, #28]	@ (8004494 <_lseek_r+0x20>)
 8004478:	4604      	mov	r4, r0
 800447a:	4608      	mov	r0, r1
 800447c:	4611      	mov	r1, r2
 800447e:	2200      	movs	r2, #0
 8004480:	602a      	str	r2, [r5, #0]
 8004482:	461a      	mov	r2, r3
 8004484:	f7fd f9fc 	bl	8001880 <_lseek>
 8004488:	1c43      	adds	r3, r0, #1
 800448a:	d102      	bne.n	8004492 <_lseek_r+0x1e>
 800448c:	682b      	ldr	r3, [r5, #0]
 800448e:	b103      	cbz	r3, 8004492 <_lseek_r+0x1e>
 8004490:	6023      	str	r3, [r4, #0]
 8004492:	bd38      	pop	{r3, r4, r5, pc}
 8004494:	200003ec 	.word	0x200003ec

08004498 <_read_r>:
 8004498:	b538      	push	{r3, r4, r5, lr}
 800449a:	4d07      	ldr	r5, [pc, #28]	@ (80044b8 <_read_r+0x20>)
 800449c:	4604      	mov	r4, r0
 800449e:	4608      	mov	r0, r1
 80044a0:	4611      	mov	r1, r2
 80044a2:	2200      	movs	r2, #0
 80044a4:	602a      	str	r2, [r5, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	f7fd f98a 	bl	80017c0 <_read>
 80044ac:	1c43      	adds	r3, r0, #1
 80044ae:	d102      	bne.n	80044b6 <_read_r+0x1e>
 80044b0:	682b      	ldr	r3, [r5, #0]
 80044b2:	b103      	cbz	r3, 80044b6 <_read_r+0x1e>
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	bd38      	pop	{r3, r4, r5, pc}
 80044b8:	200003ec 	.word	0x200003ec

080044bc <_write_r>:
 80044bc:	b538      	push	{r3, r4, r5, lr}
 80044be:	4d07      	ldr	r5, [pc, #28]	@ (80044dc <_write_r+0x20>)
 80044c0:	4604      	mov	r4, r0
 80044c2:	4608      	mov	r0, r1
 80044c4:	4611      	mov	r1, r2
 80044c6:	2200      	movs	r2, #0
 80044c8:	602a      	str	r2, [r5, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	f7fd f995 	bl	80017fa <_write>
 80044d0:	1c43      	adds	r3, r0, #1
 80044d2:	d102      	bne.n	80044da <_write_r+0x1e>
 80044d4:	682b      	ldr	r3, [r5, #0]
 80044d6:	b103      	cbz	r3, 80044da <_write_r+0x1e>
 80044d8:	6023      	str	r3, [r4, #0]
 80044da:	bd38      	pop	{r3, r4, r5, pc}
 80044dc:	200003ec 	.word	0x200003ec

080044e0 <__errno>:
 80044e0:	4b01      	ldr	r3, [pc, #4]	@ (80044e8 <__errno+0x8>)
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	20000040 	.word	0x20000040

080044ec <__libc_init_array>:
 80044ec:	b570      	push	{r4, r5, r6, lr}
 80044ee:	4d0d      	ldr	r5, [pc, #52]	@ (8004524 <__libc_init_array+0x38>)
 80044f0:	4c0d      	ldr	r4, [pc, #52]	@ (8004528 <__libc_init_array+0x3c>)
 80044f2:	1b64      	subs	r4, r4, r5
 80044f4:	10a4      	asrs	r4, r4, #2
 80044f6:	2600      	movs	r6, #0
 80044f8:	42a6      	cmp	r6, r4
 80044fa:	d109      	bne.n	8004510 <__libc_init_array+0x24>
 80044fc:	4d0b      	ldr	r5, [pc, #44]	@ (800452c <__libc_init_array+0x40>)
 80044fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004530 <__libc_init_array+0x44>)
 8004500:	f000 fed8 	bl	80052b4 <_init>
 8004504:	1b64      	subs	r4, r4, r5
 8004506:	10a4      	asrs	r4, r4, #2
 8004508:	2600      	movs	r6, #0
 800450a:	42a6      	cmp	r6, r4
 800450c:	d105      	bne.n	800451a <__libc_init_array+0x2e>
 800450e:	bd70      	pop	{r4, r5, r6, pc}
 8004510:	f855 3b04 	ldr.w	r3, [r5], #4
 8004514:	4798      	blx	r3
 8004516:	3601      	adds	r6, #1
 8004518:	e7ee      	b.n	80044f8 <__libc_init_array+0xc>
 800451a:	f855 3b04 	ldr.w	r3, [r5], #4
 800451e:	4798      	blx	r3
 8004520:	3601      	adds	r6, #1
 8004522:	e7f2      	b.n	800450a <__libc_init_array+0x1e>
 8004524:	08006bcc 	.word	0x08006bcc
 8004528:	08006bcc 	.word	0x08006bcc
 800452c:	08006bcc 	.word	0x08006bcc
 8004530:	08006bd0 	.word	0x08006bd0

08004534 <__retarget_lock_init_recursive>:
 8004534:	4770      	bx	lr

08004536 <__retarget_lock_acquire_recursive>:
 8004536:	4770      	bx	lr

08004538 <__retarget_lock_release_recursive>:
 8004538:	4770      	bx	lr
	...

0800453c <_free_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	4605      	mov	r5, r0
 8004540:	2900      	cmp	r1, #0
 8004542:	d041      	beq.n	80045c8 <_free_r+0x8c>
 8004544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004548:	1f0c      	subs	r4, r1, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	bfb8      	it	lt
 800454e:	18e4      	addlt	r4, r4, r3
 8004550:	f000 f8e0 	bl	8004714 <__malloc_lock>
 8004554:	4a1d      	ldr	r2, [pc, #116]	@ (80045cc <_free_r+0x90>)
 8004556:	6813      	ldr	r3, [r2, #0]
 8004558:	b933      	cbnz	r3, 8004568 <_free_r+0x2c>
 800455a:	6063      	str	r3, [r4, #4]
 800455c:	6014      	str	r4, [r2, #0]
 800455e:	4628      	mov	r0, r5
 8004560:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004564:	f000 b8dc 	b.w	8004720 <__malloc_unlock>
 8004568:	42a3      	cmp	r3, r4
 800456a:	d908      	bls.n	800457e <_free_r+0x42>
 800456c:	6820      	ldr	r0, [r4, #0]
 800456e:	1821      	adds	r1, r4, r0
 8004570:	428b      	cmp	r3, r1
 8004572:	bf01      	itttt	eq
 8004574:	6819      	ldreq	r1, [r3, #0]
 8004576:	685b      	ldreq	r3, [r3, #4]
 8004578:	1809      	addeq	r1, r1, r0
 800457a:	6021      	streq	r1, [r4, #0]
 800457c:	e7ed      	b.n	800455a <_free_r+0x1e>
 800457e:	461a      	mov	r2, r3
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	b10b      	cbz	r3, 8004588 <_free_r+0x4c>
 8004584:	42a3      	cmp	r3, r4
 8004586:	d9fa      	bls.n	800457e <_free_r+0x42>
 8004588:	6811      	ldr	r1, [r2, #0]
 800458a:	1850      	adds	r0, r2, r1
 800458c:	42a0      	cmp	r0, r4
 800458e:	d10b      	bne.n	80045a8 <_free_r+0x6c>
 8004590:	6820      	ldr	r0, [r4, #0]
 8004592:	4401      	add	r1, r0
 8004594:	1850      	adds	r0, r2, r1
 8004596:	4283      	cmp	r3, r0
 8004598:	6011      	str	r1, [r2, #0]
 800459a:	d1e0      	bne.n	800455e <_free_r+0x22>
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	6053      	str	r3, [r2, #4]
 80045a2:	4408      	add	r0, r1
 80045a4:	6010      	str	r0, [r2, #0]
 80045a6:	e7da      	b.n	800455e <_free_r+0x22>
 80045a8:	d902      	bls.n	80045b0 <_free_r+0x74>
 80045aa:	230c      	movs	r3, #12
 80045ac:	602b      	str	r3, [r5, #0]
 80045ae:	e7d6      	b.n	800455e <_free_r+0x22>
 80045b0:	6820      	ldr	r0, [r4, #0]
 80045b2:	1821      	adds	r1, r4, r0
 80045b4:	428b      	cmp	r3, r1
 80045b6:	bf04      	itt	eq
 80045b8:	6819      	ldreq	r1, [r3, #0]
 80045ba:	685b      	ldreq	r3, [r3, #4]
 80045bc:	6063      	str	r3, [r4, #4]
 80045be:	bf04      	itt	eq
 80045c0:	1809      	addeq	r1, r1, r0
 80045c2:	6021      	streq	r1, [r4, #0]
 80045c4:	6054      	str	r4, [r2, #4]
 80045c6:	e7ca      	b.n	800455e <_free_r+0x22>
 80045c8:	bd38      	pop	{r3, r4, r5, pc}
 80045ca:	bf00      	nop
 80045cc:	200003f8 	.word	0x200003f8

080045d0 <sbrk_aligned>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	4e0f      	ldr	r6, [pc, #60]	@ (8004610 <sbrk_aligned+0x40>)
 80045d4:	460c      	mov	r4, r1
 80045d6:	6831      	ldr	r1, [r6, #0]
 80045d8:	4605      	mov	r5, r0
 80045da:	b911      	cbnz	r1, 80045e2 <sbrk_aligned+0x12>
 80045dc:	f000 fe16 	bl	800520c <_sbrk_r>
 80045e0:	6030      	str	r0, [r6, #0]
 80045e2:	4621      	mov	r1, r4
 80045e4:	4628      	mov	r0, r5
 80045e6:	f000 fe11 	bl	800520c <_sbrk_r>
 80045ea:	1c43      	adds	r3, r0, #1
 80045ec:	d103      	bne.n	80045f6 <sbrk_aligned+0x26>
 80045ee:	f04f 34ff 	mov.w	r4, #4294967295
 80045f2:	4620      	mov	r0, r4
 80045f4:	bd70      	pop	{r4, r5, r6, pc}
 80045f6:	1cc4      	adds	r4, r0, #3
 80045f8:	f024 0403 	bic.w	r4, r4, #3
 80045fc:	42a0      	cmp	r0, r4
 80045fe:	d0f8      	beq.n	80045f2 <sbrk_aligned+0x22>
 8004600:	1a21      	subs	r1, r4, r0
 8004602:	4628      	mov	r0, r5
 8004604:	f000 fe02 	bl	800520c <_sbrk_r>
 8004608:	3001      	adds	r0, #1
 800460a:	d1f2      	bne.n	80045f2 <sbrk_aligned+0x22>
 800460c:	e7ef      	b.n	80045ee <sbrk_aligned+0x1e>
 800460e:	bf00      	nop
 8004610:	200003f4 	.word	0x200003f4

08004614 <_malloc_r>:
 8004614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004618:	1ccd      	adds	r5, r1, #3
 800461a:	f025 0503 	bic.w	r5, r5, #3
 800461e:	3508      	adds	r5, #8
 8004620:	2d0c      	cmp	r5, #12
 8004622:	bf38      	it	cc
 8004624:	250c      	movcc	r5, #12
 8004626:	2d00      	cmp	r5, #0
 8004628:	4606      	mov	r6, r0
 800462a:	db01      	blt.n	8004630 <_malloc_r+0x1c>
 800462c:	42a9      	cmp	r1, r5
 800462e:	d904      	bls.n	800463a <_malloc_r+0x26>
 8004630:	230c      	movs	r3, #12
 8004632:	6033      	str	r3, [r6, #0]
 8004634:	2000      	movs	r0, #0
 8004636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800463a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004710 <_malloc_r+0xfc>
 800463e:	f000 f869 	bl	8004714 <__malloc_lock>
 8004642:	f8d8 3000 	ldr.w	r3, [r8]
 8004646:	461c      	mov	r4, r3
 8004648:	bb44      	cbnz	r4, 800469c <_malloc_r+0x88>
 800464a:	4629      	mov	r1, r5
 800464c:	4630      	mov	r0, r6
 800464e:	f7ff ffbf 	bl	80045d0 <sbrk_aligned>
 8004652:	1c43      	adds	r3, r0, #1
 8004654:	4604      	mov	r4, r0
 8004656:	d158      	bne.n	800470a <_malloc_r+0xf6>
 8004658:	f8d8 4000 	ldr.w	r4, [r8]
 800465c:	4627      	mov	r7, r4
 800465e:	2f00      	cmp	r7, #0
 8004660:	d143      	bne.n	80046ea <_malloc_r+0xd6>
 8004662:	2c00      	cmp	r4, #0
 8004664:	d04b      	beq.n	80046fe <_malloc_r+0xea>
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	4639      	mov	r1, r7
 800466a:	4630      	mov	r0, r6
 800466c:	eb04 0903 	add.w	r9, r4, r3
 8004670:	f000 fdcc 	bl	800520c <_sbrk_r>
 8004674:	4581      	cmp	r9, r0
 8004676:	d142      	bne.n	80046fe <_malloc_r+0xea>
 8004678:	6821      	ldr	r1, [r4, #0]
 800467a:	1a6d      	subs	r5, r5, r1
 800467c:	4629      	mov	r1, r5
 800467e:	4630      	mov	r0, r6
 8004680:	f7ff ffa6 	bl	80045d0 <sbrk_aligned>
 8004684:	3001      	adds	r0, #1
 8004686:	d03a      	beq.n	80046fe <_malloc_r+0xea>
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	442b      	add	r3, r5
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	f8d8 3000 	ldr.w	r3, [r8]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	bb62      	cbnz	r2, 80046f0 <_malloc_r+0xdc>
 8004696:	f8c8 7000 	str.w	r7, [r8]
 800469a:	e00f      	b.n	80046bc <_malloc_r+0xa8>
 800469c:	6822      	ldr	r2, [r4, #0]
 800469e:	1b52      	subs	r2, r2, r5
 80046a0:	d420      	bmi.n	80046e4 <_malloc_r+0xd0>
 80046a2:	2a0b      	cmp	r2, #11
 80046a4:	d917      	bls.n	80046d6 <_malloc_r+0xc2>
 80046a6:	1961      	adds	r1, r4, r5
 80046a8:	42a3      	cmp	r3, r4
 80046aa:	6025      	str	r5, [r4, #0]
 80046ac:	bf18      	it	ne
 80046ae:	6059      	strne	r1, [r3, #4]
 80046b0:	6863      	ldr	r3, [r4, #4]
 80046b2:	bf08      	it	eq
 80046b4:	f8c8 1000 	streq.w	r1, [r8]
 80046b8:	5162      	str	r2, [r4, r5]
 80046ba:	604b      	str	r3, [r1, #4]
 80046bc:	4630      	mov	r0, r6
 80046be:	f000 f82f 	bl	8004720 <__malloc_unlock>
 80046c2:	f104 000b 	add.w	r0, r4, #11
 80046c6:	1d23      	adds	r3, r4, #4
 80046c8:	f020 0007 	bic.w	r0, r0, #7
 80046cc:	1ac2      	subs	r2, r0, r3
 80046ce:	bf1c      	itt	ne
 80046d0:	1a1b      	subne	r3, r3, r0
 80046d2:	50a3      	strne	r3, [r4, r2]
 80046d4:	e7af      	b.n	8004636 <_malloc_r+0x22>
 80046d6:	6862      	ldr	r2, [r4, #4]
 80046d8:	42a3      	cmp	r3, r4
 80046da:	bf0c      	ite	eq
 80046dc:	f8c8 2000 	streq.w	r2, [r8]
 80046e0:	605a      	strne	r2, [r3, #4]
 80046e2:	e7eb      	b.n	80046bc <_malloc_r+0xa8>
 80046e4:	4623      	mov	r3, r4
 80046e6:	6864      	ldr	r4, [r4, #4]
 80046e8:	e7ae      	b.n	8004648 <_malloc_r+0x34>
 80046ea:	463c      	mov	r4, r7
 80046ec:	687f      	ldr	r7, [r7, #4]
 80046ee:	e7b6      	b.n	800465e <_malloc_r+0x4a>
 80046f0:	461a      	mov	r2, r3
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	42a3      	cmp	r3, r4
 80046f6:	d1fb      	bne.n	80046f0 <_malloc_r+0xdc>
 80046f8:	2300      	movs	r3, #0
 80046fa:	6053      	str	r3, [r2, #4]
 80046fc:	e7de      	b.n	80046bc <_malloc_r+0xa8>
 80046fe:	230c      	movs	r3, #12
 8004700:	6033      	str	r3, [r6, #0]
 8004702:	4630      	mov	r0, r6
 8004704:	f000 f80c 	bl	8004720 <__malloc_unlock>
 8004708:	e794      	b.n	8004634 <_malloc_r+0x20>
 800470a:	6005      	str	r5, [r0, #0]
 800470c:	e7d6      	b.n	80046bc <_malloc_r+0xa8>
 800470e:	bf00      	nop
 8004710:	200003f8 	.word	0x200003f8

08004714 <__malloc_lock>:
 8004714:	4801      	ldr	r0, [pc, #4]	@ (800471c <__malloc_lock+0x8>)
 8004716:	f7ff bf0e 	b.w	8004536 <__retarget_lock_acquire_recursive>
 800471a:	bf00      	nop
 800471c:	200003f0 	.word	0x200003f0

08004720 <__malloc_unlock>:
 8004720:	4801      	ldr	r0, [pc, #4]	@ (8004728 <__malloc_unlock+0x8>)
 8004722:	f7ff bf09 	b.w	8004538 <__retarget_lock_release_recursive>
 8004726:	bf00      	nop
 8004728:	200003f0 	.word	0x200003f0

0800472c <__ssputs_r>:
 800472c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004730:	688e      	ldr	r6, [r1, #8]
 8004732:	461f      	mov	r7, r3
 8004734:	42be      	cmp	r6, r7
 8004736:	680b      	ldr	r3, [r1, #0]
 8004738:	4682      	mov	sl, r0
 800473a:	460c      	mov	r4, r1
 800473c:	4690      	mov	r8, r2
 800473e:	d82d      	bhi.n	800479c <__ssputs_r+0x70>
 8004740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004744:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004748:	d026      	beq.n	8004798 <__ssputs_r+0x6c>
 800474a:	6965      	ldr	r5, [r4, #20]
 800474c:	6909      	ldr	r1, [r1, #16]
 800474e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004752:	eba3 0901 	sub.w	r9, r3, r1
 8004756:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800475a:	1c7b      	adds	r3, r7, #1
 800475c:	444b      	add	r3, r9
 800475e:	106d      	asrs	r5, r5, #1
 8004760:	429d      	cmp	r5, r3
 8004762:	bf38      	it	cc
 8004764:	461d      	movcc	r5, r3
 8004766:	0553      	lsls	r3, r2, #21
 8004768:	d527      	bpl.n	80047ba <__ssputs_r+0x8e>
 800476a:	4629      	mov	r1, r5
 800476c:	f7ff ff52 	bl	8004614 <_malloc_r>
 8004770:	4606      	mov	r6, r0
 8004772:	b360      	cbz	r0, 80047ce <__ssputs_r+0xa2>
 8004774:	6921      	ldr	r1, [r4, #16]
 8004776:	464a      	mov	r2, r9
 8004778:	f000 fd58 	bl	800522c <memcpy>
 800477c:	89a3      	ldrh	r3, [r4, #12]
 800477e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004786:	81a3      	strh	r3, [r4, #12]
 8004788:	6126      	str	r6, [r4, #16]
 800478a:	6165      	str	r5, [r4, #20]
 800478c:	444e      	add	r6, r9
 800478e:	eba5 0509 	sub.w	r5, r5, r9
 8004792:	6026      	str	r6, [r4, #0]
 8004794:	60a5      	str	r5, [r4, #8]
 8004796:	463e      	mov	r6, r7
 8004798:	42be      	cmp	r6, r7
 800479a:	d900      	bls.n	800479e <__ssputs_r+0x72>
 800479c:	463e      	mov	r6, r7
 800479e:	6820      	ldr	r0, [r4, #0]
 80047a0:	4632      	mov	r2, r6
 80047a2:	4641      	mov	r1, r8
 80047a4:	f000 fcf6 	bl	8005194 <memmove>
 80047a8:	68a3      	ldr	r3, [r4, #8]
 80047aa:	1b9b      	subs	r3, r3, r6
 80047ac:	60a3      	str	r3, [r4, #8]
 80047ae:	6823      	ldr	r3, [r4, #0]
 80047b0:	4433      	add	r3, r6
 80047b2:	6023      	str	r3, [r4, #0]
 80047b4:	2000      	movs	r0, #0
 80047b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ba:	462a      	mov	r2, r5
 80047bc:	f000 fd44 	bl	8005248 <_realloc_r>
 80047c0:	4606      	mov	r6, r0
 80047c2:	2800      	cmp	r0, #0
 80047c4:	d1e0      	bne.n	8004788 <__ssputs_r+0x5c>
 80047c6:	6921      	ldr	r1, [r4, #16]
 80047c8:	4650      	mov	r0, sl
 80047ca:	f7ff feb7 	bl	800453c <_free_r>
 80047ce:	230c      	movs	r3, #12
 80047d0:	f8ca 3000 	str.w	r3, [sl]
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	f04f 30ff 	mov.w	r0, #4294967295
 80047e0:	e7e9      	b.n	80047b6 <__ssputs_r+0x8a>
	...

080047e4 <_svfiprintf_r>:
 80047e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e8:	4698      	mov	r8, r3
 80047ea:	898b      	ldrh	r3, [r1, #12]
 80047ec:	061b      	lsls	r3, r3, #24
 80047ee:	b09d      	sub	sp, #116	@ 0x74
 80047f0:	4607      	mov	r7, r0
 80047f2:	460d      	mov	r5, r1
 80047f4:	4614      	mov	r4, r2
 80047f6:	d510      	bpl.n	800481a <_svfiprintf_r+0x36>
 80047f8:	690b      	ldr	r3, [r1, #16]
 80047fa:	b973      	cbnz	r3, 800481a <_svfiprintf_r+0x36>
 80047fc:	2140      	movs	r1, #64	@ 0x40
 80047fe:	f7ff ff09 	bl	8004614 <_malloc_r>
 8004802:	6028      	str	r0, [r5, #0]
 8004804:	6128      	str	r0, [r5, #16]
 8004806:	b930      	cbnz	r0, 8004816 <_svfiprintf_r+0x32>
 8004808:	230c      	movs	r3, #12
 800480a:	603b      	str	r3, [r7, #0]
 800480c:	f04f 30ff 	mov.w	r0, #4294967295
 8004810:	b01d      	add	sp, #116	@ 0x74
 8004812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004816:	2340      	movs	r3, #64	@ 0x40
 8004818:	616b      	str	r3, [r5, #20]
 800481a:	2300      	movs	r3, #0
 800481c:	9309      	str	r3, [sp, #36]	@ 0x24
 800481e:	2320      	movs	r3, #32
 8004820:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004824:	f8cd 800c 	str.w	r8, [sp, #12]
 8004828:	2330      	movs	r3, #48	@ 0x30
 800482a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80049c8 <_svfiprintf_r+0x1e4>
 800482e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004832:	f04f 0901 	mov.w	r9, #1
 8004836:	4623      	mov	r3, r4
 8004838:	469a      	mov	sl, r3
 800483a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800483e:	b10a      	cbz	r2, 8004844 <_svfiprintf_r+0x60>
 8004840:	2a25      	cmp	r2, #37	@ 0x25
 8004842:	d1f9      	bne.n	8004838 <_svfiprintf_r+0x54>
 8004844:	ebba 0b04 	subs.w	fp, sl, r4
 8004848:	d00b      	beq.n	8004862 <_svfiprintf_r+0x7e>
 800484a:	465b      	mov	r3, fp
 800484c:	4622      	mov	r2, r4
 800484e:	4629      	mov	r1, r5
 8004850:	4638      	mov	r0, r7
 8004852:	f7ff ff6b 	bl	800472c <__ssputs_r>
 8004856:	3001      	adds	r0, #1
 8004858:	f000 80a7 	beq.w	80049aa <_svfiprintf_r+0x1c6>
 800485c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800485e:	445a      	add	r2, fp
 8004860:	9209      	str	r2, [sp, #36]	@ 0x24
 8004862:	f89a 3000 	ldrb.w	r3, [sl]
 8004866:	2b00      	cmp	r3, #0
 8004868:	f000 809f 	beq.w	80049aa <_svfiprintf_r+0x1c6>
 800486c:	2300      	movs	r3, #0
 800486e:	f04f 32ff 	mov.w	r2, #4294967295
 8004872:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004876:	f10a 0a01 	add.w	sl, sl, #1
 800487a:	9304      	str	r3, [sp, #16]
 800487c:	9307      	str	r3, [sp, #28]
 800487e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004882:	931a      	str	r3, [sp, #104]	@ 0x68
 8004884:	4654      	mov	r4, sl
 8004886:	2205      	movs	r2, #5
 8004888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800488c:	484e      	ldr	r0, [pc, #312]	@ (80049c8 <_svfiprintf_r+0x1e4>)
 800488e:	f7fb fc9f 	bl	80001d0 <memchr>
 8004892:	9a04      	ldr	r2, [sp, #16]
 8004894:	b9d8      	cbnz	r0, 80048ce <_svfiprintf_r+0xea>
 8004896:	06d0      	lsls	r0, r2, #27
 8004898:	bf44      	itt	mi
 800489a:	2320      	movmi	r3, #32
 800489c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048a0:	0711      	lsls	r1, r2, #28
 80048a2:	bf44      	itt	mi
 80048a4:	232b      	movmi	r3, #43	@ 0x2b
 80048a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048aa:	f89a 3000 	ldrb.w	r3, [sl]
 80048ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80048b0:	d015      	beq.n	80048de <_svfiprintf_r+0xfa>
 80048b2:	9a07      	ldr	r2, [sp, #28]
 80048b4:	4654      	mov	r4, sl
 80048b6:	2000      	movs	r0, #0
 80048b8:	f04f 0c0a 	mov.w	ip, #10
 80048bc:	4621      	mov	r1, r4
 80048be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048c2:	3b30      	subs	r3, #48	@ 0x30
 80048c4:	2b09      	cmp	r3, #9
 80048c6:	d94b      	bls.n	8004960 <_svfiprintf_r+0x17c>
 80048c8:	b1b0      	cbz	r0, 80048f8 <_svfiprintf_r+0x114>
 80048ca:	9207      	str	r2, [sp, #28]
 80048cc:	e014      	b.n	80048f8 <_svfiprintf_r+0x114>
 80048ce:	eba0 0308 	sub.w	r3, r0, r8
 80048d2:	fa09 f303 	lsl.w	r3, r9, r3
 80048d6:	4313      	orrs	r3, r2
 80048d8:	9304      	str	r3, [sp, #16]
 80048da:	46a2      	mov	sl, r4
 80048dc:	e7d2      	b.n	8004884 <_svfiprintf_r+0xa0>
 80048de:	9b03      	ldr	r3, [sp, #12]
 80048e0:	1d19      	adds	r1, r3, #4
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	9103      	str	r1, [sp, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	bfbb      	ittet	lt
 80048ea:	425b      	neglt	r3, r3
 80048ec:	f042 0202 	orrlt.w	r2, r2, #2
 80048f0:	9307      	strge	r3, [sp, #28]
 80048f2:	9307      	strlt	r3, [sp, #28]
 80048f4:	bfb8      	it	lt
 80048f6:	9204      	strlt	r2, [sp, #16]
 80048f8:	7823      	ldrb	r3, [r4, #0]
 80048fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80048fc:	d10a      	bne.n	8004914 <_svfiprintf_r+0x130>
 80048fe:	7863      	ldrb	r3, [r4, #1]
 8004900:	2b2a      	cmp	r3, #42	@ 0x2a
 8004902:	d132      	bne.n	800496a <_svfiprintf_r+0x186>
 8004904:	9b03      	ldr	r3, [sp, #12]
 8004906:	1d1a      	adds	r2, r3, #4
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	9203      	str	r2, [sp, #12]
 800490c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004910:	3402      	adds	r4, #2
 8004912:	9305      	str	r3, [sp, #20]
 8004914:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80049d8 <_svfiprintf_r+0x1f4>
 8004918:	7821      	ldrb	r1, [r4, #0]
 800491a:	2203      	movs	r2, #3
 800491c:	4650      	mov	r0, sl
 800491e:	f7fb fc57 	bl	80001d0 <memchr>
 8004922:	b138      	cbz	r0, 8004934 <_svfiprintf_r+0x150>
 8004924:	9b04      	ldr	r3, [sp, #16]
 8004926:	eba0 000a 	sub.w	r0, r0, sl
 800492a:	2240      	movs	r2, #64	@ 0x40
 800492c:	4082      	lsls	r2, r0
 800492e:	4313      	orrs	r3, r2
 8004930:	3401      	adds	r4, #1
 8004932:	9304      	str	r3, [sp, #16]
 8004934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004938:	4824      	ldr	r0, [pc, #144]	@ (80049cc <_svfiprintf_r+0x1e8>)
 800493a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800493e:	2206      	movs	r2, #6
 8004940:	f7fb fc46 	bl	80001d0 <memchr>
 8004944:	2800      	cmp	r0, #0
 8004946:	d036      	beq.n	80049b6 <_svfiprintf_r+0x1d2>
 8004948:	4b21      	ldr	r3, [pc, #132]	@ (80049d0 <_svfiprintf_r+0x1ec>)
 800494a:	bb1b      	cbnz	r3, 8004994 <_svfiprintf_r+0x1b0>
 800494c:	9b03      	ldr	r3, [sp, #12]
 800494e:	3307      	adds	r3, #7
 8004950:	f023 0307 	bic.w	r3, r3, #7
 8004954:	3308      	adds	r3, #8
 8004956:	9303      	str	r3, [sp, #12]
 8004958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800495a:	4433      	add	r3, r6
 800495c:	9309      	str	r3, [sp, #36]	@ 0x24
 800495e:	e76a      	b.n	8004836 <_svfiprintf_r+0x52>
 8004960:	fb0c 3202 	mla	r2, ip, r2, r3
 8004964:	460c      	mov	r4, r1
 8004966:	2001      	movs	r0, #1
 8004968:	e7a8      	b.n	80048bc <_svfiprintf_r+0xd8>
 800496a:	2300      	movs	r3, #0
 800496c:	3401      	adds	r4, #1
 800496e:	9305      	str	r3, [sp, #20]
 8004970:	4619      	mov	r1, r3
 8004972:	f04f 0c0a 	mov.w	ip, #10
 8004976:	4620      	mov	r0, r4
 8004978:	f810 2b01 	ldrb.w	r2, [r0], #1
 800497c:	3a30      	subs	r2, #48	@ 0x30
 800497e:	2a09      	cmp	r2, #9
 8004980:	d903      	bls.n	800498a <_svfiprintf_r+0x1a6>
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0c6      	beq.n	8004914 <_svfiprintf_r+0x130>
 8004986:	9105      	str	r1, [sp, #20]
 8004988:	e7c4      	b.n	8004914 <_svfiprintf_r+0x130>
 800498a:	fb0c 2101 	mla	r1, ip, r1, r2
 800498e:	4604      	mov	r4, r0
 8004990:	2301      	movs	r3, #1
 8004992:	e7f0      	b.n	8004976 <_svfiprintf_r+0x192>
 8004994:	ab03      	add	r3, sp, #12
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	462a      	mov	r2, r5
 800499a:	4b0e      	ldr	r3, [pc, #56]	@ (80049d4 <_svfiprintf_r+0x1f0>)
 800499c:	a904      	add	r1, sp, #16
 800499e:	4638      	mov	r0, r7
 80049a0:	f3af 8000 	nop.w
 80049a4:	1c42      	adds	r2, r0, #1
 80049a6:	4606      	mov	r6, r0
 80049a8:	d1d6      	bne.n	8004958 <_svfiprintf_r+0x174>
 80049aa:	89ab      	ldrh	r3, [r5, #12]
 80049ac:	065b      	lsls	r3, r3, #25
 80049ae:	f53f af2d 	bmi.w	800480c <_svfiprintf_r+0x28>
 80049b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049b4:	e72c      	b.n	8004810 <_svfiprintf_r+0x2c>
 80049b6:	ab03      	add	r3, sp, #12
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	462a      	mov	r2, r5
 80049bc:	4b05      	ldr	r3, [pc, #20]	@ (80049d4 <_svfiprintf_r+0x1f0>)
 80049be:	a904      	add	r1, sp, #16
 80049c0:	4638      	mov	r0, r7
 80049c2:	f000 f9bb 	bl	8004d3c <_printf_i>
 80049c6:	e7ed      	b.n	80049a4 <_svfiprintf_r+0x1c0>
 80049c8:	08006b8e 	.word	0x08006b8e
 80049cc:	08006b98 	.word	0x08006b98
 80049d0:	00000000 	.word	0x00000000
 80049d4:	0800472d 	.word	0x0800472d
 80049d8:	08006b94 	.word	0x08006b94

080049dc <__sfputc_r>:
 80049dc:	6893      	ldr	r3, [r2, #8]
 80049de:	3b01      	subs	r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	b410      	push	{r4}
 80049e4:	6093      	str	r3, [r2, #8]
 80049e6:	da08      	bge.n	80049fa <__sfputc_r+0x1e>
 80049e8:	6994      	ldr	r4, [r2, #24]
 80049ea:	42a3      	cmp	r3, r4
 80049ec:	db01      	blt.n	80049f2 <__sfputc_r+0x16>
 80049ee:	290a      	cmp	r1, #10
 80049f0:	d103      	bne.n	80049fa <__sfputc_r+0x1e>
 80049f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049f6:	f7ff bc90 	b.w	800431a <__swbuf_r>
 80049fa:	6813      	ldr	r3, [r2, #0]
 80049fc:	1c58      	adds	r0, r3, #1
 80049fe:	6010      	str	r0, [r2, #0]
 8004a00:	7019      	strb	r1, [r3, #0]
 8004a02:	4608      	mov	r0, r1
 8004a04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <__sfputs_r>:
 8004a0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0c:	4606      	mov	r6, r0
 8004a0e:	460f      	mov	r7, r1
 8004a10:	4614      	mov	r4, r2
 8004a12:	18d5      	adds	r5, r2, r3
 8004a14:	42ac      	cmp	r4, r5
 8004a16:	d101      	bne.n	8004a1c <__sfputs_r+0x12>
 8004a18:	2000      	movs	r0, #0
 8004a1a:	e007      	b.n	8004a2c <__sfputs_r+0x22>
 8004a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a20:	463a      	mov	r2, r7
 8004a22:	4630      	mov	r0, r6
 8004a24:	f7ff ffda 	bl	80049dc <__sfputc_r>
 8004a28:	1c43      	adds	r3, r0, #1
 8004a2a:	d1f3      	bne.n	8004a14 <__sfputs_r+0xa>
 8004a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a30 <_vfiprintf_r>:
 8004a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a34:	460d      	mov	r5, r1
 8004a36:	b09d      	sub	sp, #116	@ 0x74
 8004a38:	4614      	mov	r4, r2
 8004a3a:	4698      	mov	r8, r3
 8004a3c:	4606      	mov	r6, r0
 8004a3e:	b118      	cbz	r0, 8004a48 <_vfiprintf_r+0x18>
 8004a40:	6a03      	ldr	r3, [r0, #32]
 8004a42:	b90b      	cbnz	r3, 8004a48 <_vfiprintf_r+0x18>
 8004a44:	f7ff fb4a 	bl	80040dc <__sinit>
 8004a48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a4a:	07d9      	lsls	r1, r3, #31
 8004a4c:	d405      	bmi.n	8004a5a <_vfiprintf_r+0x2a>
 8004a4e:	89ab      	ldrh	r3, [r5, #12]
 8004a50:	059a      	lsls	r2, r3, #22
 8004a52:	d402      	bmi.n	8004a5a <_vfiprintf_r+0x2a>
 8004a54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a56:	f7ff fd6e 	bl	8004536 <__retarget_lock_acquire_recursive>
 8004a5a:	89ab      	ldrh	r3, [r5, #12]
 8004a5c:	071b      	lsls	r3, r3, #28
 8004a5e:	d501      	bpl.n	8004a64 <_vfiprintf_r+0x34>
 8004a60:	692b      	ldr	r3, [r5, #16]
 8004a62:	b99b      	cbnz	r3, 8004a8c <_vfiprintf_r+0x5c>
 8004a64:	4629      	mov	r1, r5
 8004a66:	4630      	mov	r0, r6
 8004a68:	f7ff fc96 	bl	8004398 <__swsetup_r>
 8004a6c:	b170      	cbz	r0, 8004a8c <_vfiprintf_r+0x5c>
 8004a6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a70:	07dc      	lsls	r4, r3, #31
 8004a72:	d504      	bpl.n	8004a7e <_vfiprintf_r+0x4e>
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	b01d      	add	sp, #116	@ 0x74
 8004a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a7e:	89ab      	ldrh	r3, [r5, #12]
 8004a80:	0598      	lsls	r0, r3, #22
 8004a82:	d4f7      	bmi.n	8004a74 <_vfiprintf_r+0x44>
 8004a84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a86:	f7ff fd57 	bl	8004538 <__retarget_lock_release_recursive>
 8004a8a:	e7f3      	b.n	8004a74 <_vfiprintf_r+0x44>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a90:	2320      	movs	r3, #32
 8004a92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004a96:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a9a:	2330      	movs	r3, #48	@ 0x30
 8004a9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004c4c <_vfiprintf_r+0x21c>
 8004aa0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004aa4:	f04f 0901 	mov.w	r9, #1
 8004aa8:	4623      	mov	r3, r4
 8004aaa:	469a      	mov	sl, r3
 8004aac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ab0:	b10a      	cbz	r2, 8004ab6 <_vfiprintf_r+0x86>
 8004ab2:	2a25      	cmp	r2, #37	@ 0x25
 8004ab4:	d1f9      	bne.n	8004aaa <_vfiprintf_r+0x7a>
 8004ab6:	ebba 0b04 	subs.w	fp, sl, r4
 8004aba:	d00b      	beq.n	8004ad4 <_vfiprintf_r+0xa4>
 8004abc:	465b      	mov	r3, fp
 8004abe:	4622      	mov	r2, r4
 8004ac0:	4629      	mov	r1, r5
 8004ac2:	4630      	mov	r0, r6
 8004ac4:	f7ff ffa1 	bl	8004a0a <__sfputs_r>
 8004ac8:	3001      	adds	r0, #1
 8004aca:	f000 80a7 	beq.w	8004c1c <_vfiprintf_r+0x1ec>
 8004ace:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ad0:	445a      	add	r2, fp
 8004ad2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ad4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 809f 	beq.w	8004c1c <_vfiprintf_r+0x1ec>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ae4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ae8:	f10a 0a01 	add.w	sl, sl, #1
 8004aec:	9304      	str	r3, [sp, #16]
 8004aee:	9307      	str	r3, [sp, #28]
 8004af0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004af4:	931a      	str	r3, [sp, #104]	@ 0x68
 8004af6:	4654      	mov	r4, sl
 8004af8:	2205      	movs	r2, #5
 8004afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004afe:	4853      	ldr	r0, [pc, #332]	@ (8004c4c <_vfiprintf_r+0x21c>)
 8004b00:	f7fb fb66 	bl	80001d0 <memchr>
 8004b04:	9a04      	ldr	r2, [sp, #16]
 8004b06:	b9d8      	cbnz	r0, 8004b40 <_vfiprintf_r+0x110>
 8004b08:	06d1      	lsls	r1, r2, #27
 8004b0a:	bf44      	itt	mi
 8004b0c:	2320      	movmi	r3, #32
 8004b0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b12:	0713      	lsls	r3, r2, #28
 8004b14:	bf44      	itt	mi
 8004b16:	232b      	movmi	r3, #43	@ 0x2b
 8004b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b1c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b22:	d015      	beq.n	8004b50 <_vfiprintf_r+0x120>
 8004b24:	9a07      	ldr	r2, [sp, #28]
 8004b26:	4654      	mov	r4, sl
 8004b28:	2000      	movs	r0, #0
 8004b2a:	f04f 0c0a 	mov.w	ip, #10
 8004b2e:	4621      	mov	r1, r4
 8004b30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b34:	3b30      	subs	r3, #48	@ 0x30
 8004b36:	2b09      	cmp	r3, #9
 8004b38:	d94b      	bls.n	8004bd2 <_vfiprintf_r+0x1a2>
 8004b3a:	b1b0      	cbz	r0, 8004b6a <_vfiprintf_r+0x13a>
 8004b3c:	9207      	str	r2, [sp, #28]
 8004b3e:	e014      	b.n	8004b6a <_vfiprintf_r+0x13a>
 8004b40:	eba0 0308 	sub.w	r3, r0, r8
 8004b44:	fa09 f303 	lsl.w	r3, r9, r3
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	9304      	str	r3, [sp, #16]
 8004b4c:	46a2      	mov	sl, r4
 8004b4e:	e7d2      	b.n	8004af6 <_vfiprintf_r+0xc6>
 8004b50:	9b03      	ldr	r3, [sp, #12]
 8004b52:	1d19      	adds	r1, r3, #4
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	9103      	str	r1, [sp, #12]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	bfbb      	ittet	lt
 8004b5c:	425b      	neglt	r3, r3
 8004b5e:	f042 0202 	orrlt.w	r2, r2, #2
 8004b62:	9307      	strge	r3, [sp, #28]
 8004b64:	9307      	strlt	r3, [sp, #28]
 8004b66:	bfb8      	it	lt
 8004b68:	9204      	strlt	r2, [sp, #16]
 8004b6a:	7823      	ldrb	r3, [r4, #0]
 8004b6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b6e:	d10a      	bne.n	8004b86 <_vfiprintf_r+0x156>
 8004b70:	7863      	ldrb	r3, [r4, #1]
 8004b72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b74:	d132      	bne.n	8004bdc <_vfiprintf_r+0x1ac>
 8004b76:	9b03      	ldr	r3, [sp, #12]
 8004b78:	1d1a      	adds	r2, r3, #4
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	9203      	str	r2, [sp, #12]
 8004b7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b82:	3402      	adds	r4, #2
 8004b84:	9305      	str	r3, [sp, #20]
 8004b86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004c5c <_vfiprintf_r+0x22c>
 8004b8a:	7821      	ldrb	r1, [r4, #0]
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	4650      	mov	r0, sl
 8004b90:	f7fb fb1e 	bl	80001d0 <memchr>
 8004b94:	b138      	cbz	r0, 8004ba6 <_vfiprintf_r+0x176>
 8004b96:	9b04      	ldr	r3, [sp, #16]
 8004b98:	eba0 000a 	sub.w	r0, r0, sl
 8004b9c:	2240      	movs	r2, #64	@ 0x40
 8004b9e:	4082      	lsls	r2, r0
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	3401      	adds	r4, #1
 8004ba4:	9304      	str	r3, [sp, #16]
 8004ba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004baa:	4829      	ldr	r0, [pc, #164]	@ (8004c50 <_vfiprintf_r+0x220>)
 8004bac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bb0:	2206      	movs	r2, #6
 8004bb2:	f7fb fb0d 	bl	80001d0 <memchr>
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	d03f      	beq.n	8004c3a <_vfiprintf_r+0x20a>
 8004bba:	4b26      	ldr	r3, [pc, #152]	@ (8004c54 <_vfiprintf_r+0x224>)
 8004bbc:	bb1b      	cbnz	r3, 8004c06 <_vfiprintf_r+0x1d6>
 8004bbe:	9b03      	ldr	r3, [sp, #12]
 8004bc0:	3307      	adds	r3, #7
 8004bc2:	f023 0307 	bic.w	r3, r3, #7
 8004bc6:	3308      	adds	r3, #8
 8004bc8:	9303      	str	r3, [sp, #12]
 8004bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bcc:	443b      	add	r3, r7
 8004bce:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bd0:	e76a      	b.n	8004aa8 <_vfiprintf_r+0x78>
 8004bd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	2001      	movs	r0, #1
 8004bda:	e7a8      	b.n	8004b2e <_vfiprintf_r+0xfe>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	3401      	adds	r4, #1
 8004be0:	9305      	str	r3, [sp, #20]
 8004be2:	4619      	mov	r1, r3
 8004be4:	f04f 0c0a 	mov.w	ip, #10
 8004be8:	4620      	mov	r0, r4
 8004bea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bee:	3a30      	subs	r2, #48	@ 0x30
 8004bf0:	2a09      	cmp	r2, #9
 8004bf2:	d903      	bls.n	8004bfc <_vfiprintf_r+0x1cc>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0c6      	beq.n	8004b86 <_vfiprintf_r+0x156>
 8004bf8:	9105      	str	r1, [sp, #20]
 8004bfa:	e7c4      	b.n	8004b86 <_vfiprintf_r+0x156>
 8004bfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c00:	4604      	mov	r4, r0
 8004c02:	2301      	movs	r3, #1
 8004c04:	e7f0      	b.n	8004be8 <_vfiprintf_r+0x1b8>
 8004c06:	ab03      	add	r3, sp, #12
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	462a      	mov	r2, r5
 8004c0c:	4b12      	ldr	r3, [pc, #72]	@ (8004c58 <_vfiprintf_r+0x228>)
 8004c0e:	a904      	add	r1, sp, #16
 8004c10:	4630      	mov	r0, r6
 8004c12:	f3af 8000 	nop.w
 8004c16:	4607      	mov	r7, r0
 8004c18:	1c78      	adds	r0, r7, #1
 8004c1a:	d1d6      	bne.n	8004bca <_vfiprintf_r+0x19a>
 8004c1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c1e:	07d9      	lsls	r1, r3, #31
 8004c20:	d405      	bmi.n	8004c2e <_vfiprintf_r+0x1fe>
 8004c22:	89ab      	ldrh	r3, [r5, #12]
 8004c24:	059a      	lsls	r2, r3, #22
 8004c26:	d402      	bmi.n	8004c2e <_vfiprintf_r+0x1fe>
 8004c28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c2a:	f7ff fc85 	bl	8004538 <__retarget_lock_release_recursive>
 8004c2e:	89ab      	ldrh	r3, [r5, #12]
 8004c30:	065b      	lsls	r3, r3, #25
 8004c32:	f53f af1f 	bmi.w	8004a74 <_vfiprintf_r+0x44>
 8004c36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c38:	e71e      	b.n	8004a78 <_vfiprintf_r+0x48>
 8004c3a:	ab03      	add	r3, sp, #12
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	462a      	mov	r2, r5
 8004c40:	4b05      	ldr	r3, [pc, #20]	@ (8004c58 <_vfiprintf_r+0x228>)
 8004c42:	a904      	add	r1, sp, #16
 8004c44:	4630      	mov	r0, r6
 8004c46:	f000 f879 	bl	8004d3c <_printf_i>
 8004c4a:	e7e4      	b.n	8004c16 <_vfiprintf_r+0x1e6>
 8004c4c:	08006b8e 	.word	0x08006b8e
 8004c50:	08006b98 	.word	0x08006b98
 8004c54:	00000000 	.word	0x00000000
 8004c58:	08004a0b 	.word	0x08004a0b
 8004c5c:	08006b94 	.word	0x08006b94

08004c60 <_printf_common>:
 8004c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c64:	4616      	mov	r6, r2
 8004c66:	4698      	mov	r8, r3
 8004c68:	688a      	ldr	r2, [r1, #8]
 8004c6a:	690b      	ldr	r3, [r1, #16]
 8004c6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c70:	4293      	cmp	r3, r2
 8004c72:	bfb8      	it	lt
 8004c74:	4613      	movlt	r3, r2
 8004c76:	6033      	str	r3, [r6, #0]
 8004c78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c7c:	4607      	mov	r7, r0
 8004c7e:	460c      	mov	r4, r1
 8004c80:	b10a      	cbz	r2, 8004c86 <_printf_common+0x26>
 8004c82:	3301      	adds	r3, #1
 8004c84:	6033      	str	r3, [r6, #0]
 8004c86:	6823      	ldr	r3, [r4, #0]
 8004c88:	0699      	lsls	r1, r3, #26
 8004c8a:	bf42      	ittt	mi
 8004c8c:	6833      	ldrmi	r3, [r6, #0]
 8004c8e:	3302      	addmi	r3, #2
 8004c90:	6033      	strmi	r3, [r6, #0]
 8004c92:	6825      	ldr	r5, [r4, #0]
 8004c94:	f015 0506 	ands.w	r5, r5, #6
 8004c98:	d106      	bne.n	8004ca8 <_printf_common+0x48>
 8004c9a:	f104 0a19 	add.w	sl, r4, #25
 8004c9e:	68e3      	ldr	r3, [r4, #12]
 8004ca0:	6832      	ldr	r2, [r6, #0]
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	42ab      	cmp	r3, r5
 8004ca6:	dc26      	bgt.n	8004cf6 <_printf_common+0x96>
 8004ca8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004cac:	6822      	ldr	r2, [r4, #0]
 8004cae:	3b00      	subs	r3, #0
 8004cb0:	bf18      	it	ne
 8004cb2:	2301      	movne	r3, #1
 8004cb4:	0692      	lsls	r2, r2, #26
 8004cb6:	d42b      	bmi.n	8004d10 <_printf_common+0xb0>
 8004cb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004cbc:	4641      	mov	r1, r8
 8004cbe:	4638      	mov	r0, r7
 8004cc0:	47c8      	blx	r9
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	d01e      	beq.n	8004d04 <_printf_common+0xa4>
 8004cc6:	6823      	ldr	r3, [r4, #0]
 8004cc8:	6922      	ldr	r2, [r4, #16]
 8004cca:	f003 0306 	and.w	r3, r3, #6
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	bf02      	ittt	eq
 8004cd2:	68e5      	ldreq	r5, [r4, #12]
 8004cd4:	6833      	ldreq	r3, [r6, #0]
 8004cd6:	1aed      	subeq	r5, r5, r3
 8004cd8:	68a3      	ldr	r3, [r4, #8]
 8004cda:	bf0c      	ite	eq
 8004cdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ce0:	2500      	movne	r5, #0
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	bfc4      	itt	gt
 8004ce6:	1a9b      	subgt	r3, r3, r2
 8004ce8:	18ed      	addgt	r5, r5, r3
 8004cea:	2600      	movs	r6, #0
 8004cec:	341a      	adds	r4, #26
 8004cee:	42b5      	cmp	r5, r6
 8004cf0:	d11a      	bne.n	8004d28 <_printf_common+0xc8>
 8004cf2:	2000      	movs	r0, #0
 8004cf4:	e008      	b.n	8004d08 <_printf_common+0xa8>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4652      	mov	r2, sl
 8004cfa:	4641      	mov	r1, r8
 8004cfc:	4638      	mov	r0, r7
 8004cfe:	47c8      	blx	r9
 8004d00:	3001      	adds	r0, #1
 8004d02:	d103      	bne.n	8004d0c <_printf_common+0xac>
 8004d04:	f04f 30ff 	mov.w	r0, #4294967295
 8004d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d0c:	3501      	adds	r5, #1
 8004d0e:	e7c6      	b.n	8004c9e <_printf_common+0x3e>
 8004d10:	18e1      	adds	r1, r4, r3
 8004d12:	1c5a      	adds	r2, r3, #1
 8004d14:	2030      	movs	r0, #48	@ 0x30
 8004d16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d1a:	4422      	add	r2, r4
 8004d1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d24:	3302      	adds	r3, #2
 8004d26:	e7c7      	b.n	8004cb8 <_printf_common+0x58>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4622      	mov	r2, r4
 8004d2c:	4641      	mov	r1, r8
 8004d2e:	4638      	mov	r0, r7
 8004d30:	47c8      	blx	r9
 8004d32:	3001      	adds	r0, #1
 8004d34:	d0e6      	beq.n	8004d04 <_printf_common+0xa4>
 8004d36:	3601      	adds	r6, #1
 8004d38:	e7d9      	b.n	8004cee <_printf_common+0x8e>
	...

08004d3c <_printf_i>:
 8004d3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d40:	7e0f      	ldrb	r7, [r1, #24]
 8004d42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d44:	2f78      	cmp	r7, #120	@ 0x78
 8004d46:	4691      	mov	r9, r2
 8004d48:	4680      	mov	r8, r0
 8004d4a:	460c      	mov	r4, r1
 8004d4c:	469a      	mov	sl, r3
 8004d4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d52:	d807      	bhi.n	8004d64 <_printf_i+0x28>
 8004d54:	2f62      	cmp	r7, #98	@ 0x62
 8004d56:	d80a      	bhi.n	8004d6e <_printf_i+0x32>
 8004d58:	2f00      	cmp	r7, #0
 8004d5a:	f000 80d1 	beq.w	8004f00 <_printf_i+0x1c4>
 8004d5e:	2f58      	cmp	r7, #88	@ 0x58
 8004d60:	f000 80b8 	beq.w	8004ed4 <_printf_i+0x198>
 8004d64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d6c:	e03a      	b.n	8004de4 <_printf_i+0xa8>
 8004d6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d72:	2b15      	cmp	r3, #21
 8004d74:	d8f6      	bhi.n	8004d64 <_printf_i+0x28>
 8004d76:	a101      	add	r1, pc, #4	@ (adr r1, 8004d7c <_printf_i+0x40>)
 8004d78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d7c:	08004dd5 	.word	0x08004dd5
 8004d80:	08004de9 	.word	0x08004de9
 8004d84:	08004d65 	.word	0x08004d65
 8004d88:	08004d65 	.word	0x08004d65
 8004d8c:	08004d65 	.word	0x08004d65
 8004d90:	08004d65 	.word	0x08004d65
 8004d94:	08004de9 	.word	0x08004de9
 8004d98:	08004d65 	.word	0x08004d65
 8004d9c:	08004d65 	.word	0x08004d65
 8004da0:	08004d65 	.word	0x08004d65
 8004da4:	08004d65 	.word	0x08004d65
 8004da8:	08004ee7 	.word	0x08004ee7
 8004dac:	08004e13 	.word	0x08004e13
 8004db0:	08004ea1 	.word	0x08004ea1
 8004db4:	08004d65 	.word	0x08004d65
 8004db8:	08004d65 	.word	0x08004d65
 8004dbc:	08004f09 	.word	0x08004f09
 8004dc0:	08004d65 	.word	0x08004d65
 8004dc4:	08004e13 	.word	0x08004e13
 8004dc8:	08004d65 	.word	0x08004d65
 8004dcc:	08004d65 	.word	0x08004d65
 8004dd0:	08004ea9 	.word	0x08004ea9
 8004dd4:	6833      	ldr	r3, [r6, #0]
 8004dd6:	1d1a      	adds	r2, r3, #4
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6032      	str	r2, [r6, #0]
 8004ddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004de0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004de4:	2301      	movs	r3, #1
 8004de6:	e09c      	b.n	8004f22 <_printf_i+0x1e6>
 8004de8:	6833      	ldr	r3, [r6, #0]
 8004dea:	6820      	ldr	r0, [r4, #0]
 8004dec:	1d19      	adds	r1, r3, #4
 8004dee:	6031      	str	r1, [r6, #0]
 8004df0:	0606      	lsls	r6, r0, #24
 8004df2:	d501      	bpl.n	8004df8 <_printf_i+0xbc>
 8004df4:	681d      	ldr	r5, [r3, #0]
 8004df6:	e003      	b.n	8004e00 <_printf_i+0xc4>
 8004df8:	0645      	lsls	r5, r0, #25
 8004dfa:	d5fb      	bpl.n	8004df4 <_printf_i+0xb8>
 8004dfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e00:	2d00      	cmp	r5, #0
 8004e02:	da03      	bge.n	8004e0c <_printf_i+0xd0>
 8004e04:	232d      	movs	r3, #45	@ 0x2d
 8004e06:	426d      	negs	r5, r5
 8004e08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e0c:	4858      	ldr	r0, [pc, #352]	@ (8004f70 <_printf_i+0x234>)
 8004e0e:	230a      	movs	r3, #10
 8004e10:	e011      	b.n	8004e36 <_printf_i+0xfa>
 8004e12:	6821      	ldr	r1, [r4, #0]
 8004e14:	6833      	ldr	r3, [r6, #0]
 8004e16:	0608      	lsls	r0, r1, #24
 8004e18:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e1c:	d402      	bmi.n	8004e24 <_printf_i+0xe8>
 8004e1e:	0649      	lsls	r1, r1, #25
 8004e20:	bf48      	it	mi
 8004e22:	b2ad      	uxthmi	r5, r5
 8004e24:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e26:	4852      	ldr	r0, [pc, #328]	@ (8004f70 <_printf_i+0x234>)
 8004e28:	6033      	str	r3, [r6, #0]
 8004e2a:	bf14      	ite	ne
 8004e2c:	230a      	movne	r3, #10
 8004e2e:	2308      	moveq	r3, #8
 8004e30:	2100      	movs	r1, #0
 8004e32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e36:	6866      	ldr	r6, [r4, #4]
 8004e38:	60a6      	str	r6, [r4, #8]
 8004e3a:	2e00      	cmp	r6, #0
 8004e3c:	db05      	blt.n	8004e4a <_printf_i+0x10e>
 8004e3e:	6821      	ldr	r1, [r4, #0]
 8004e40:	432e      	orrs	r6, r5
 8004e42:	f021 0104 	bic.w	r1, r1, #4
 8004e46:	6021      	str	r1, [r4, #0]
 8004e48:	d04b      	beq.n	8004ee2 <_printf_i+0x1a6>
 8004e4a:	4616      	mov	r6, r2
 8004e4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e50:	fb03 5711 	mls	r7, r3, r1, r5
 8004e54:	5dc7      	ldrb	r7, [r0, r7]
 8004e56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e5a:	462f      	mov	r7, r5
 8004e5c:	42bb      	cmp	r3, r7
 8004e5e:	460d      	mov	r5, r1
 8004e60:	d9f4      	bls.n	8004e4c <_printf_i+0x110>
 8004e62:	2b08      	cmp	r3, #8
 8004e64:	d10b      	bne.n	8004e7e <_printf_i+0x142>
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	07df      	lsls	r7, r3, #31
 8004e6a:	d508      	bpl.n	8004e7e <_printf_i+0x142>
 8004e6c:	6923      	ldr	r3, [r4, #16]
 8004e6e:	6861      	ldr	r1, [r4, #4]
 8004e70:	4299      	cmp	r1, r3
 8004e72:	bfde      	ittt	le
 8004e74:	2330      	movle	r3, #48	@ 0x30
 8004e76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e7e:	1b92      	subs	r2, r2, r6
 8004e80:	6122      	str	r2, [r4, #16]
 8004e82:	f8cd a000 	str.w	sl, [sp]
 8004e86:	464b      	mov	r3, r9
 8004e88:	aa03      	add	r2, sp, #12
 8004e8a:	4621      	mov	r1, r4
 8004e8c:	4640      	mov	r0, r8
 8004e8e:	f7ff fee7 	bl	8004c60 <_printf_common>
 8004e92:	3001      	adds	r0, #1
 8004e94:	d14a      	bne.n	8004f2c <_printf_i+0x1f0>
 8004e96:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9a:	b004      	add	sp, #16
 8004e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea0:	6823      	ldr	r3, [r4, #0]
 8004ea2:	f043 0320 	orr.w	r3, r3, #32
 8004ea6:	6023      	str	r3, [r4, #0]
 8004ea8:	4832      	ldr	r0, [pc, #200]	@ (8004f74 <_printf_i+0x238>)
 8004eaa:	2778      	movs	r7, #120	@ 0x78
 8004eac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	6831      	ldr	r1, [r6, #0]
 8004eb4:	061f      	lsls	r7, r3, #24
 8004eb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004eba:	d402      	bmi.n	8004ec2 <_printf_i+0x186>
 8004ebc:	065f      	lsls	r7, r3, #25
 8004ebe:	bf48      	it	mi
 8004ec0:	b2ad      	uxthmi	r5, r5
 8004ec2:	6031      	str	r1, [r6, #0]
 8004ec4:	07d9      	lsls	r1, r3, #31
 8004ec6:	bf44      	itt	mi
 8004ec8:	f043 0320 	orrmi.w	r3, r3, #32
 8004ecc:	6023      	strmi	r3, [r4, #0]
 8004ece:	b11d      	cbz	r5, 8004ed8 <_printf_i+0x19c>
 8004ed0:	2310      	movs	r3, #16
 8004ed2:	e7ad      	b.n	8004e30 <_printf_i+0xf4>
 8004ed4:	4826      	ldr	r0, [pc, #152]	@ (8004f70 <_printf_i+0x234>)
 8004ed6:	e7e9      	b.n	8004eac <_printf_i+0x170>
 8004ed8:	6823      	ldr	r3, [r4, #0]
 8004eda:	f023 0320 	bic.w	r3, r3, #32
 8004ede:	6023      	str	r3, [r4, #0]
 8004ee0:	e7f6      	b.n	8004ed0 <_printf_i+0x194>
 8004ee2:	4616      	mov	r6, r2
 8004ee4:	e7bd      	b.n	8004e62 <_printf_i+0x126>
 8004ee6:	6833      	ldr	r3, [r6, #0]
 8004ee8:	6825      	ldr	r5, [r4, #0]
 8004eea:	6961      	ldr	r1, [r4, #20]
 8004eec:	1d18      	adds	r0, r3, #4
 8004eee:	6030      	str	r0, [r6, #0]
 8004ef0:	062e      	lsls	r6, r5, #24
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	d501      	bpl.n	8004efa <_printf_i+0x1be>
 8004ef6:	6019      	str	r1, [r3, #0]
 8004ef8:	e002      	b.n	8004f00 <_printf_i+0x1c4>
 8004efa:	0668      	lsls	r0, r5, #25
 8004efc:	d5fb      	bpl.n	8004ef6 <_printf_i+0x1ba>
 8004efe:	8019      	strh	r1, [r3, #0]
 8004f00:	2300      	movs	r3, #0
 8004f02:	6123      	str	r3, [r4, #16]
 8004f04:	4616      	mov	r6, r2
 8004f06:	e7bc      	b.n	8004e82 <_printf_i+0x146>
 8004f08:	6833      	ldr	r3, [r6, #0]
 8004f0a:	1d1a      	adds	r2, r3, #4
 8004f0c:	6032      	str	r2, [r6, #0]
 8004f0e:	681e      	ldr	r6, [r3, #0]
 8004f10:	6862      	ldr	r2, [r4, #4]
 8004f12:	2100      	movs	r1, #0
 8004f14:	4630      	mov	r0, r6
 8004f16:	f7fb f95b 	bl	80001d0 <memchr>
 8004f1a:	b108      	cbz	r0, 8004f20 <_printf_i+0x1e4>
 8004f1c:	1b80      	subs	r0, r0, r6
 8004f1e:	6060      	str	r0, [r4, #4]
 8004f20:	6863      	ldr	r3, [r4, #4]
 8004f22:	6123      	str	r3, [r4, #16]
 8004f24:	2300      	movs	r3, #0
 8004f26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f2a:	e7aa      	b.n	8004e82 <_printf_i+0x146>
 8004f2c:	6923      	ldr	r3, [r4, #16]
 8004f2e:	4632      	mov	r2, r6
 8004f30:	4649      	mov	r1, r9
 8004f32:	4640      	mov	r0, r8
 8004f34:	47d0      	blx	sl
 8004f36:	3001      	adds	r0, #1
 8004f38:	d0ad      	beq.n	8004e96 <_printf_i+0x15a>
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	079b      	lsls	r3, r3, #30
 8004f3e:	d413      	bmi.n	8004f68 <_printf_i+0x22c>
 8004f40:	68e0      	ldr	r0, [r4, #12]
 8004f42:	9b03      	ldr	r3, [sp, #12]
 8004f44:	4298      	cmp	r0, r3
 8004f46:	bfb8      	it	lt
 8004f48:	4618      	movlt	r0, r3
 8004f4a:	e7a6      	b.n	8004e9a <_printf_i+0x15e>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	4632      	mov	r2, r6
 8004f50:	4649      	mov	r1, r9
 8004f52:	4640      	mov	r0, r8
 8004f54:	47d0      	blx	sl
 8004f56:	3001      	adds	r0, #1
 8004f58:	d09d      	beq.n	8004e96 <_printf_i+0x15a>
 8004f5a:	3501      	adds	r5, #1
 8004f5c:	68e3      	ldr	r3, [r4, #12]
 8004f5e:	9903      	ldr	r1, [sp, #12]
 8004f60:	1a5b      	subs	r3, r3, r1
 8004f62:	42ab      	cmp	r3, r5
 8004f64:	dcf2      	bgt.n	8004f4c <_printf_i+0x210>
 8004f66:	e7eb      	b.n	8004f40 <_printf_i+0x204>
 8004f68:	2500      	movs	r5, #0
 8004f6a:	f104 0619 	add.w	r6, r4, #25
 8004f6e:	e7f5      	b.n	8004f5c <_printf_i+0x220>
 8004f70:	08006b9f 	.word	0x08006b9f
 8004f74:	08006bb0 	.word	0x08006bb0

08004f78 <__sflush_r>:
 8004f78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f80:	0716      	lsls	r6, r2, #28
 8004f82:	4605      	mov	r5, r0
 8004f84:	460c      	mov	r4, r1
 8004f86:	d454      	bmi.n	8005032 <__sflush_r+0xba>
 8004f88:	684b      	ldr	r3, [r1, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	dc02      	bgt.n	8004f94 <__sflush_r+0x1c>
 8004f8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	dd48      	ble.n	8005026 <__sflush_r+0xae>
 8004f94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004f96:	2e00      	cmp	r6, #0
 8004f98:	d045      	beq.n	8005026 <__sflush_r+0xae>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004fa0:	682f      	ldr	r7, [r5, #0]
 8004fa2:	6a21      	ldr	r1, [r4, #32]
 8004fa4:	602b      	str	r3, [r5, #0]
 8004fa6:	d030      	beq.n	800500a <__sflush_r+0x92>
 8004fa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004faa:	89a3      	ldrh	r3, [r4, #12]
 8004fac:	0759      	lsls	r1, r3, #29
 8004fae:	d505      	bpl.n	8004fbc <__sflush_r+0x44>
 8004fb0:	6863      	ldr	r3, [r4, #4]
 8004fb2:	1ad2      	subs	r2, r2, r3
 8004fb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004fb6:	b10b      	cbz	r3, 8004fbc <__sflush_r+0x44>
 8004fb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004fba:	1ad2      	subs	r2, r2, r3
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fc0:	6a21      	ldr	r1, [r4, #32]
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	47b0      	blx	r6
 8004fc6:	1c43      	adds	r3, r0, #1
 8004fc8:	89a3      	ldrh	r3, [r4, #12]
 8004fca:	d106      	bne.n	8004fda <__sflush_r+0x62>
 8004fcc:	6829      	ldr	r1, [r5, #0]
 8004fce:	291d      	cmp	r1, #29
 8004fd0:	d82b      	bhi.n	800502a <__sflush_r+0xb2>
 8004fd2:	4a2a      	ldr	r2, [pc, #168]	@ (800507c <__sflush_r+0x104>)
 8004fd4:	40ca      	lsrs	r2, r1
 8004fd6:	07d6      	lsls	r6, r2, #31
 8004fd8:	d527      	bpl.n	800502a <__sflush_r+0xb2>
 8004fda:	2200      	movs	r2, #0
 8004fdc:	6062      	str	r2, [r4, #4]
 8004fde:	04d9      	lsls	r1, r3, #19
 8004fe0:	6922      	ldr	r2, [r4, #16]
 8004fe2:	6022      	str	r2, [r4, #0]
 8004fe4:	d504      	bpl.n	8004ff0 <__sflush_r+0x78>
 8004fe6:	1c42      	adds	r2, r0, #1
 8004fe8:	d101      	bne.n	8004fee <__sflush_r+0x76>
 8004fea:	682b      	ldr	r3, [r5, #0]
 8004fec:	b903      	cbnz	r3, 8004ff0 <__sflush_r+0x78>
 8004fee:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ff2:	602f      	str	r7, [r5, #0]
 8004ff4:	b1b9      	cbz	r1, 8005026 <__sflush_r+0xae>
 8004ff6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ffa:	4299      	cmp	r1, r3
 8004ffc:	d002      	beq.n	8005004 <__sflush_r+0x8c>
 8004ffe:	4628      	mov	r0, r5
 8005000:	f7ff fa9c 	bl	800453c <_free_r>
 8005004:	2300      	movs	r3, #0
 8005006:	6363      	str	r3, [r4, #52]	@ 0x34
 8005008:	e00d      	b.n	8005026 <__sflush_r+0xae>
 800500a:	2301      	movs	r3, #1
 800500c:	4628      	mov	r0, r5
 800500e:	47b0      	blx	r6
 8005010:	4602      	mov	r2, r0
 8005012:	1c50      	adds	r0, r2, #1
 8005014:	d1c9      	bne.n	8004faa <__sflush_r+0x32>
 8005016:	682b      	ldr	r3, [r5, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d0c6      	beq.n	8004faa <__sflush_r+0x32>
 800501c:	2b1d      	cmp	r3, #29
 800501e:	d001      	beq.n	8005024 <__sflush_r+0xac>
 8005020:	2b16      	cmp	r3, #22
 8005022:	d11e      	bne.n	8005062 <__sflush_r+0xea>
 8005024:	602f      	str	r7, [r5, #0]
 8005026:	2000      	movs	r0, #0
 8005028:	e022      	b.n	8005070 <__sflush_r+0xf8>
 800502a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800502e:	b21b      	sxth	r3, r3
 8005030:	e01b      	b.n	800506a <__sflush_r+0xf2>
 8005032:	690f      	ldr	r7, [r1, #16]
 8005034:	2f00      	cmp	r7, #0
 8005036:	d0f6      	beq.n	8005026 <__sflush_r+0xae>
 8005038:	0793      	lsls	r3, r2, #30
 800503a:	680e      	ldr	r6, [r1, #0]
 800503c:	bf08      	it	eq
 800503e:	694b      	ldreq	r3, [r1, #20]
 8005040:	600f      	str	r7, [r1, #0]
 8005042:	bf18      	it	ne
 8005044:	2300      	movne	r3, #0
 8005046:	eba6 0807 	sub.w	r8, r6, r7
 800504a:	608b      	str	r3, [r1, #8]
 800504c:	f1b8 0f00 	cmp.w	r8, #0
 8005050:	dde9      	ble.n	8005026 <__sflush_r+0xae>
 8005052:	6a21      	ldr	r1, [r4, #32]
 8005054:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005056:	4643      	mov	r3, r8
 8005058:	463a      	mov	r2, r7
 800505a:	4628      	mov	r0, r5
 800505c:	47b0      	blx	r6
 800505e:	2800      	cmp	r0, #0
 8005060:	dc08      	bgt.n	8005074 <__sflush_r+0xfc>
 8005062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800506a:	81a3      	strh	r3, [r4, #12]
 800506c:	f04f 30ff 	mov.w	r0, #4294967295
 8005070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005074:	4407      	add	r7, r0
 8005076:	eba8 0800 	sub.w	r8, r8, r0
 800507a:	e7e7      	b.n	800504c <__sflush_r+0xd4>
 800507c:	20400001 	.word	0x20400001

08005080 <_fflush_r>:
 8005080:	b538      	push	{r3, r4, r5, lr}
 8005082:	690b      	ldr	r3, [r1, #16]
 8005084:	4605      	mov	r5, r0
 8005086:	460c      	mov	r4, r1
 8005088:	b913      	cbnz	r3, 8005090 <_fflush_r+0x10>
 800508a:	2500      	movs	r5, #0
 800508c:	4628      	mov	r0, r5
 800508e:	bd38      	pop	{r3, r4, r5, pc}
 8005090:	b118      	cbz	r0, 800509a <_fflush_r+0x1a>
 8005092:	6a03      	ldr	r3, [r0, #32]
 8005094:	b90b      	cbnz	r3, 800509a <_fflush_r+0x1a>
 8005096:	f7ff f821 	bl	80040dc <__sinit>
 800509a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d0f3      	beq.n	800508a <_fflush_r+0xa>
 80050a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80050a4:	07d0      	lsls	r0, r2, #31
 80050a6:	d404      	bmi.n	80050b2 <_fflush_r+0x32>
 80050a8:	0599      	lsls	r1, r3, #22
 80050aa:	d402      	bmi.n	80050b2 <_fflush_r+0x32>
 80050ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050ae:	f7ff fa42 	bl	8004536 <__retarget_lock_acquire_recursive>
 80050b2:	4628      	mov	r0, r5
 80050b4:	4621      	mov	r1, r4
 80050b6:	f7ff ff5f 	bl	8004f78 <__sflush_r>
 80050ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050bc:	07da      	lsls	r2, r3, #31
 80050be:	4605      	mov	r5, r0
 80050c0:	d4e4      	bmi.n	800508c <_fflush_r+0xc>
 80050c2:	89a3      	ldrh	r3, [r4, #12]
 80050c4:	059b      	lsls	r3, r3, #22
 80050c6:	d4e1      	bmi.n	800508c <_fflush_r+0xc>
 80050c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050ca:	f7ff fa35 	bl	8004538 <__retarget_lock_release_recursive>
 80050ce:	e7dd      	b.n	800508c <_fflush_r+0xc>

080050d0 <__swhatbuf_r>:
 80050d0:	b570      	push	{r4, r5, r6, lr}
 80050d2:	460c      	mov	r4, r1
 80050d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050d8:	2900      	cmp	r1, #0
 80050da:	b096      	sub	sp, #88	@ 0x58
 80050dc:	4615      	mov	r5, r2
 80050de:	461e      	mov	r6, r3
 80050e0:	da0d      	bge.n	80050fe <__swhatbuf_r+0x2e>
 80050e2:	89a3      	ldrh	r3, [r4, #12]
 80050e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80050e8:	f04f 0100 	mov.w	r1, #0
 80050ec:	bf14      	ite	ne
 80050ee:	2340      	movne	r3, #64	@ 0x40
 80050f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80050f4:	2000      	movs	r0, #0
 80050f6:	6031      	str	r1, [r6, #0]
 80050f8:	602b      	str	r3, [r5, #0]
 80050fa:	b016      	add	sp, #88	@ 0x58
 80050fc:	bd70      	pop	{r4, r5, r6, pc}
 80050fe:	466a      	mov	r2, sp
 8005100:	f000 f862 	bl	80051c8 <_fstat_r>
 8005104:	2800      	cmp	r0, #0
 8005106:	dbec      	blt.n	80050e2 <__swhatbuf_r+0x12>
 8005108:	9901      	ldr	r1, [sp, #4]
 800510a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800510e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005112:	4259      	negs	r1, r3
 8005114:	4159      	adcs	r1, r3
 8005116:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800511a:	e7eb      	b.n	80050f4 <__swhatbuf_r+0x24>

0800511c <__smakebuf_r>:
 800511c:	898b      	ldrh	r3, [r1, #12]
 800511e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005120:	079d      	lsls	r5, r3, #30
 8005122:	4606      	mov	r6, r0
 8005124:	460c      	mov	r4, r1
 8005126:	d507      	bpl.n	8005138 <__smakebuf_r+0x1c>
 8005128:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800512c:	6023      	str	r3, [r4, #0]
 800512e:	6123      	str	r3, [r4, #16]
 8005130:	2301      	movs	r3, #1
 8005132:	6163      	str	r3, [r4, #20]
 8005134:	b003      	add	sp, #12
 8005136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005138:	ab01      	add	r3, sp, #4
 800513a:	466a      	mov	r2, sp
 800513c:	f7ff ffc8 	bl	80050d0 <__swhatbuf_r>
 8005140:	9f00      	ldr	r7, [sp, #0]
 8005142:	4605      	mov	r5, r0
 8005144:	4639      	mov	r1, r7
 8005146:	4630      	mov	r0, r6
 8005148:	f7ff fa64 	bl	8004614 <_malloc_r>
 800514c:	b948      	cbnz	r0, 8005162 <__smakebuf_r+0x46>
 800514e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005152:	059a      	lsls	r2, r3, #22
 8005154:	d4ee      	bmi.n	8005134 <__smakebuf_r+0x18>
 8005156:	f023 0303 	bic.w	r3, r3, #3
 800515a:	f043 0302 	orr.w	r3, r3, #2
 800515e:	81a3      	strh	r3, [r4, #12]
 8005160:	e7e2      	b.n	8005128 <__smakebuf_r+0xc>
 8005162:	89a3      	ldrh	r3, [r4, #12]
 8005164:	6020      	str	r0, [r4, #0]
 8005166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800516a:	81a3      	strh	r3, [r4, #12]
 800516c:	9b01      	ldr	r3, [sp, #4]
 800516e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005172:	b15b      	cbz	r3, 800518c <__smakebuf_r+0x70>
 8005174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005178:	4630      	mov	r0, r6
 800517a:	f000 f837 	bl	80051ec <_isatty_r>
 800517e:	b128      	cbz	r0, 800518c <__smakebuf_r+0x70>
 8005180:	89a3      	ldrh	r3, [r4, #12]
 8005182:	f023 0303 	bic.w	r3, r3, #3
 8005186:	f043 0301 	orr.w	r3, r3, #1
 800518a:	81a3      	strh	r3, [r4, #12]
 800518c:	89a3      	ldrh	r3, [r4, #12]
 800518e:	431d      	orrs	r5, r3
 8005190:	81a5      	strh	r5, [r4, #12]
 8005192:	e7cf      	b.n	8005134 <__smakebuf_r+0x18>

08005194 <memmove>:
 8005194:	4288      	cmp	r0, r1
 8005196:	b510      	push	{r4, lr}
 8005198:	eb01 0402 	add.w	r4, r1, r2
 800519c:	d902      	bls.n	80051a4 <memmove+0x10>
 800519e:	4284      	cmp	r4, r0
 80051a0:	4623      	mov	r3, r4
 80051a2:	d807      	bhi.n	80051b4 <memmove+0x20>
 80051a4:	1e43      	subs	r3, r0, #1
 80051a6:	42a1      	cmp	r1, r4
 80051a8:	d008      	beq.n	80051bc <memmove+0x28>
 80051aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80051b2:	e7f8      	b.n	80051a6 <memmove+0x12>
 80051b4:	4402      	add	r2, r0
 80051b6:	4601      	mov	r1, r0
 80051b8:	428a      	cmp	r2, r1
 80051ba:	d100      	bne.n	80051be <memmove+0x2a>
 80051bc:	bd10      	pop	{r4, pc}
 80051be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80051c6:	e7f7      	b.n	80051b8 <memmove+0x24>

080051c8 <_fstat_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4d07      	ldr	r5, [pc, #28]	@ (80051e8 <_fstat_r+0x20>)
 80051cc:	2300      	movs	r3, #0
 80051ce:	4604      	mov	r4, r0
 80051d0:	4608      	mov	r0, r1
 80051d2:	4611      	mov	r1, r2
 80051d4:	602b      	str	r3, [r5, #0]
 80051d6:	f7fc fb38 	bl	800184a <_fstat>
 80051da:	1c43      	adds	r3, r0, #1
 80051dc:	d102      	bne.n	80051e4 <_fstat_r+0x1c>
 80051de:	682b      	ldr	r3, [r5, #0]
 80051e0:	b103      	cbz	r3, 80051e4 <_fstat_r+0x1c>
 80051e2:	6023      	str	r3, [r4, #0]
 80051e4:	bd38      	pop	{r3, r4, r5, pc}
 80051e6:	bf00      	nop
 80051e8:	200003ec 	.word	0x200003ec

080051ec <_isatty_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4d06      	ldr	r5, [pc, #24]	@ (8005208 <_isatty_r+0x1c>)
 80051f0:	2300      	movs	r3, #0
 80051f2:	4604      	mov	r4, r0
 80051f4:	4608      	mov	r0, r1
 80051f6:	602b      	str	r3, [r5, #0]
 80051f8:	f7fc fb37 	bl	800186a <_isatty>
 80051fc:	1c43      	adds	r3, r0, #1
 80051fe:	d102      	bne.n	8005206 <_isatty_r+0x1a>
 8005200:	682b      	ldr	r3, [r5, #0]
 8005202:	b103      	cbz	r3, 8005206 <_isatty_r+0x1a>
 8005204:	6023      	str	r3, [r4, #0]
 8005206:	bd38      	pop	{r3, r4, r5, pc}
 8005208:	200003ec 	.word	0x200003ec

0800520c <_sbrk_r>:
 800520c:	b538      	push	{r3, r4, r5, lr}
 800520e:	4d06      	ldr	r5, [pc, #24]	@ (8005228 <_sbrk_r+0x1c>)
 8005210:	2300      	movs	r3, #0
 8005212:	4604      	mov	r4, r0
 8005214:	4608      	mov	r0, r1
 8005216:	602b      	str	r3, [r5, #0]
 8005218:	f7fc fb40 	bl	800189c <_sbrk>
 800521c:	1c43      	adds	r3, r0, #1
 800521e:	d102      	bne.n	8005226 <_sbrk_r+0x1a>
 8005220:	682b      	ldr	r3, [r5, #0]
 8005222:	b103      	cbz	r3, 8005226 <_sbrk_r+0x1a>
 8005224:	6023      	str	r3, [r4, #0]
 8005226:	bd38      	pop	{r3, r4, r5, pc}
 8005228:	200003ec 	.word	0x200003ec

0800522c <memcpy>:
 800522c:	440a      	add	r2, r1
 800522e:	4291      	cmp	r1, r2
 8005230:	f100 33ff 	add.w	r3, r0, #4294967295
 8005234:	d100      	bne.n	8005238 <memcpy+0xc>
 8005236:	4770      	bx	lr
 8005238:	b510      	push	{r4, lr}
 800523a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800523e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005242:	4291      	cmp	r1, r2
 8005244:	d1f9      	bne.n	800523a <memcpy+0xe>
 8005246:	bd10      	pop	{r4, pc}

08005248 <_realloc_r>:
 8005248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800524c:	4607      	mov	r7, r0
 800524e:	4614      	mov	r4, r2
 8005250:	460d      	mov	r5, r1
 8005252:	b921      	cbnz	r1, 800525e <_realloc_r+0x16>
 8005254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005258:	4611      	mov	r1, r2
 800525a:	f7ff b9db 	b.w	8004614 <_malloc_r>
 800525e:	b92a      	cbnz	r2, 800526c <_realloc_r+0x24>
 8005260:	f7ff f96c 	bl	800453c <_free_r>
 8005264:	4625      	mov	r5, r4
 8005266:	4628      	mov	r0, r5
 8005268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800526c:	f000 f81a 	bl	80052a4 <_malloc_usable_size_r>
 8005270:	4284      	cmp	r4, r0
 8005272:	4606      	mov	r6, r0
 8005274:	d802      	bhi.n	800527c <_realloc_r+0x34>
 8005276:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800527a:	d8f4      	bhi.n	8005266 <_realloc_r+0x1e>
 800527c:	4621      	mov	r1, r4
 800527e:	4638      	mov	r0, r7
 8005280:	f7ff f9c8 	bl	8004614 <_malloc_r>
 8005284:	4680      	mov	r8, r0
 8005286:	b908      	cbnz	r0, 800528c <_realloc_r+0x44>
 8005288:	4645      	mov	r5, r8
 800528a:	e7ec      	b.n	8005266 <_realloc_r+0x1e>
 800528c:	42b4      	cmp	r4, r6
 800528e:	4622      	mov	r2, r4
 8005290:	4629      	mov	r1, r5
 8005292:	bf28      	it	cs
 8005294:	4632      	movcs	r2, r6
 8005296:	f7ff ffc9 	bl	800522c <memcpy>
 800529a:	4629      	mov	r1, r5
 800529c:	4638      	mov	r0, r7
 800529e:	f7ff f94d 	bl	800453c <_free_r>
 80052a2:	e7f1      	b.n	8005288 <_realloc_r+0x40>

080052a4 <_malloc_usable_size_r>:
 80052a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052a8:	1f18      	subs	r0, r3, #4
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	bfbc      	itt	lt
 80052ae:	580b      	ldrlt	r3, [r1, r0]
 80052b0:	18c0      	addlt	r0, r0, r3
 80052b2:	4770      	bx	lr

080052b4 <_init>:
 80052b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b6:	bf00      	nop
 80052b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052ba:	bc08      	pop	{r3}
 80052bc:	469e      	mov	lr, r3
 80052be:	4770      	bx	lr

080052c0 <_fini>:
 80052c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052c2:	bf00      	nop
 80052c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052c6:	bc08      	pop	{r3}
 80052c8:	469e      	mov	lr, r3
 80052ca:	4770      	bx	lr
