
Ejercicio_MedicionTemperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000216c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  0800230c  0800230c  0000330c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002368  08002368  00004064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002368  08002368  00003368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002370  08002370  00004064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002370  08002370  00003370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002374  08002374  00003374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08002378  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  20000064  080023dc  00004064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  080023dc  00004248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003783  00000000  00000000  00004094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d77  00000000  00000000  00007817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002d0  00000000  00000000  00008590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000201  00000000  00000000  00008860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f84b  00000000  00000000  00008a61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000470a  00000000  00000000  000182ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000556c3  00000000  00000000  0001c9b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00072079  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e94  00000000  00000000  000720bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00072f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080022f4 	.word	0x080022f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	080022f4 	.word	0x080022f4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005b0:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <SystemInit+0x20>)
 80005b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005b6:	4a05      	ldr	r2, [pc, #20]	@ (80005cc <SystemInit+0x20>)
 80005b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b087      	sub	sp, #28
 80005d4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80005d6:	2300      	movs	r3, #0
 80005d8:	613b      	str	r3, [r7, #16]
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
 80005de:	2302      	movs	r3, #2
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	2300      	movs	r3, #0
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	2302      	movs	r3, #2
 80005e8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005ea:	4b34      	ldr	r3, [pc, #208]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 80005ec:	689b      	ldr	r3, [r3, #8]
 80005ee:	f003 030c 	and.w	r3, r3, #12
 80005f2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80005f4:	693b      	ldr	r3, [r7, #16]
 80005f6:	2b08      	cmp	r3, #8
 80005f8:	d011      	beq.n	800061e <SystemCoreClockUpdate+0x4e>
 80005fa:	693b      	ldr	r3, [r7, #16]
 80005fc:	2b08      	cmp	r3, #8
 80005fe:	d844      	bhi.n	800068a <SystemCoreClockUpdate+0xba>
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d003      	beq.n	800060e <SystemCoreClockUpdate+0x3e>
 8000606:	693b      	ldr	r3, [r7, #16]
 8000608:	2b04      	cmp	r3, #4
 800060a:	d004      	beq.n	8000616 <SystemCoreClockUpdate+0x46>
 800060c:	e03d      	b.n	800068a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800060e:	4b2c      	ldr	r3, [pc, #176]	@ (80006c0 <SystemCoreClockUpdate+0xf0>)
 8000610:	4a2c      	ldr	r2, [pc, #176]	@ (80006c4 <SystemCoreClockUpdate+0xf4>)
 8000612:	601a      	str	r2, [r3, #0]
      break;
 8000614:	e03d      	b.n	8000692 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000616:	4b2a      	ldr	r3, [pc, #168]	@ (80006c0 <SystemCoreClockUpdate+0xf0>)
 8000618:	4a2b      	ldr	r2, [pc, #172]	@ (80006c8 <SystemCoreClockUpdate+0xf8>)
 800061a:	601a      	str	r2, [r3, #0]
      break;
 800061c:	e039      	b.n	8000692 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800061e:	4b27      	ldr	r3, [pc, #156]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	0d9b      	lsrs	r3, r3, #22
 8000624:	f003 0301 	and.w	r3, r3, #1
 8000628:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800062a:	4b24      	ldr	r3, [pc, #144]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000632:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d00c      	beq.n	8000654 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800063a:	4a23      	ldr	r2, [pc, #140]	@ (80006c8 <SystemCoreClockUpdate+0xf8>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000642:	4a1e      	ldr	r2, [pc, #120]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 8000644:	6852      	ldr	r2, [r2, #4]
 8000646:	0992      	lsrs	r2, r2, #6
 8000648:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800064c:	fb02 f303 	mul.w	r3, r2, r3
 8000650:	617b      	str	r3, [r7, #20]
 8000652:	e00b      	b.n	800066c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000654:	4a1b      	ldr	r2, [pc, #108]	@ (80006c4 <SystemCoreClockUpdate+0xf4>)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	fbb2 f3f3 	udiv	r3, r2, r3
 800065c:	4a17      	ldr	r2, [pc, #92]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 800065e:	6852      	ldr	r2, [r2, #4]
 8000660:	0992      	lsrs	r2, r2, #6
 8000662:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000666:	fb02 f303 	mul.w	r3, r2, r3
 800066a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800066c:	4b13      	ldr	r3, [pc, #76]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 800066e:	685b      	ldr	r3, [r3, #4]
 8000670:	0c1b      	lsrs	r3, r3, #16
 8000672:	f003 0303 	and.w	r3, r3, #3
 8000676:	3301      	adds	r3, #1
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800067c:	697a      	ldr	r2, [r7, #20]
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	fbb2 f3f3 	udiv	r3, r2, r3
 8000684:	4a0e      	ldr	r2, [pc, #56]	@ (80006c0 <SystemCoreClockUpdate+0xf0>)
 8000686:	6013      	str	r3, [r2, #0]
      break;
 8000688:	e003      	b.n	8000692 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <SystemCoreClockUpdate+0xf0>)
 800068c:	4a0d      	ldr	r2, [pc, #52]	@ (80006c4 <SystemCoreClockUpdate+0xf4>)
 800068e:	601a      	str	r2, [r3, #0]
      break;
 8000690:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000692:	4b0a      	ldr	r3, [pc, #40]	@ (80006bc <SystemCoreClockUpdate+0xec>)
 8000694:	689b      	ldr	r3, [r3, #8]
 8000696:	091b      	lsrs	r3, r3, #4
 8000698:	f003 030f 	and.w	r3, r3, #15
 800069c:	4a0b      	ldr	r2, [pc, #44]	@ (80006cc <SystemCoreClockUpdate+0xfc>)
 800069e:	5cd3      	ldrb	r3, [r2, r3]
 80006a0:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80006a2:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <SystemCoreClockUpdate+0xf0>)
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	fa22 f303 	lsr.w	r3, r2, r3
 80006ac:	4a04      	ldr	r2, [pc, #16]	@ (80006c0 <SystemCoreClockUpdate+0xf0>)
 80006ae:	6013      	str	r3, [r2, #0]
}
 80006b0:	bf00      	nop
 80006b2:	371c      	adds	r7, #28
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	40023800 	.word	0x40023800
 80006c0:	20000000 	.word	0x20000000
 80006c4:	00f42400 	.word	0x00f42400
 80006c8:	007a1200 	.word	0x007a1200
 80006cc:	0800231c 	.word	0x0800231c

080006d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	6039      	str	r1, [r7, #0]
 80006da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	db0a      	blt.n	80006fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	490c      	ldr	r1, [pc, #48]	@ (800071c <__NVIC_SetPriority+0x4c>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	0112      	lsls	r2, r2, #4
 80006f0:	b2d2      	uxtb	r2, r2
 80006f2:	440b      	add	r3, r1
 80006f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f8:	e00a      	b.n	8000710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	4908      	ldr	r1, [pc, #32]	@ (8000720 <__NVIC_SetPriority+0x50>)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	3b04      	subs	r3, #4
 8000708:	0112      	lsls	r2, r2, #4
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	440b      	add	r3, r1
 800070e:	761a      	strb	r2, [r3, #24]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000e100 	.word	0xe000e100
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <GetTick>:
#include "Delay.h"

uint32_t uwTick = 0;

static uint32_t GetTick(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
	return uwTick;
 8000728:	4b03      	ldr	r3, [pc, #12]	@ (8000738 <GetTick+0x14>)
 800072a:	681b      	ldr	r3, [r3, #0]
}
 800072c:	4618      	mov	r0, r3
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	20000080 	.word	0x20000080

0800073c <Delay_Init>:

// Inicializamos Systick e interrupción
void Delay_Init(uint32_t ticks)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	SysTick -> CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//Dehabilitamos systick
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <Delay_Init+0x54>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a11      	ldr	r2, [pc, #68]	@ (8000790 <Delay_Init+0x54>)
 800074a:	f023 0301 	bic.w	r3, r3, #1
 800074e:	6013      	str	r3, [r2, #0]
	SysTick -> LOAD = ticks - 1;				 	//Cargamos valor LOAD
 8000750:	4a0f      	ldr	r2, [pc, #60]	@ (8000790 <Delay_Init+0x54>)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	3b01      	subs	r3, #1
 8000756:	6053      	str	r3, [r2, #4]
	SysTick -> CTRL |= 1U<<2; 						//Escogemos fuente de reloj
 8000758:	4b0d      	ldr	r3, [pc, #52]	@ (8000790 <Delay_Init+0x54>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a0c      	ldr	r2, [pc, #48]	@ (8000790 <Delay_Init+0x54>)
 800075e:	f043 0304 	orr.w	r3, r3, #4
 8000762:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(SysTick_IRQn, 7);				//Asignamos prioridad de 7
 8000764:	2107      	movs	r1, #7
 8000766:	f04f 30ff 	mov.w	r0, #4294967295
 800076a:	f7ff ffb1 	bl	80006d0 <__NVIC_SetPriority>
	SysTick -> CTRL |= 1<<1;						//Activamos interrupción por conteo
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <Delay_Init+0x54>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a07      	ldr	r2, [pc, #28]	@ (8000790 <Delay_Init+0x54>)
 8000774:	f043 0302 	orr.w	r3, r3, #2
 8000778:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= SysTick_CTRL_ENABLE_Msk;		//Habilitamos conteo
 800077a:	4b05      	ldr	r3, [pc, #20]	@ (8000790 <Delay_Init+0x54>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a04      	ldr	r2, [pc, #16]	@ (8000790 <Delay_Init+0x54>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6013      	str	r3, [r2, #0]
	return;
 8000786:	bf00      	nop
}
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	e000e010 	.word	0xe000e010

08000794 <delay_ms>:
}

#endif

void delay_ms(uint32_t delay)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
	{
		delay_us(1000);
	}
#else

	int32_t tickstart = GetTick();
 800079c:	f7ff ffc2 	bl	8000724 <GetTick>
 80007a0:	4603      	mov	r3, r0
 80007a2:	60fb      	str	r3, [r7, #12]
	uint32_t wait = delay;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	60bb      	str	r3, [r7, #8]
	while((GetTick() - tickstart) < wait);
 80007a8:	bf00      	nop
 80007aa:	f7ff ffbb 	bl	8000724 <GetTick>
 80007ae:	4602      	mov	r2, r0
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	1ad3      	subs	r3, r2, r3
 80007b4:	68ba      	ldr	r2, [r7, #8]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	d8f7      	bhi.n	80007aa <delay_ms+0x16>

#endif

}
 80007ba:	bf00      	nop
 80007bc:	bf00      	nop
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	4608      	mov	r0, r1
 80007ce:	4611      	mov	r1, r2
 80007d0:	461a      	mov	r2, r3
 80007d2:	4603      	mov	r3, r0
 80007d4:	70fb      	strb	r3, [r7, #3]
 80007d6:	460b      	mov	r3, r1
 80007d8:	70bb      	strb	r3, [r7, #2]
 80007da:	4613      	mov	r3, r2
 80007dc:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a4b      	ldr	r2, [pc, #300]	@ (8000910 <GPIO_Output_Config+0x14c>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d106      	bne.n	80007f4 <GPIO_Output_Config+0x30>
 80007e6:	4b4b      	ldr	r3, [pc, #300]	@ (8000914 <GPIO_Output_Config+0x150>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a4a      	ldr	r2, [pc, #296]	@ (8000914 <GPIO_Output_Config+0x150>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	e035      	b.n	8000860 <GPIO_Output_Config+0x9c>
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4a48      	ldr	r2, [pc, #288]	@ (8000918 <GPIO_Output_Config+0x154>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d106      	bne.n	800080a <GPIO_Output_Config+0x46>
 80007fc:	4b45      	ldr	r3, [pc, #276]	@ (8000914 <GPIO_Output_Config+0x150>)
 80007fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000800:	4a44      	ldr	r2, [pc, #272]	@ (8000914 <GPIO_Output_Config+0x150>)
 8000802:	f043 0302 	orr.w	r3, r3, #2
 8000806:	6313      	str	r3, [r2, #48]	@ 0x30
 8000808:	e02a      	b.n	8000860 <GPIO_Output_Config+0x9c>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a43      	ldr	r2, [pc, #268]	@ (800091c <GPIO_Output_Config+0x158>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d106      	bne.n	8000820 <GPIO_Output_Config+0x5c>
 8000812:	4b40      	ldr	r3, [pc, #256]	@ (8000914 <GPIO_Output_Config+0x150>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a3f      	ldr	r2, [pc, #252]	@ (8000914 <GPIO_Output_Config+0x150>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	e01f      	b.n	8000860 <GPIO_Output_Config+0x9c>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4a3f      	ldr	r2, [pc, #252]	@ (8000920 <GPIO_Output_Config+0x15c>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d106      	bne.n	8000836 <GPIO_Output_Config+0x72>
 8000828:	4b3a      	ldr	r3, [pc, #232]	@ (8000914 <GPIO_Output_Config+0x150>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082c:	4a39      	ldr	r2, [pc, #228]	@ (8000914 <GPIO_Output_Config+0x150>)
 800082e:	f043 0308 	orr.w	r3, r3, #8
 8000832:	6313      	str	r3, [r2, #48]	@ 0x30
 8000834:	e014      	b.n	8000860 <GPIO_Output_Config+0x9c>
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a3a      	ldr	r2, [pc, #232]	@ (8000924 <GPIO_Output_Config+0x160>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d106      	bne.n	800084c <GPIO_Output_Config+0x88>
 800083e:	4b35      	ldr	r3, [pc, #212]	@ (8000914 <GPIO_Output_Config+0x150>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a34      	ldr	r2, [pc, #208]	@ (8000914 <GPIO_Output_Config+0x150>)
 8000844:	f043 0310 	orr.w	r3, r3, #16
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	e009      	b.n	8000860 <GPIO_Output_Config+0x9c>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a36      	ldr	r2, [pc, #216]	@ (8000928 <GPIO_Output_Config+0x164>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d105      	bne.n	8000860 <GPIO_Output_Config+0x9c>
 8000854:	4b2f      	ldr	r3, [pc, #188]	@ (8000914 <GPIO_Output_Config+0x150>)
 8000856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000858:	4a2e      	ldr	r2, [pc, #184]	@ (8000914 <GPIO_Output_Config+0x150>)
 800085a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800085e:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	78fb      	ldrb	r3, [r7, #3]
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	2103      	movs	r1, #3
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43db      	mvns	r3, r3
 8000870:	401a      	ands	r2, r3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	78fb      	ldrb	r3, [r7, #3]
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	2101      	movs	r1, #1
 8000880:	fa01 f303 	lsl.w	r3, r1, r3
 8000884:	431a      	orrs	r2, r3
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	68da      	ldr	r2, [r3, #12]
 800088e:	78fb      	ldrb	r3, [r7, #3]
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	2103      	movs	r1, #3
 8000894:	fa01 f303 	lsl.w	r3, r1, r3
 8000898:	43db      	mvns	r3, r3
 800089a:	401a      	ands	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	68db      	ldr	r3, [r3, #12]
 80008a4:	78b9      	ldrb	r1, [r7, #2]
 80008a6:	78fa      	ldrb	r2, [r7, #3]
 80008a8:	0052      	lsls	r2, r2, #1
 80008aa:	fa01 f202 	lsl.w	r2, r1, r2
 80008ae:	431a      	orrs	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	689a      	ldr	r2, [r3, #8]
 80008b8:	78fb      	ldrb	r3, [r7, #3]
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	2103      	movs	r1, #3
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	43db      	mvns	r3, r3
 80008c4:	401a      	ands	r2, r3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	689b      	ldr	r3, [r3, #8]
 80008ce:	7879      	ldrb	r1, [r7, #1]
 80008d0:	78fa      	ldrb	r2, [r7, #3]
 80008d2:	0052      	lsls	r2, r2, #1
 80008d4:	fa01 f202 	lsl.w	r2, r1, r2
 80008d8:	431a      	orrs	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	685a      	ldr	r2, [r3, #4]
 80008e2:	78fb      	ldrb	r3, [r7, #3]
 80008e4:	2103      	movs	r1, #3
 80008e6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ea:	43db      	mvns	r3, r3
 80008ec:	401a      	ands	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	7c39      	ldrb	r1, [r7, #16]
 80008f8:	78fa      	ldrb	r2, [r7, #3]
 80008fa:	fa01 f202 	lsl.w	r2, r1, r2
 80008fe:	431a      	orrs	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	605a      	str	r2, [r3, #4]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	40020000 	.word	0x40020000
 8000914:	40023800 	.word	0x40023800
 8000918:	40020400 	.word	0x40020400
 800091c:	40020800 	.word	0x40020800
 8000920:	40020c00 	.word	0x40020c00
 8000924:	40021000 	.word	0x40021000
 8000928:	40021c00 	.word	0x40021c00

0800092c <GPIO_Write_Toggle>:
 *
 * GPIO_Write_Toggle(GPIOA, 6);
 */

void GPIO_Write_Toggle(GPIO_TypeDef* GPIOx, uint8_t GPIO_Pin)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	460b      	mov	r3, r1
 8000936:	70fb      	strb	r3, [r7, #3]
	uint8_t param = CHECK_OUTPUT(GPIOx, GPIO_Pin);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681a      	ldr	r2, [r3, #0]
 800093c:	78fb      	ldrb	r3, [r7, #3]
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	fa22 f303 	lsr.w	r3, r2, r3
 8000944:	f003 0303 	and.w	r3, r3, #3
 8000948:	2b01      	cmp	r3, #1
 800094a:	bf0c      	ite	eq
 800094c:	2301      	moveq	r3, #1
 800094e:	2300      	movne	r3, #0
 8000950:	b2db      	uxtb	r3, r3
 8000952:	73fb      	strb	r3, [r7, #15]
	uint8_t status_read = (GPIOx->ODR & (1U << GPIO_Pin)) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	695a      	ldr	r2, [r3, #20]
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	2101      	movs	r1, #1
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	4013      	ands	r3, r2
 8000962:	2b00      	cmp	r3, #0
 8000964:	bf14      	ite	ne
 8000966:	2301      	movne	r3, #1
 8000968:	2300      	moveq	r3, #0
 800096a:	b2db      	uxtb	r3, r3
 800096c:	73bb      	strb	r3, [r7, #14]

	if(param)
 800096e:	7bfb      	ldrb	r3, [r7, #15]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d012      	beq.n	800099a <GPIO_Write_Toggle+0x6e>
	{
		//No se utiliza |= ya que el registro es Write-Only, escribir un 0 sobre los demás, no afecta a los demás pines
		if(status_read != GPIO_PIN_RESET)
 8000974:	7bbb      	ldrb	r3, [r7, #14]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d008      	beq.n	800098c <GPIO_Write_Toggle+0x60>
		{
			GPIOx->BSRR = (1 << (GPIO_Pin + 16U)); //RESET
 800097a:	78fb      	ldrb	r3, [r7, #3]
 800097c:	3310      	adds	r3, #16
 800097e:	2201      	movs	r2, #1
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	461a      	mov	r2, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	619a      	str	r2, [r3, #24]
	}
	else
	{
		//Nothing
	}
}
 800098a:	e006      	b.n	800099a <GPIO_Write_Toggle+0x6e>
			GPIOx->BSRR = (1<<GPIO_Pin); //SET
 800098c:	78fb      	ldrb	r3, [r7, #3]
 800098e:	2201      	movs	r2, #1
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	461a      	mov	r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	619a      	str	r2, [r3, #24]
}
 800099a:	bf00      	nop
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
	...

080009a8 <GPIO_AF_Config>:
 * @brief Configuración parcial del modo AF en los GPIO. Los registros moder
 * se tienen que configurar de forma manual posterior a esta función.
 *
 */
void GPIO_AF_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	4608      	mov	r0, r1
 80009b2:	4611      	mov	r1, r2
 80009b4:	461a      	mov	r2, r3
 80009b6:	4603      	mov	r3, r0
 80009b8:	70fb      	strb	r3, [r7, #3]
 80009ba:	460b      	mov	r3, r1
 80009bc:	70bb      	strb	r3, [r7, #2]
 80009be:	4613      	mov	r3, r2
 80009c0:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a4b      	ldr	r2, [pc, #300]	@ (8000af4 <GPIO_AF_Config+0x14c>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d106      	bne.n	80009d8 <GPIO_AF_Config+0x30>
 80009ca:	4b4b      	ldr	r3, [pc, #300]	@ (8000af8 <GPIO_AF_Config+0x150>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	4a4a      	ldr	r2, [pc, #296]	@ (8000af8 <GPIO_AF_Config+0x150>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d6:	e035      	b.n	8000a44 <GPIO_AF_Config+0x9c>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a48      	ldr	r2, [pc, #288]	@ (8000afc <GPIO_AF_Config+0x154>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d106      	bne.n	80009ee <GPIO_AF_Config+0x46>
 80009e0:	4b45      	ldr	r3, [pc, #276]	@ (8000af8 <GPIO_AF_Config+0x150>)
 80009e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e4:	4a44      	ldr	r2, [pc, #272]	@ (8000af8 <GPIO_AF_Config+0x150>)
 80009e6:	f043 0302 	orr.w	r3, r3, #2
 80009ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ec:	e02a      	b.n	8000a44 <GPIO_AF_Config+0x9c>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a43      	ldr	r2, [pc, #268]	@ (8000b00 <GPIO_AF_Config+0x158>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d106      	bne.n	8000a04 <GPIO_AF_Config+0x5c>
 80009f6:	4b40      	ldr	r3, [pc, #256]	@ (8000af8 <GPIO_AF_Config+0x150>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	4a3f      	ldr	r2, [pc, #252]	@ (8000af8 <GPIO_AF_Config+0x150>)
 80009fc:	f043 0304 	orr.w	r3, r3, #4
 8000a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a02:	e01f      	b.n	8000a44 <GPIO_AF_Config+0x9c>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a3f      	ldr	r2, [pc, #252]	@ (8000b04 <GPIO_AF_Config+0x15c>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d106      	bne.n	8000a1a <GPIO_AF_Config+0x72>
 8000a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000af8 <GPIO_AF_Config+0x150>)
 8000a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a10:	4a39      	ldr	r2, [pc, #228]	@ (8000af8 <GPIO_AF_Config+0x150>)
 8000a12:	f043 0308 	orr.w	r3, r3, #8
 8000a16:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a18:	e014      	b.n	8000a44 <GPIO_AF_Config+0x9c>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000b08 <GPIO_AF_Config+0x160>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d106      	bne.n	8000a30 <GPIO_AF_Config+0x88>
 8000a22:	4b35      	ldr	r3, [pc, #212]	@ (8000af8 <GPIO_AF_Config+0x150>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a34      	ldr	r2, [pc, #208]	@ (8000af8 <GPIO_AF_Config+0x150>)
 8000a28:	f043 0310 	orr.w	r3, r3, #16
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	e009      	b.n	8000a44 <GPIO_AF_Config+0x9c>
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a36      	ldr	r2, [pc, #216]	@ (8000b0c <GPIO_AF_Config+0x164>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d105      	bne.n	8000a44 <GPIO_AF_Config+0x9c>
 8000a38:	4b2f      	ldr	r3, [pc, #188]	@ (8000af8 <GPIO_AF_Config+0x150>)
 8000a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3c:	4a2e      	ldr	r2, [pc, #184]	@ (8000af8 <GPIO_AF_Config+0x150>)
 8000a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a42:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	78fb      	ldrb	r3, [r7, #3]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2103      	movs	r1, #3
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	43db      	mvns	r3, r3
 8000a54:	401a      	ands	r2, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_ALTERNATE<<(2*Pin));
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	78fb      	ldrb	r3, [r7, #3]
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	2102      	movs	r1, #2
 8000a64:	fa01 f303 	lsl.w	r3, r1, r3
 8000a68:	431a      	orrs	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	68da      	ldr	r2, [r3, #12]
 8000a72:	78fb      	ldrb	r3, [r7, #3]
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	2103      	movs	r1, #3
 8000a78:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	401a      	ands	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	78b9      	ldrb	r1, [r7, #2]
 8000a8a:	78fa      	ldrb	r2, [r7, #3]
 8000a8c:	0052      	lsls	r2, r2, #1
 8000a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a92:	431a      	orrs	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	689a      	ldr	r2, [r3, #8]
 8000a9c:	78fb      	ldrb	r3, [r7, #3]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	2103      	movs	r1, #3
 8000aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	401a      	ands	r2, r3
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	7879      	ldrb	r1, [r7, #1]
 8000ab4:	78fa      	ldrb	r2, [r7, #3]
 8000ab6:	0052      	lsls	r2, r2, #1
 8000ab8:	fa01 f202 	lsl.w	r2, r1, r2
 8000abc:	431a      	orrs	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	685a      	ldr	r2, [r3, #4]
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	2103      	movs	r1, #3
 8000aca:	fa01 f303 	lsl.w	r3, r1, r3
 8000ace:	43db      	mvns	r3, r3
 8000ad0:	401a      	ands	r2, r3
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	7c39      	ldrb	r1, [r7, #16]
 8000adc:	78fa      	ldrb	r2, [r7, #3]
 8000ade:	fa01 f202 	lsl.w	r2, r1, r2
 8000ae2:	431a      	orrs	r2, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	605a      	str	r2, [r3, #4]

	//Luego de esto. AF Config
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	40020000 	.word	0x40020000
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40020400 	.word	0x40020400
 8000b00:	40020800 	.word	0x40020800
 8000b04:	40020c00 	.word	0x40020c00
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	40021c00 	.word	0x40021c00

08000b10 <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 8000b14:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <flash_config+0x4c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a10      	ldr	r2, [pc, #64]	@ (8000b5c <flash_config+0x4c>)
 8000b1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b1e:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 8000b20:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <flash_config+0x4c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0d      	ldr	r2, [pc, #52]	@ (8000b5c <flash_config+0x4c>)
 8000b26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b2a:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <flash_config+0x4c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <flash_config+0x4c>)
 8000b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b36:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000b38:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <flash_config+0x50>)
 8000b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b3c:	4a08      	ldr	r2, [pc, #32]	@ (8000b60 <flash_config+0x50>)
 8000b3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b42:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <flash_config+0x50>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b48:	4a05      	ldr	r2, [pc, #20]	@ (8000b60 <flash_config+0x50>)
 8000b4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b4e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40023c00 	.word	0x40023c00
 8000b60:	40023800 	.word	0x40023800

08000b64 <HSI_Config_PLL>:
#endif

#ifdef PLL_ON

void HSI_Config_PLL(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 8000b68:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <HSI_Config_PLL+0x34>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b98 <HSI_Config_PLL+0x34>)
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 8000b74:	bf00      	nop
 8000b76:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <HSI_Config_PLL+0x34>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f003 0302 	and.w	r3, r3, #2
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d0f9      	beq.n	8000b76 <HSI_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8000b82:	4b05      	ldr	r3, [pc, #20]	@ (8000b98 <HSI_Config_PLL+0x34>)
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	4a04      	ldr	r2, [pc, #16]	@ (8000b98 <HSI_Config_PLL+0x34>)
 8000b88:	f023 0303 	bic.w	r3, r3, #3
 8000b8c:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8000b8e:	f7ff fd1f 	bl	80005d0 <SystemCoreClockUpdate>
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800

08000b9c <HSE_Config_PLL>:

void HSE_Config_PLL(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd0 <HSE_Config_PLL+0x34>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd0 <HSE_Config_PLL+0x34>)
 8000ba6:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000baa:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 8000bac:	bf00      	nop
 8000bae:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <HSE_Config_PLL+0x34>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d0f9      	beq.n	8000bae <HSE_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8000bba:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HSE_Config_PLL+0x34>)
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	4a04      	ldr	r2, [pc, #16]	@ (8000bd0 <HSE_Config_PLL+0x34>)
 8000bc0:	f023 0303 	bic.w	r3, r3, #3
 8000bc4:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8000bc6:	f7ff fd03 	bl	80005d0 <SystemCoreClockUpdate>
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40023800 	.word	0x40023800

08000bd4 <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 8000bde:	4b58      	ldr	r3, [pc, #352]	@ (8000d40 <PLL_Config+0x16c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a57      	ldr	r2, [pc, #348]	@ (8000d40 <PLL_Config+0x16c>)
 8000be4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000be8:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/

	switch(Source)
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d030      	beq.n	8000c52 <PLL_Config+0x7e>
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d15b      	bne.n	8000cac <PLL_Config+0xd8>
	{
		case HSE_SOURCE:

			HSE_Config_PLL(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 8000bf4:	f7ff ffd2 	bl	8000b9c <HSE_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 8000bf8:	4b51      	ldr	r3, [pc, #324]	@ (8000d40 <PLL_Config+0x16c>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	4a50      	ldr	r2, [pc, #320]	@ (8000d40 <PLL_Config+0x16c>)
 8000bfe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c02:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8000c04:	4b4e      	ldr	r3, [pc, #312]	@ (8000d40 <PLL_Config+0x16c>)
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	4a4d      	ldr	r2, [pc, #308]	@ (8000d40 <PLL_Config+0x16c>)
 8000c0a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c0e:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 8000c10:	4b4b      	ldr	r3, [pc, #300]	@ (8000d40 <PLL_Config+0x16c>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	4a4a      	ldr	r2, [pc, #296]	@ (8000d40 <PLL_Config+0x16c>)
 8000c16:	f043 0304 	orr.w	r3, r3, #4
 8000c1a:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000c1c:	4b48      	ldr	r3, [pc, #288]	@ (8000d40 <PLL_Config+0x16c>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	4a47      	ldr	r2, [pc, #284]	@ (8000d40 <PLL_Config+0x16c>)
 8000c22:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000c26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000c2a:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 8000c2c:	4b44      	ldr	r3, [pc, #272]	@ (8000d40 <PLL_Config+0x16c>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	4a43      	ldr	r2, [pc, #268]	@ (8000d40 <PLL_Config+0x16c>)
 8000c32:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8000c36:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000c38:	4b41      	ldr	r3, [pc, #260]	@ (8000d40 <PLL_Config+0x16c>)
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	4a40      	ldr	r2, [pc, #256]	@ (8000d40 <PLL_Config+0x16c>)
 8000c3e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000c42:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8000c44:	4b3e      	ldr	r3, [pc, #248]	@ (8000d40 <PLL_Config+0x16c>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	4a3d      	ldr	r2, [pc, #244]	@ (8000d40 <PLL_Config+0x16c>)
 8000c4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c4e:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8000c50:	e02d      	b.n	8000cae <PLL_Config+0xda>

		case HSI_SOURCE:

			HSI_Config_PLL(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 8000c52:	f7ff ff87 	bl	8000b64 <HSI_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 8000c56:	4b3a      	ldr	r3, [pc, #232]	@ (8000d40 <PLL_Config+0x16c>)
 8000c58:	4a39      	ldr	r2, [pc, #228]	@ (8000d40 <PLL_Config+0x16c>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 16Mhz / 8 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8000c5e:	4b38      	ldr	r3, [pc, #224]	@ (8000d40 <PLL_Config+0x16c>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	4a37      	ldr	r2, [pc, #220]	@ (8000d40 <PLL_Config+0x16c>)
 8000c64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c68:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (8<<0); //M 1-2Mhz
 8000c6a:	4b35      	ldr	r3, [pc, #212]	@ (8000d40 <PLL_Config+0x16c>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	4a34      	ldr	r2, [pc, #208]	@ (8000d40 <PLL_Config+0x16c>)
 8000c70:	f043 0308 	orr.w	r3, r3, #8
 8000c74:	6053      	str	r3, [r2, #4]

			//2Mhz * 168 = 336Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000c76:	4b32      	ldr	r3, [pc, #200]	@ (8000d40 <PLL_Config+0x16c>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	4a31      	ldr	r2, [pc, #196]	@ (8000d40 <PLL_Config+0x16c>)
 8000c7c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000c80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000c84:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 8000c86:	4b2e      	ldr	r3, [pc, #184]	@ (8000d40 <PLL_Config+0x16c>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8000d40 <PLL_Config+0x16c>)
 8000c8c:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8000c90:	6053      	str	r3, [r2, #4]

			//336Mhz / 4 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000c92:	4b2b      	ldr	r3, [pc, #172]	@ (8000d40 <PLL_Config+0x16c>)
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	4a2a      	ldr	r2, [pc, #168]	@ (8000d40 <PLL_Config+0x16c>)
 8000c98:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000c9c:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8000c9e:	4b28      	ldr	r3, [pc, #160]	@ (8000d40 <PLL_Config+0x16c>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	4a27      	ldr	r2, [pc, #156]	@ (8000d40 <PLL_Config+0x16c>)
 8000ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca8:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8000caa:	e000      	b.n	8000cae <PLL_Config+0xda>
		default: break;
 8000cac:	bf00      	nop
	}

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 8000cae:	4b24      	ldr	r3, [pc, #144]	@ (8000d40 <PLL_Config+0x16c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a23      	ldr	r2, [pc, #140]	@ (8000d40 <PLL_Config+0x16c>)
 8000cb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cb8:	6013      	str	r3, [r2, #0]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8000cba:	bf00      	nop
 8000cbc:	4b20      	ldr	r3, [pc, #128]	@ (8000d40 <PLL_Config+0x16c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d0f9      	beq.n	8000cbc <PLL_Config+0xe8>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d40 <PLL_Config+0x16c>)
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8000d40 <PLL_Config+0x16c>)
 8000cce:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000cd2:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <PLL_Config+0x16c>)
 8000cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8000d40 <PLL_Config+0x16c>)
 8000cd8:	689b      	ldr	r3, [r3, #8]
 8000cda:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 8000cdc:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <PLL_Config+0x16c>)
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	4a17      	ldr	r2, [pc, #92]	@ (8000d40 <PLL_Config+0x16c>)
 8000ce2:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8000ce6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 8000ce8:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <PLL_Config+0x16c>)
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	4a14      	ldr	r2, [pc, #80]	@ (8000d40 <PLL_Config+0x16c>)
 8000cee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cf2:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <PLL_Config+0x170>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <PLL_Config+0x170>)
 8000cfa:	f023 0307 	bic.w	r3, r3, #7
 8000cfe:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 8000d00:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <PLL_Config+0x170>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0f      	ldr	r2, [pc, #60]	@ (8000d44 <PLL_Config+0x170>)
 8000d06:	f043 0302 	orr.w	r3, r3, #2
 8000d0a:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <PLL_Config+0x16c>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	4a0b      	ldr	r2, [pc, #44]	@ (8000d40 <PLL_Config+0x16c>)
 8000d12:	f023 0303 	bic.w	r3, r3, #3
 8000d16:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8000d18:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <PLL_Config+0x16c>)
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <PLL_Config+0x16c>)
 8000d1e:	f043 0302 	orr.w	r3, r3, #2
 8000d22:	6093      	str	r3, [r2, #8]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 8000d24:	bf00      	nop
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <PLL_Config+0x16c>)
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	f003 0308 	and.w	r3, r3, #8
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d0f9      	beq.n	8000d26 <PLL_Config+0x152>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8000d32:	f7ff fc4d 	bl	80005d0 <SystemCoreClockUpdate>
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40023c00 	.word	0x40023c00

08000d48 <USART1_Pin_Configuration>:

/*
 * @brief: Configuración de pines USART1
 */
static void USART1_Pin_Configuration(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //Clock
 8000d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc4 <USART1_Pin_Configuration+0x7c>)
 8000d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d50:	4a1c      	ldr	r2, [pc, #112]	@ (8000dc4 <USART1_Pin_Configuration+0x7c>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA -> MODER &= ~(GPIO_MODER_MODE10_Msk | GPIO_MODER_MODE9_Msk); //Clean GPIO Config
 8000d58:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d5e:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000d62:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= (GPIO_MODER_MODE10_1 | GPIO_MODER_MODE9_1); //Alternate GPIO Config
 8000d64:	4b18      	ldr	r3, [pc, #96]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a17      	ldr	r2, [pc, #92]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d6a:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 8000d6e:	6013      	str	r3, [r2, #0]

	GPIOA -> OSPEEDR  &= ~(GPIO_OSPEEDR_OSPEED10_Msk | GPIO_OSPEEDR_OSPEED9_Msk); //Clean GPIO Config OSPEED
 8000d70:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	4a14      	ldr	r2, [pc, #80]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d76:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000d7a:	6093      	str	r3, [r2, #8]
	GPIOA -> OSPEEDR |= ((0x03<<GPIO_OSPEEDR_OSPEED10_Pos) | (0x03<<GPIO_OSPEEDR_OSPEED9_Pos)); //GPIO Config OSPEED
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	4a11      	ldr	r2, [pc, #68]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d82:	f443 1370 	orr.w	r3, r3, #3932160	@ 0x3c0000
 8000d86:	6093      	str	r3, [r2, #8]

	GPIOA -> PUPDR  &= ~(GPIO_PUPDR_PUPD10_Msk | GPIO_PUPDR_PUPD9_Msk); //Clean GPIO Config OSPEED
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d8e:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000d92:	60d3      	str	r3, [r2, #12]
	GPIOA -> PUPDR |= ((0x01<<GPIO_PUPDR_PUPD10_Pos) | (0x01<<GPIO_PUPDR_PUPD9_Pos)); //GPIO Config OSPEED
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000d9a:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 8000d9e:	60d3      	str	r3, [r2, #12]

	GPIOA -> AFR[1] &= ~(GPIO_AFRH_AFSEL10_Msk | GPIO_AFRH_AFSEL9_Msk); //Clean GPIO AF
 8000da0:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da4:	4a08      	ldr	r2, [pc, #32]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000da6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000daa:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= ((0x07<<GPIO_AFRH_AFSEL10_Pos) | (0x07<<GPIO_AFRH_AFSEL9_Pos)); //Config GPIO AF
 8000dac:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000db0:	4a05      	ldr	r2, [pc, #20]	@ (8000dc8 <USART1_Pin_Configuration+0x80>)
 8000db2:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 8000db6:	6253      	str	r3, [r2, #36]	@ 0x24

}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40020000 	.word	0x40020000

08000dcc <USART2_Pin_Configuration>:

/*
 * @brief: Configuración de pines USART2
 */
static void USART2_Pin_Configuration(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
	RCC-> AHB1ENR |= GPIOX_CLOCK(USART2_Pin_Tx);
 8000dd0:	4b26      	ldr	r3, [pc, #152]	@ (8000e6c <USART2_Pin_Configuration+0xa0>)
 8000dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd4:	4a25      	ldr	r2, [pc, #148]	@ (8000e6c <USART2_Pin_Configuration+0xa0>)
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC-> AHB1ENR |= GPIOX_CLOCK(USART2_Pin_Rx);
 8000ddc:	4b23      	ldr	r3, [pc, #140]	@ (8000e6c <USART2_Pin_Configuration+0xa0>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de0:	4a22      	ldr	r2, [pc, #136]	@ (8000e6c <USART2_Pin_Configuration+0xa0>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOX_MODER(MODE_ALTER, USART2_Pin_Tx);
 8000de8:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000df0:	4a1f      	ldr	r2, [pc, #124]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000df2:	f043 0320 	orr.w	r3, r3, #32
 8000df6:	6013      	str	r3, [r2, #0]
	GPIOX_MODER(MODE_ALTER, USART2_Pin_Rx);
 8000df8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000e00:	4a1b      	ldr	r2, [pc, #108]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e06:	6013      	str	r3, [r2, #0]

	GPIOX_AFR(7U,USART2_Pin_Tx);
 8000e08:	4b19      	ldr	r3, [pc, #100]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e0a:	6a1b      	ldr	r3, [r3, #32]
 8000e0c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000e10:	4a17      	ldr	r2, [pc, #92]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000e16:	6213      	str	r3, [r2, #32]
	GPIOX_AFR(7U,USART2_Pin_Rx);
 8000e18:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e1a:	6a1b      	ldr	r3, [r3, #32]
 8000e1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000e20:	4a13      	ldr	r2, [pc, #76]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e22:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8000e26:	6213      	str	r3, [r2, #32]

	GPIOX_OSPEEDR(MODE_SPD_VHIGH, USART2_Pin_Tx);
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	4a10      	ldr	r2, [pc, #64]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e2e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000e32:	6093      	str	r3, [r2, #8]
	GPIOX_OSPEEDR(MODE_SPD_VHIGH, USART2_Pin_Rx);
 8000e34:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	4a0d      	ldr	r2, [pc, #52]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000e3e:	6093      	str	r3, [r2, #8]

	GPIOX_PUPDR(MODE_PU_UP, USART2_Pin_Tx);
 8000e40:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000e48:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e4a:	f043 0310 	orr.w	r3, r3, #16
 8000e4e:	60d3      	str	r3, [r2, #12]
	GPIOX_PUPDR(MODE_PU_UP, USART2_Pin_Rx);
 8000e50:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000e58:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <USART2_Pin_Configuration+0xa4>)
 8000e5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e5e:	60d3      	str	r3, [r2, #12]
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40020000 	.word	0x40020000

08000e74 <HAL_RCC_GetPCLK1Freq>:
/*
 * NEW FUNCTIONS TO USART
 */

uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000e78:	4b07      	ldr	r3, [pc, #28]	@ (8000e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a07      	ldr	r2, [pc, #28]	@ (8000e9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8000e7e:	6892      	ldr	r2, [r2, #8]
 8000e80:	0a92      	lsrs	r2, r2, #10
 8000e82:	f002 0207 	and.w	r2, r2, #7
 8000e86:	4906      	ldr	r1, [pc, #24]	@ (8000ea0 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000e88:	5c8a      	ldrb	r2, [r1, r2]
 8000e8a:	40d3      	lsrs	r3, r2
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000000 	.word	0x20000000
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	0800232c 	.word	0x0800232c

08000ea4 <HAL_RCC_GetPCLK2Freq>:

uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000ea8:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <HAL_RCC_GetPCLK2Freq+0x28>)
 8000eae:	6892      	ldr	r2, [r2, #8]
 8000eb0:	0b52      	lsrs	r2, r2, #13
 8000eb2:	f002 0207 	and.w	r2, r2, #7
 8000eb6:	4906      	ldr	r1, [pc, #24]	@ (8000ed0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8000eb8:	5c8a      	ldrb	r2, [r1, r2]
 8000eba:	40d3      	lsrs	r3, r2
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	0800232c 	.word	0x0800232c

08000ed4 <USARTx_Init>:

void USARTx_Init(USARTx_Config_t* USARTx_Config)
{
 8000ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ed8:	b0c0      	sub	sp, #256	@ 0x100
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
	uint32_t baud = USARTx_Config -> baudrate;
 8000ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	uint32_t pclk;
	/*Habilitar Relojs*/
	if(USARTx_Config -> USARTx == USART1)
 8000eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4ba1      	ldr	r3, [pc, #644]	@ (8001178 <USARTx_Init+0x2a4>)
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d10c      	bne.n	8000f10 <USARTx_Init+0x3c>
	{
		RCC->APB2ENR |=  RCC_APB2RSTR_USART1RST;
 8000ef6:	4ba1      	ldr	r3, [pc, #644]	@ (800117c <USARTx_Init+0x2a8>)
 8000ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000efa:	4aa0      	ldr	r2, [pc, #640]	@ (800117c <USARTx_Init+0x2a8>)
 8000efc:	f043 0310 	orr.w	r3, r3, #16
 8000f00:	6453      	str	r3, [r2, #68]	@ 0x44
		/*Configurar Pines*/
		USART1_Pin_Configuration();
 8000f02:	f7ff ff21 	bl	8000d48 <USART1_Pin_Configuration>
		pclk = HAL_RCC_GetPCLK2Freq();
 8000f06:	f7ff ffcd 	bl	8000ea4 <HAL_RCC_GetPCLK2Freq>
 8000f0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8000f0e:	e011      	b.n	8000f34 <USARTx_Init+0x60>
	}
	else if(USARTx_Config -> USARTx == USART2)
 8000f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b9a      	ldr	r3, [pc, #616]	@ (8001180 <USARTx_Init+0x2ac>)
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d10b      	bne.n	8000f34 <USARTx_Init+0x60>
	{
		RCC->APB1ENR |=  RCC_APB1RSTR_USART2RST;
 8000f1c:	4b97      	ldr	r3, [pc, #604]	@ (800117c <USARTx_Init+0x2a8>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	4a96      	ldr	r2, [pc, #600]	@ (800117c <USARTx_Init+0x2a8>)
 8000f22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f26:	6413      	str	r3, [r2, #64]	@ 0x40
		/*Configurar Pines*/
		USART2_Pin_Configuration();
 8000f28:	f7ff ff50 	bl	8000dcc <USART2_Pin_Configuration>
		pclk = HAL_RCC_GetPCLK1Freq();
 8000f2c:	f7ff ffa2 	bl	8000e74 <HAL_RCC_GetPCLK1Freq>
 8000f30:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
	}

	/*M bits*/
	if(USARTx_Config -> m_bit != M_8BITS)
 8000f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f38:	7a1b      	ldrb	r3, [r3, #8]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d009      	beq.n	8000f52 <USARTx_Init+0x7e>
	{
		USARTx_Config -> USARTx -> CR1 |= USART_CR1_M;
 8000f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	68d9      	ldr	r1, [r3, #12]
 8000f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	f441 5380 	orr.w	r3, r1, #4096	@ 0x1000
 8000f50:	60d3      	str	r3, [r2, #12]
	}

	/* Over Sampling and Baud Rate*/
	if(USARTx_Config -> over_bit != OVER_16)
 8000f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f56:	7a5b      	ldrb	r3, [r3, #9]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 8115 	beq.w	8001188 <USARTx_Init+0x2b4>
	{
		USARTx_Config -> USARTx-> CR1 |= USART_CR1_OVER8;
 8000f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	68d9      	ldr	r1, [r3, #12]
 8000f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	f441 4300 	orr.w	r3, r1, #32768	@ 0x8000
 8000f70:	60d3      	str	r3, [r2, #12]
		USARTx_Config -> USARTx -> BRR = UART_BRR_SAMPLING8(pclk, baud);
 8000f72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000f76:	2200      	movs	r2, #0
 8000f78:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000f7c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000f80:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000f84:	4622      	mov	r2, r4
 8000f86:	462b      	mov	r3, r5
 8000f88:	1891      	adds	r1, r2, r2
 8000f8a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8000f8c:	415b      	adcs	r3, r3
 8000f8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000f90:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000f94:	4621      	mov	r1, r4
 8000f96:	eb12 0801 	adds.w	r8, r2, r1
 8000f9a:	4629      	mov	r1, r5
 8000f9c:	eb43 0901 	adc.w	r9, r3, r1
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	f04f 0300 	mov.w	r3, #0
 8000fa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000fac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000fb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000fb4:	4690      	mov	r8, r2
 8000fb6:	4699      	mov	r9, r3
 8000fb8:	4623      	mov	r3, r4
 8000fba:	eb18 0303 	adds.w	r3, r8, r3
 8000fbe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000fc2:	462b      	mov	r3, r5
 8000fc4:	eb49 0303 	adc.w	r3, r9, r3
 8000fc8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000fcc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000fd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000fda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8000fde:	460b      	mov	r3, r1
 8000fe0:	18db      	adds	r3, r3, r3
 8000fe2:	653b      	str	r3, [r7, #80]	@ 0x50
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	eb42 0303 	adc.w	r3, r2, r3
 8000fea:	657b      	str	r3, [r7, #84]	@ 0x54
 8000fec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000ff0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8000ff4:	f7ff f944 	bl	8000280 <__aeabi_uldivmod>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4b61      	ldr	r3, [pc, #388]	@ (8001184 <USARTx_Init+0x2b0>)
 8000ffe:	fba3 2302 	umull	r2, r3, r3, r2
 8001002:	095b      	lsrs	r3, r3, #5
 8001004:	011c      	lsls	r4, r3, #4
 8001006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800100a:	2200      	movs	r2, #0
 800100c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001010:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001014:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001018:	4642      	mov	r2, r8
 800101a:	464b      	mov	r3, r9
 800101c:	1891      	adds	r1, r2, r2
 800101e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001020:	415b      	adcs	r3, r3
 8001022:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001024:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001028:	4641      	mov	r1, r8
 800102a:	eb12 0a01 	adds.w	sl, r2, r1
 800102e:	4649      	mov	r1, r9
 8001030:	eb43 0b01 	adc.w	fp, r3, r1
 8001034:	f04f 0200 	mov.w	r2, #0
 8001038:	f04f 0300 	mov.w	r3, #0
 800103c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001040:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001044:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001048:	4692      	mov	sl, r2
 800104a:	469b      	mov	fp, r3
 800104c:	4643      	mov	r3, r8
 800104e:	eb1a 0303 	adds.w	r3, sl, r3
 8001052:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001056:	464b      	mov	r3, r9
 8001058:	eb4b 0303 	adc.w	r3, fp, r3
 800105c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001060:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001064:	2200      	movs	r2, #0
 8001066:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800106a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800106e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001072:	460b      	mov	r3, r1
 8001074:	18db      	adds	r3, r3, r3
 8001076:	643b      	str	r3, [r7, #64]	@ 0x40
 8001078:	4613      	mov	r3, r2
 800107a:	eb42 0303 	adc.w	r3, r2, r3
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001080:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001084:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001088:	f7ff f8fa 	bl	8000280 <__aeabi_uldivmod>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4611      	mov	r1, r2
 8001092:	4b3c      	ldr	r3, [pc, #240]	@ (8001184 <USARTx_Init+0x2b0>)
 8001094:	fba3 2301 	umull	r2, r3, r3, r1
 8001098:	095b      	lsrs	r3, r3, #5
 800109a:	2264      	movs	r2, #100	@ 0x64
 800109c:	fb02 f303 	mul.w	r3, r2, r3
 80010a0:	1acb      	subs	r3, r1, r3
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80010a8:	4b36      	ldr	r3, [pc, #216]	@ (8001184 <USARTx_Init+0x2b0>)
 80010aa:	fba3 2302 	umull	r2, r3, r3, r2
 80010ae:	095b      	lsrs	r3, r3, #5
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80010b6:	441c      	add	r4, r3
 80010b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80010bc:	2200      	movs	r2, #0
 80010be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80010c2:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80010c6:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80010ca:	4642      	mov	r2, r8
 80010cc:	464b      	mov	r3, r9
 80010ce:	1891      	adds	r1, r2, r2
 80010d0:	63b9      	str	r1, [r7, #56]	@ 0x38
 80010d2:	415b      	adcs	r3, r3
 80010d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010d6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80010da:	4641      	mov	r1, r8
 80010dc:	1851      	adds	r1, r2, r1
 80010de:	6339      	str	r1, [r7, #48]	@ 0x30
 80010e0:	4649      	mov	r1, r9
 80010e2:	414b      	adcs	r3, r1
 80010e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	f04f 0300 	mov.w	r3, #0
 80010ee:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80010f2:	4659      	mov	r1, fp
 80010f4:	00cb      	lsls	r3, r1, #3
 80010f6:	4651      	mov	r1, sl
 80010f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80010fc:	4651      	mov	r1, sl
 80010fe:	00ca      	lsls	r2, r1, #3
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	4603      	mov	r3, r0
 8001106:	4642      	mov	r2, r8
 8001108:	189b      	adds	r3, r3, r2
 800110a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800110e:	464b      	mov	r3, r9
 8001110:	460a      	mov	r2, r1
 8001112:	eb42 0303 	adc.w	r3, r2, r3
 8001116:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800111a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800111e:	2200      	movs	r2, #0
 8001120:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001124:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001128:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800112c:	460b      	mov	r3, r1
 800112e:	18db      	adds	r3, r3, r3
 8001130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001132:	4613      	mov	r3, r2
 8001134:	eb42 0303 	adc.w	r3, r2, r3
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800113a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800113e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001142:	f7ff f89d 	bl	8000280 <__aeabi_uldivmod>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <USARTx_Init+0x2b0>)
 800114c:	fba3 1302 	umull	r1, r3, r3, r2
 8001150:	095b      	lsrs	r3, r3, #5
 8001152:	2164      	movs	r1, #100	@ 0x64
 8001154:	fb01 f303 	mul.w	r3, r1, r3
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	3332      	adds	r3, #50	@ 0x32
 800115e:	4a09      	ldr	r2, [pc, #36]	@ (8001184 <USARTx_Init+0x2b0>)
 8001160:	fba2 2303 	umull	r2, r3, r2, r3
 8001164:	095b      	lsrs	r3, r3, #5
 8001166:	f003 0207 	and.w	r2, r3, #7
 800116a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4422      	add	r2, r4
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	e10f      	b.n	8001396 <USARTx_Init+0x4c2>
 8001176:	bf00      	nop
 8001178:	40011000 	.word	0x40011000
 800117c:	40023800 	.word	0x40023800
 8001180:	40004400 	.word	0x40004400
 8001184:	51eb851f 	.word	0x51eb851f
	}
	else
	{
		USARTx_Config -> USARTx-> CR1 &= ~USART_CR1_OVER8_Msk;
 8001188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	68d9      	ldr	r1, [r3, #12]
 8001190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	f421 4300 	bic.w	r3, r1, #32768	@ 0x8000
 800119a:	60d3      	str	r3, [r2, #12]
		USARTx_Config -> USARTx -> BRR = UART_BRR_SAMPLING16(pclk, baud);
 800119c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80011a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80011aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80011ae:	4642      	mov	r2, r8
 80011b0:	464b      	mov	r3, r9
 80011b2:	1891      	adds	r1, r2, r2
 80011b4:	6239      	str	r1, [r7, #32]
 80011b6:	415b      	adcs	r3, r3
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80011ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011be:	4641      	mov	r1, r8
 80011c0:	1854      	adds	r4, r2, r1
 80011c2:	4649      	mov	r1, r9
 80011c4:	eb43 0501 	adc.w	r5, r3, r1
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	f04f 0300 	mov.w	r3, #0
 80011d0:	00eb      	lsls	r3, r5, #3
 80011d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011d6:	00e2      	lsls	r2, r4, #3
 80011d8:	4614      	mov	r4, r2
 80011da:	461d      	mov	r5, r3
 80011dc:	4643      	mov	r3, r8
 80011de:	18e3      	adds	r3, r4, r3
 80011e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80011e4:	464b      	mov	r3, r9
 80011e6:	eb45 0303 	adc.w	r3, r5, r3
 80011ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80011ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80011f2:	2200      	movs	r2, #0
 80011f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80011f8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	f04f 0300 	mov.w	r3, #0
 8001204:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001208:	4629      	mov	r1, r5
 800120a:	008b      	lsls	r3, r1, #2
 800120c:	4621      	mov	r1, r4
 800120e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001212:	4621      	mov	r1, r4
 8001214:	008a      	lsls	r2, r1, #2
 8001216:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800121a:	f7ff f831 	bl	8000280 <__aeabi_uldivmod>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4b8e      	ldr	r3, [pc, #568]	@ (800145c <USARTx_Init+0x588>)
 8001224:	fba3 2302 	umull	r2, r3, r3, r2
 8001228:	095b      	lsrs	r3, r3, #5
 800122a:	011c      	lsls	r4, r3, #4
 800122c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001230:	2200      	movs	r2, #0
 8001232:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001236:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800123a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800123e:	4642      	mov	r2, r8
 8001240:	464b      	mov	r3, r9
 8001242:	1891      	adds	r1, r2, r2
 8001244:	61b9      	str	r1, [r7, #24]
 8001246:	415b      	adcs	r3, r3
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800124e:	4641      	mov	r1, r8
 8001250:	1851      	adds	r1, r2, r1
 8001252:	6139      	str	r1, [r7, #16]
 8001254:	4649      	mov	r1, r9
 8001256:	414b      	adcs	r3, r1
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	f04f 0300 	mov.w	r3, #0
 8001262:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001266:	4659      	mov	r1, fp
 8001268:	00cb      	lsls	r3, r1, #3
 800126a:	4651      	mov	r1, sl
 800126c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001270:	4651      	mov	r1, sl
 8001272:	00ca      	lsls	r2, r1, #3
 8001274:	4610      	mov	r0, r2
 8001276:	4619      	mov	r1, r3
 8001278:	4603      	mov	r3, r0
 800127a:	4642      	mov	r2, r8
 800127c:	189b      	adds	r3, r3, r2
 800127e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001282:	464b      	mov	r3, r9
 8001284:	460a      	mov	r2, r1
 8001286:	eb42 0303 	adc.w	r3, r2, r3
 800128a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800128e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001292:	2200      	movs	r2, #0
 8001294:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001296:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80012a4:	4649      	mov	r1, r9
 80012a6:	008b      	lsls	r3, r1, #2
 80012a8:	4641      	mov	r1, r8
 80012aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80012ae:	4641      	mov	r1, r8
 80012b0:	008a      	lsls	r2, r1, #2
 80012b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80012b6:	f7fe ffe3 	bl	8000280 <__aeabi_uldivmod>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4611      	mov	r1, r2
 80012c0:	4b66      	ldr	r3, [pc, #408]	@ (800145c <USARTx_Init+0x588>)
 80012c2:	fba3 2301 	umull	r2, r3, r3, r1
 80012c6:	095b      	lsrs	r3, r3, #5
 80012c8:	2264      	movs	r2, #100	@ 0x64
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	1acb      	subs	r3, r1, r3
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	3332      	adds	r3, #50	@ 0x32
 80012d4:	4a61      	ldr	r2, [pc, #388]	@ (800145c <USARTx_Init+0x588>)
 80012d6:	fba2 2303 	umull	r2, r3, r2, r3
 80012da:	095b      	lsrs	r3, r3, #5
 80012dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012e0:	441c      	add	r4, r3
 80012e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80012e6:	2200      	movs	r2, #0
 80012e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80012ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80012ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80012f0:	4642      	mov	r2, r8
 80012f2:	464b      	mov	r3, r9
 80012f4:	1891      	adds	r1, r2, r2
 80012f6:	60b9      	str	r1, [r7, #8]
 80012f8:	415b      	adcs	r3, r3
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001300:	4641      	mov	r1, r8
 8001302:	1851      	adds	r1, r2, r1
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	4649      	mov	r1, r9
 8001308:	414b      	adcs	r3, r1
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001318:	4659      	mov	r1, fp
 800131a:	00cb      	lsls	r3, r1, #3
 800131c:	4651      	mov	r1, sl
 800131e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001322:	4651      	mov	r1, sl
 8001324:	00ca      	lsls	r2, r1, #3
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	4603      	mov	r3, r0
 800132c:	4642      	mov	r2, r8
 800132e:	189b      	adds	r3, r3, r2
 8001330:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001332:	464b      	mov	r3, r9
 8001334:	460a      	mov	r2, r1
 8001336:	eb42 0303 	adc.w	r3, r2, r3
 800133a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800133c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001340:	2200      	movs	r2, #0
 8001342:	663b      	str	r3, [r7, #96]	@ 0x60
 8001344:	667a      	str	r2, [r7, #100]	@ 0x64
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	f04f 0300 	mov.w	r3, #0
 800134e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001352:	4649      	mov	r1, r9
 8001354:	008b      	lsls	r3, r1, #2
 8001356:	4641      	mov	r1, r8
 8001358:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800135c:	4641      	mov	r1, r8
 800135e:	008a      	lsls	r2, r1, #2
 8001360:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001364:	f7fe ff8c 	bl	8000280 <__aeabi_uldivmod>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4b3b      	ldr	r3, [pc, #236]	@ (800145c <USARTx_Init+0x588>)
 800136e:	fba3 1302 	umull	r1, r3, r3, r2
 8001372:	095b      	lsrs	r3, r3, #5
 8001374:	2164      	movs	r1, #100	@ 0x64
 8001376:	fb01 f303 	mul.w	r3, r1, r3
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	011b      	lsls	r3, r3, #4
 800137e:	3332      	adds	r3, #50	@ 0x32
 8001380:	4a36      	ldr	r2, [pc, #216]	@ (800145c <USARTx_Init+0x588>)
 8001382:	fba2 2303 	umull	r2, r3, r2, r3
 8001386:	095b      	lsrs	r3, r3, #5
 8001388:	f003 020f 	and.w	r2, r3, #15
 800138c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4422      	add	r2, r4
 8001394:	609a      	str	r2, [r3, #8]
	}

	/* Stop bits*/
	if((USARTx_Config -> stop_bit) ==  STOP_ONE)
 8001396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800139a:	7a9b      	ldrb	r3, [r3, #10]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d10a      	bne.n	80013b6 <USARTx_Init+0x4e2>
	{
		//Nothing
		USARTx_Config -> USARTx -> CR2 &= ~USART_CR2_STOP_Msk;
 80013a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80013b2:	611a      	str	r2, [r3, #16]
 80013b4:	e019      	b.n	80013ea <USARTx_Init+0x516>

	}
	else if((USARTx_Config -> stop_bit) ==  STOP_HALF)
 80013b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013ba:	7a9b      	ldrb	r3, [r3, #10]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d10a      	bne.n	80013d6 <USARTx_Init+0x502>
	{
		USARTx_Config -> USARTx -> CR2 |= USART_CR2_STOP_0;
 80013c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	691a      	ldr	r2, [r3, #16]
 80013c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80013d2:	611a      	str	r2, [r3, #16]
 80013d4:	e009      	b.n	80013ea <USARTx_Init+0x516>
	}
	else
	{
		USARTx_Config -> USARTx -> CR2 |= USART_CR2_STOP_1;
 80013d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	691a      	ldr	r2, [r3, #16]
 80013de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80013e8:	611a      	str	r2, [r3, #16]
	}

	/* Paridad */
	if(USARTx_Config -> enable_parity != PARITY_DIS)
 80013ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013ee:	7adb      	ldrb	r3, [r3, #11]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d018      	beq.n	8001426 <USARTx_Init+0x552>
	{
		USARTx_Config -> USARTx -> CR2 |= USART_CR1_PCE;
 80013f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	691a      	ldr	r2, [r3, #16]
 80013fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001406:	611a      	str	r2, [r3, #16]

		if(USARTx_Config -> parity_bit != PAR_EVEN )
 8001408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800140c:	7b1b      	ldrb	r3, [r3, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d009      	beq.n	8001426 <USARTx_Init+0x552>
		{
			USARTx_Config -> USARTx -> CR1 |= USART_CR1_PS;
 8001412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	68da      	ldr	r2, [r3, #12]
 800141a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001424:	60da      	str	r2, [r3, #12]
		}
	}

	/* Enable transmisión y recepción */
	USARTx_Config -> USARTx -> CR1 |= USART_CR1_TE | USART_CR1_RE;
 8001426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	68da      	ldr	r2, [r3, #12]
 800142e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 020c 	orr.w	r2, r2, #12
 8001438:	60da      	str	r2, [r3, #12]

	/*Configuración de interrupciones*/

	/*Habilitar USART*/
	USARTx_Config -> USARTx -> CR1 |= USART_CR1_UE;
 800143a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68da      	ldr	r2, [r3, #12]
 8001442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800144c:	60da      	str	r2, [r3, #12]
}
 800144e:	bf00      	nop
 8001450:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001454:	46bd      	mov	sp, r7
 8001456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800145a:	bf00      	nop
 800145c:	51eb851f 	.word	0x51eb851f

08001460 <USARTx_Send_Data>:
		NVIC_SetPriority(USART2_IRQn, prior);
	}
}

void USARTx_Send_Data(USART_TypeDef *USARTx, uint8_t *pTxSend, uint32_t size)
{
 8001460:	b480      	push	{r7}
 8001462:	b087      	sub	sp, #28
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]

	uint16_t *pTxBuffer;

	/*Durante el size de la data*/
	for(uint8_t i=0; i<size; i++)
 800146c:	2300      	movs	r3, #0
 800146e:	75fb      	strb	r3, [r7, #23]
 8001470:	e02d      	b.n	80014ce <USARTx_Send_Data+0x6e>
	{
		/*Mientras no está vacío, se queda acá*/
		while(!(USARTx -> SR &  USART_SR_TXE));
 8001472:	bf00      	nop
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800147c:	2b00      	cmp	r3, #0
 800147e:	d0f9      	beq.n	8001474 <USARTx_Send_Data+0x14>

		/*9 bits*/
		if(USARTx->CR1 & USART_CR1_M)
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d015      	beq.n	80014b8 <USARTx_Send_Data+0x58>
		{
			pTxBuffer = (uint16_t *) pTxSend;
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	613b      	str	r3, [r7, #16]
			USARTx -> DR = (*pTxBuffer & (uint16_t)0x1FF);
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	605a      	str	r2, [r3, #4]
			/*Si no se configura la paridad*/
			if(!(USARTx->CR1 & USART_CR1_PCE))
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d103      	bne.n	80014b0 <USARTx_Send_Data+0x50>
			{
				/*Pasamos dos espacios de pTxSend*/
				pTxSend += 2;
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	3302      	adds	r3, #2
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	e00b      	b.n	80014c8 <USARTx_Send_Data+0x68>
			}
			else /*Si se configura la paridad*/
			{
				/*Pasamos solo un espacio de pTxSend*/
				pTxSend++;
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	3301      	adds	r3, #1
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	e007      	b.n	80014c8 <USARTx_Send_Data+0x68>
			}
		}
		else /*8 bits*/
		{
			/*Solo para la versión de imprimibles*/
			USARTx -> DR = (*pTxSend & (uint8_t)0xFF);
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	605a      	str	r2, [r3, #4]
			pTxSend++;
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	3301      	adds	r3, #1
 80014c6:	60bb      	str	r3, [r7, #8]
	for(uint8_t i=0; i<size; i++)
 80014c8:	7dfb      	ldrb	r3, [r7, #23]
 80014ca:	3301      	adds	r3, #1
 80014cc:	75fb      	strb	r3, [r7, #23]
 80014ce:	7dfb      	ldrb	r3, [r7, #23]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d8cd      	bhi.n	8001472 <USARTx_Send_Data+0x12>
		}

	}

	/*Revisar si la transmisión se completó*/
	while(!(USARTx->SR & USART_SR_TC));
 80014d6:	bf00      	nop
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f9      	beq.n	80014d8 <USARTx_Send_Data+0x78>

	return;
 80014e4:	bf00      	nop
}
 80014e6:	371c      	adds	r7, #28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <main>:
void MAX6675_Init(void);
uint8_t MAX6675_Read(void);

/* Función principal */
int main(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af02      	add	r7, sp, #8

	//Clock Config
	flash_config();
 80014f6:	f7ff fb0b 	bl	8000b10 <flash_config>
	PLL_Config(HSI_SOURCE);
 80014fa:	2000      	movs	r0, #0
 80014fc:	f7ff fb6a 	bl	8000bd4 <PLL_Config>
	#if USE_DELAY_US == 1
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
 8001500:	4b2c      	ldr	r3, [pc, #176]	@ (80015b4 <main+0xc4>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a2c      	ldr	r2, [pc, #176]	@ (80015b8 <main+0xc8>)
 8001506:	fba2 2303 	umull	r2, r3, r2, r3
 800150a:	099b      	lsrs	r3, r3, #6
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f915 	bl	800073c <Delay_Init>
	#endif

	//SPI Config
	SPI_Init(SPI1);
 8001512:	482a      	ldr	r0, [pc, #168]	@ (80015bc <main+0xcc>)
 8001514:	f000 f926 	bl	8001764 <SPI_Init>

	//LED Config
	GPIO_Output_Config(GPIO_USER_LED, PIN_USER_LED, PUPDR_NONE, OSPEEDR_MEDIUM, OTYPER_PP);
 8001518:	2300      	movs	r3, #0
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	2301      	movs	r3, #1
 800151e:	2200      	movs	r2, #0
 8001520:	210a      	movs	r1, #10
 8001522:	4827      	ldr	r0, [pc, #156]	@ (80015c0 <main+0xd0>)
 8001524:	f7ff f94e 	bl	80007c4 <GPIO_Output_Config>

	//Usart init
	USARTx_Init(&USART2_Config);
 8001528:	4826      	ldr	r0, [pc, #152]	@ (80015c4 <main+0xd4>)
 800152a:	f7ff fcd3 	bl	8000ed4 <USARTx_Init>

	//MAX Init
	MAX6675_Init();
 800152e:	f000 f857 	bl	80015e0 <MAX6675_Init>

	while(1)
	{
		MAX6675_Read();
 8001532:	f000 f86b 	bl	800160c <MAX6675_Read>
		val_temp = ((float)Data_Decod.Data)*0.25;
 8001536:	4b24      	ldr	r3, [pc, #144]	@ (80015c8 <main+0xd8>)
 8001538:	885b      	ldrh	r3, [r3, #2]
 800153a:	ee07 3a90 	vmov	s15, r3
 800153e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001542:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001546:	ee67 7a87 	vmul.f32	s15, s15, s14
 800154a:	4b20      	ldr	r3, [pc, #128]	@ (80015cc <main+0xdc>)
 800154c:	edc3 7a00 	vstr	s15, [r3]

		len_data_text = sprintf((char*)Data_Text, "Temp = %u.%u\r\n",(uint16_t)val_temp,(((uint16_t)val_temp)%4)*25);
 8001550:	4b1e      	ldr	r3, [pc, #120]	@ (80015cc <main+0xdc>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800155a:	ee17 3a90 	vmov	r3, s15
 800155e:	b29b      	uxth	r3, r3
 8001560:	4619      	mov	r1, r3
 8001562:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <main+0xdc>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800156c:	ee17 3a90 	vmov	r3, s15
 8001570:	b29b      	uxth	r3, r3
 8001572:	f003 0203 	and.w	r2, r3, #3
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	009a      	lsls	r2, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	460a      	mov	r2, r1
 8001582:	4913      	ldr	r1, [pc, #76]	@ (80015d0 <main+0xe0>)
 8001584:	4813      	ldr	r0, [pc, #76]	@ (80015d4 <main+0xe4>)
 8001586:	f000 fa1d 	bl	80019c4 <siprintf>
 800158a:	4603      	mov	r3, r0
 800158c:	b2da      	uxtb	r2, r3
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <main+0xe8>)
 8001590:	701a      	strb	r2, [r3, #0]
		USARTx_Send_Data(USART2, Data_Text, len_data_text);
 8001592:	4b11      	ldr	r3, [pc, #68]	@ (80015d8 <main+0xe8>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	490e      	ldr	r1, [pc, #56]	@ (80015d4 <main+0xe4>)
 800159a:	4810      	ldr	r0, [pc, #64]	@ (80015dc <main+0xec>)
 800159c:	f7ff ff60 	bl	8001460 <USARTx_Send_Data>

		GPIO_Write_Toggle(GPIO_USER_LED, PIN_USER_LED);
 80015a0:	210a      	movs	r1, #10
 80015a2:	4807      	ldr	r0, [pc, #28]	@ (80015c0 <main+0xd0>)
 80015a4:	f7ff f9c2 	bl	800092c <GPIO_Write_Toggle>

		delay_ms(750);
 80015a8:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80015ac:	f7ff f8f2 	bl	8000794 <delay_ms>
		MAX6675_Read();
 80015b0:	bf00      	nop
 80015b2:	e7be      	b.n	8001532 <main+0x42>
 80015b4:	20000000 	.word	0x20000000
 80015b8:	10624dd3 	.word	0x10624dd3
 80015bc:	40013000 	.word	0x40013000
 80015c0:	40020000 	.word	0x40020000
 80015c4:	20000004 	.word	0x20000004
 80015c8:	200000f4 	.word	0x200000f4
 80015cc:	20000088 	.word	0x20000088
 80015d0:	0800230c 	.word	0x0800230c
 80015d4:	20000090 	.word	0x20000090
 80015d8:	2000008c 	.word	0x2000008c
 80015dc:	40004400 	.word	0x40004400

080015e0 <MAX6675_Init>:
}

/* Definición de funciones */

void MAX6675_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af02      	add	r7, sp, #8
	GPIO_Output_Config(GPIO_MAX6675_CS, PIN_MAX6675_CS, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 80015e6:	2300      	movs	r3, #0
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	2303      	movs	r3, #3
 80015ec:	2200      	movs	r2, #0
 80015ee:	2109      	movs	r1, #9
 80015f0:	4804      	ldr	r0, [pc, #16]	@ (8001604 <MAX6675_Init+0x24>)
 80015f2:	f7ff f8e7 	bl	80007c4 <GPIO_Output_Config>
	MAX6675_CS_OFF();
 80015f6:	4b04      	ldr	r3, [pc, #16]	@ (8001608 <MAX6675_Init+0x28>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	601a      	str	r2, [r3, #0]
	return;
 80015fc:	bf00      	nop
}
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40020000 	.word	0x40020000
 8001608:	424002a4 	.word	0x424002a4

0800160c <MAX6675_Read>:

uint8_t MAX6675_Read(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
	uint32_t val = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]

	//Process to receive
	MAX6675_CS_ON();
 8001616:	4b29      	ldr	r3, [pc, #164]	@ (80016bc <MAX6675_Read+0xb0>)
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
	SPI_Master_Receive_Data(SPI1, MAX6675_Value, 2);
 800161c:	2202      	movs	r2, #2
 800161e:	4928      	ldr	r1, [pc, #160]	@ (80016c0 <MAX6675_Read+0xb4>)
 8001620:	4828      	ldr	r0, [pc, #160]	@ (80016c4 <MAX6675_Read+0xb8>)
 8001622:	f000 f8e7 	bl	80017f4 <SPI_Master_Receive_Data>
	MAX6675_CS_OFF();
 8001626:	4b25      	ldr	r3, [pc, #148]	@ (80016bc <MAX6675_Read+0xb0>)
 8001628:	2201      	movs	r2, #1
 800162a:	601a      	str	r2, [r3, #0]
	//D14-D3 = DATA
	//D2 = 0 WHEN IT'S OK, 1 WHEN SENSOR IS OPEN
	//D1 = 0 ID
	//D0 = THREE-STATE

	val = (MAX6675_Value[0]<<8) | MAX6675_Value[1];
 800162c:	4b24      	ldr	r3, [pc, #144]	@ (80016c0 <MAX6675_Read+0xb4>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	4a23      	ldr	r2, [pc, #140]	@ (80016c0 <MAX6675_Read+0xb4>)
 8001634:	7852      	ldrb	r2, [r2, #1]
 8001636:	4313      	orrs	r3, r2
 8001638:	607b      	str	r3, [r7, #4]
	Data_Decod.Dummy_bit = (val >> 15) & 0x1;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	0bdb      	lsrs	r3, r3, #15
 800163e:	b2db      	uxtb	r3, r3
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	b2da      	uxtb	r2, r3
 8001646:	4b20      	ldr	r3, [pc, #128]	@ (80016c8 <MAX6675_Read+0xbc>)
 8001648:	701a      	strb	r2, [r3, #0]
	Data_Decod.Data = (val >> 3) & 0x0FFF;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	08db      	lsrs	r3, r3, #3
 800164e:	b29b      	uxth	r3, r3
 8001650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b1c      	ldr	r3, [pc, #112]	@ (80016c8 <MAX6675_Read+0xbc>)
 8001658:	805a      	strh	r2, [r3, #2]
	Data_Decod.Status = (val >> 2) & 0x1;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	b2db      	uxtb	r3, r3
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <MAX6675_Read+0xbc>)
 8001668:	711a      	strb	r2, [r3, #4]
	Data_Decod.ID = (val >> 1) & 0x1;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	085b      	lsrs	r3, r3, #1
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <MAX6675_Read+0xbc>)
 8001678:	715a      	strb	r2, [r3, #5]
	Data_Decod.Three_State = (val >> 0) & 0x1;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4b10      	ldr	r3, [pc, #64]	@ (80016c8 <MAX6675_Read+0xbc>)
 8001686:	719a      	strb	r2, [r3, #6]

	//Comprobar D15
	if(Data_Decod.Dummy_bit != 0) return 0; //Dummy byte incorrecto
 8001688:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <MAX6675_Read+0xbc>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MAX6675_Read+0x88>
 8001690:	2300      	movs	r3, #0
 8001692:	e00f      	b.n	80016b4 <MAX6675_Read+0xa8>

	//Comprobar D2
	if(Data_Decod.Status != 0) return 1; //Sensor ins Open
 8001694:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <MAX6675_Read+0xbc>)
 8001696:	791b      	ldrb	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MAX6675_Read+0x94>
 800169c:	2301      	movs	r3, #1
 800169e:	e009      	b.n	80016b4 <MAX6675_Read+0xa8>

	//Comprobar D1
	if(Data_Decod.Status != 0) return 2; //Sensor ID
 80016a0:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <MAX6675_Read+0xbc>)
 80016a2:	791b      	ldrb	r3, [r3, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MAX6675_Read+0xa0>
 80016a8:	2302      	movs	r3, #2
 80016aa:	e003      	b.n	80016b4 <MAX6675_Read+0xa8>

	delay_ms(250);
 80016ac:	20fa      	movs	r0, #250	@ 0xfa
 80016ae:	f7ff f871 	bl	8000794 <delay_ms>

	return 0;
 80016b2:	2300      	movs	r3, #0

}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	424002a4 	.word	0x424002a4
 80016c0:	20000084 	.word	0x20000084
 80016c4:	40013000 	.word	0x40013000
 80016c8:	200000f4 	.word	0x200000f4

080016cc <SPI_GPIO_Config>:
 * @brief GPIO Config
 *
 * COnfiguración de los pines GPIO para funcionar como SPI1
 */
void SPI_GPIO_Config(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af02      	add	r7, sp, #8

	//SOLO SPI1
	RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //Clock
 80016d2:	4b22      	ldr	r3, [pc, #136]	@ (800175c <SPI_GPIO_Config+0x90>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a21      	ldr	r2, [pc, #132]	@ (800175c <SPI_GPIO_Config+0x90>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30

	//GPIO_AF_Config necesita aparte la configuración del registro AFR

	//GPIOA PIN5 SCK 5
	GPIO_AF_Config(GPIO_SPI1_SCK, PIN_SPI1_SCK, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 80016de:	2300      	movs	r3, #0
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2303      	movs	r3, #3
 80016e4:	2200      	movs	r2, #0
 80016e6:	2105      	movs	r1, #5
 80016e8:	481d      	ldr	r0, [pc, #116]	@ (8001760 <SPI_GPIO_Config+0x94>)
 80016ea:	f7ff f95d 	bl	80009a8 <GPIO_AF_Config>
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL5_Msk;
 80016ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001760 <SPI_GPIO_Config+0x94>)
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001760 <SPI_GPIO_Config+0x94>)
 80016f4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80016f8:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5U<<GPIO_AFRL_AFSEL5_Pos; //AF5 LOW
 80016fa:	4b19      	ldr	r3, [pc, #100]	@ (8001760 <SPI_GPIO_Config+0x94>)
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	4a18      	ldr	r2, [pc, #96]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001700:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8001704:	6213      	str	r3, [r2, #32]

	//GPIOA PIN6 MISO 6
	GPIO_AF_Config(GPIO_SPI1_MISO, PIN_SPI1_MISO, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 8001706:	2300      	movs	r3, #0
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	2303      	movs	r3, #3
 800170c:	2200      	movs	r2, #0
 800170e:	2106      	movs	r1, #6
 8001710:	4813      	ldr	r0, [pc, #76]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001712:	f7ff f949 	bl	80009a8 <GPIO_AF_Config>
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL6_Msk;
 8001716:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	4a11      	ldr	r2, [pc, #68]	@ (8001760 <SPI_GPIO_Config+0x94>)
 800171c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001720:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5U<<GPIO_AFRL_AFSEL6_Pos; //AF5 LOW
 8001722:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001724:	6a1b      	ldr	r3, [r3, #32]
 8001726:	4a0e      	ldr	r2, [pc, #56]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001728:	f043 63a0 	orr.w	r3, r3, #83886080	@ 0x5000000
 800172c:	6213      	str	r3, [r2, #32]

	//GPIOA PIN7 MOSI 7
	GPIO_AF_Config(GPIO_SPI1_MOSI, PIN_SPI1_MOSI, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 800172e:	2300      	movs	r3, #0
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2303      	movs	r3, #3
 8001734:	2200      	movs	r2, #0
 8001736:	2107      	movs	r1, #7
 8001738:	4809      	ldr	r0, [pc, #36]	@ (8001760 <SPI_GPIO_Config+0x94>)
 800173a:	f7ff f935 	bl	80009a8 <GPIO_AF_Config>
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL7_Msk;
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001744:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001748:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5U<<GPIO_AFRL_AFSEL7_Pos; //AF5 LOW
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <SPI_GPIO_Config+0x94>)
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <SPI_GPIO_Config+0x94>)
 8001750:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8001754:	6213      	str	r3, [r2, #32]

	return;
 8001756:	bf00      	nop
}
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40023800 	.word	0x40023800
 8001760:	40020000 	.word	0x40020000

08001764 <SPI_Init>:

/*
 * @brief Inicialización del periférico SPI
 */
void SPI_Init(SPI_TypeDef *SPIx)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]

	//RCC
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800176c:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <SPI_Init+0x8c>)
 800176e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001770:	4a1f      	ldr	r2, [pc, #124]	@ (80017f0 <SPI_Init+0x8c>)
 8001772:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001776:	6453      	str	r3, [r2, #68]	@ 0x44

	//Config GPIO
	SPI_GPIO_Config();
 8001778:	f7ff ffa8 	bl	80016cc <SPI_GPIO_Config>

	//BaudRate
	SPIx->CR1 &= ~SPI_CR1_BR_Msk;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	601a      	str	r2, [r3, #0]
	SPIx->CR1 |= 7U<<SPI_CR1_BR_Pos; //fpclk/32 , fpclk = 84Mhz
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f043 0238 	orr.w	r2, r3, #56	@ 0x38
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	601a      	str	r2, [r3, #0]

	//CPOL y CPHA
	SPIx->CR1 &= ~(SPI_CR1_CPOL_Msk | SPI_CR1_CPHA_Msk); //Modo 0
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f023 0203 	bic.w	r2, r3, #3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	601a      	str	r2, [r3, #0]
	//SPIx->CR1 |= 1U<<SPI_CR1_CPOL_Pos;
	//SPIx->CR1 |= 1U<<SPI_CR1_CPHA_Pos;

	//Seleccionar la longitud de la trama
	SPIx->CR1 &= ~SPI_CR1_DFF_Msk; //8bits
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	601a      	str	r2, [r3, #0]

	//Configurar MSB o LSB first
	SPIx->CR1 &= ~SPI_CR1_LSBFIRST_Msk;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	601a      	str	r2, [r3, #0]
	//SPIx->CR1 |= 1U<<SPI_CR1_LSBFIRST_Pos;

	//Configurar el manejo del pin NSS
	SPIx->CR1 |= 1U<<SPI_CR1_SSM_Pos; //Manejado por software
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	601a      	str	r2, [r3, #0]
	SPIx->CR1 |= 1U<<SPI_CR1_SSI_Pos; //Cuando SSM es 1 este es ahora el nuevo NSS inter no para nuestro SPI
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	601a      	str	r2, [r3, #0]

	//Configurar el modo TI si es que fuera necesario

	//Habilitar el modo maestro
	SPIx->CR1 |= 1U<<SPI_CR1_MSTR_Pos;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f043 0204 	orr.w	r2, r3, #4
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	601a      	str	r2, [r3, #0]

	//Habilita SPI par Tx y Rx
	SPIx->CR1 |= 1U<<SPI_CR1_SPE_Pos;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	601a      	str	r2, [r3, #0]

	return;
 80017e8:	bf00      	nop
}
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800

080017f4 <SPI_Master_Receive_Data>:
 * SPI_TypeDef *SPIx: Puntero al SPI que queremos usar
 * uint8_t *pRx_buffer: Data
 * uint8_t len: longitud de la data
 */
void SPI_Master_Receive_Data(SPI_TypeDef *SPIx, uint8_t *pRx_buffer, uint32_t len)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
	while(len>0)
 8001800:	e038      	b.n	8001874 <SPI_Master_Receive_Data+0x80>
	{
		//Verificar si el registro Tx está vacío
		while(!(SPIx->SR & SPI_SR_TXE));
 8001802:	bf00      	nop
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f9      	beq.n	8001804 <SPI_Master_Receive_Data+0x10>

		if(SPIx->CR1 & SPI_CR1_DFF) // 16bits
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001818:	2b00      	cmp	r3, #0
 800181a:	d016      	beq.n	800184a <SPI_Master_Receive_Data+0x56>
		{
			//Ya que el master proporciona el CLOCK, este debe generarlo enviando un byte
			SPIx->DR = (uint16_t)0xFFFF;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001822:	60da      	str	r2, [r3, #12]

			while(!(SPIx->SR & SPI_SR_RXNE)); //Se espera a recibir
 8001824:	bf00      	nop
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f9      	beq.n	8001826 <SPI_Master_Receive_Data+0x32>
			*((uint16_t *)pRx_buffer) = SPIx->DR; //Se guarda el dato recibido
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	b29a      	uxth	r2, r3
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	801a      	strh	r2, [r3, #0]

			len -= 2;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3b02      	subs	r3, #2
 8001840:	607b      	str	r3, [r7, #4]
			(uint16_t *)pRx_buffer++;
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3301      	adds	r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	e014      	b.n	8001874 <SPI_Master_Receive_Data+0x80>
		}
		else //8bits
		{
			//Ya que el master proporciona el CLOCK, este debe generarlo enviando un byte
			SPIx->DR = (uint8_t)0xFF;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	22ff      	movs	r2, #255	@ 0xff
 800184e:	60da      	str	r2, [r3, #12]
			while(!(SPIx->SR & SPI_SR_RXNE)); //Se espera a recibir
 8001850:	bf00      	nop
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d0f9      	beq.n	8001852 <SPI_Master_Receive_Data+0x5e>
			*pRx_buffer = SPIx->DR & 0xFF; //Se guarda el dato recibido
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	b2da      	uxtb	r2, r3
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	701a      	strb	r2, [r3, #0]
			pRx_buffer++;
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	3301      	adds	r3, #1
 800186c:	60bb      	str	r3, [r7, #8]
			len--;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3b01      	subs	r3, #1
 8001872:	607b      	str	r3, [r7, #4]
	while(len>0)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1c3      	bne.n	8001802 <SPI_Master_Receive_Data+0xe>
		}
	}

	//Verificar que el SPI esté libre
	while(SPIx->SR & SPI_SR_BSY);
 800187a:	bf00      	nop
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1f9      	bne.n	800187c <SPI_Master_Receive_Data+0x88>

	return;
 8001888:	bf00      	nop

}
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
	uwTick++;
 80018ec:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <SysTick_Handler+0x18>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	3301      	adds	r3, #1
 80018f2:	4a03      	ldr	r2, [pc, #12]	@ (8001900 <SysTick_Handler+0x18>)
 80018f4:	6013      	str	r3, [r2, #0]
}
 80018f6:	bf00      	nop
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	20000080 	.word	0x20000080

08001904 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800190c:	4a14      	ldr	r2, [pc, #80]	@ (8001960 <_sbrk+0x5c>)
 800190e:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <_sbrk+0x60>)
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001918:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <_sbrk+0x64>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d102      	bne.n	8001926 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <_sbrk+0x64>)
 8001922:	4a12      	ldr	r2, [pc, #72]	@ (800196c <_sbrk+0x68>)
 8001924:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001926:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <_sbrk+0x64>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	429a      	cmp	r2, r3
 8001932:	d207      	bcs.n	8001944 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001934:	f000 f868 	bl	8001a08 <__errno>
 8001938:	4603      	mov	r3, r0
 800193a:	220c      	movs	r2, #12
 800193c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193e:	f04f 33ff 	mov.w	r3, #4294967295
 8001942:	e009      	b.n	8001958 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194a:	4b07      	ldr	r3, [pc, #28]	@ (8001968 <_sbrk+0x64>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	4a05      	ldr	r2, [pc, #20]	@ (8001968 <_sbrk+0x64>)
 8001954:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001956:	68fb      	ldr	r3, [r7, #12]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20018000 	.word	0x20018000
 8001964:	00000400 	.word	0x00000400
 8001968:	200000fc 	.word	0x200000fc
 800196c:	20000248 	.word	0x20000248

08001970 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001970:	480d      	ldr	r0, [pc, #52]	@ (80019a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001972:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001974:	f7fe fe1a 	bl	80005ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001978:	480c      	ldr	r0, [pc, #48]	@ (80019ac <LoopForever+0x6>)
  ldr r1, =_edata
 800197a:	490d      	ldr	r1, [pc, #52]	@ (80019b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800197c:	4a0d      	ldr	r2, [pc, #52]	@ (80019b4 <LoopForever+0xe>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001980:	e002      	b.n	8001988 <LoopCopyDataInit>

08001982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001986:	3304      	adds	r3, #4

08001988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800198c:	d3f9      	bcc.n	8001982 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800198e:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001990:	4c0a      	ldr	r4, [pc, #40]	@ (80019bc <LoopForever+0x16>)
  movs r3, #0
 8001992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001994:	e001      	b.n	800199a <LoopFillZerobss>

08001996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001998:	3204      	adds	r2, #4

0800199a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800199c:	d3fb      	bcc.n	8001996 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800199e:	f000 f839 	bl	8001a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019a2:	f7ff fda5 	bl	80014f0 <main>

080019a6 <LoopForever>:

LoopForever:
  b LoopForever
 80019a6:	e7fe      	b.n	80019a6 <LoopForever>
  ldr   r0, =_estack
 80019a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80019b4:	08002378 	.word	0x08002378
  ldr r2, =_sbss
 80019b8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80019bc:	20000248 	.word	0x20000248

080019c0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019c0:	e7fe      	b.n	80019c0 <ADC_IRQHandler>
	...

080019c4 <siprintf>:
 80019c4:	b40e      	push	{r1, r2, r3}
 80019c6:	b510      	push	{r4, lr}
 80019c8:	b09d      	sub	sp, #116	@ 0x74
 80019ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80019cc:	9002      	str	r0, [sp, #8]
 80019ce:	9006      	str	r0, [sp, #24]
 80019d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80019d4:	480a      	ldr	r0, [pc, #40]	@ (8001a00 <siprintf+0x3c>)
 80019d6:	9107      	str	r1, [sp, #28]
 80019d8:	9104      	str	r1, [sp, #16]
 80019da:	490a      	ldr	r1, [pc, #40]	@ (8001a04 <siprintf+0x40>)
 80019dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80019e0:	9105      	str	r1, [sp, #20]
 80019e2:	2400      	movs	r4, #0
 80019e4:	a902      	add	r1, sp, #8
 80019e6:	6800      	ldr	r0, [r0, #0]
 80019e8:	9301      	str	r3, [sp, #4]
 80019ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80019ec:	f000 f98c 	bl	8001d08 <_svfiprintf_r>
 80019f0:	9b02      	ldr	r3, [sp, #8]
 80019f2:	701c      	strb	r4, [r3, #0]
 80019f4:	b01d      	add	sp, #116	@ 0x74
 80019f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019fa:	b003      	add	sp, #12
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000014 	.word	0x20000014
 8001a04:	ffff0208 	.word	0xffff0208

08001a08 <__errno>:
 8001a08:	4b01      	ldr	r3, [pc, #4]	@ (8001a10 <__errno+0x8>)
 8001a0a:	6818      	ldr	r0, [r3, #0]
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	20000014 	.word	0x20000014

08001a14 <__libc_init_array>:
 8001a14:	b570      	push	{r4, r5, r6, lr}
 8001a16:	4d0d      	ldr	r5, [pc, #52]	@ (8001a4c <__libc_init_array+0x38>)
 8001a18:	4c0d      	ldr	r4, [pc, #52]	@ (8001a50 <__libc_init_array+0x3c>)
 8001a1a:	1b64      	subs	r4, r4, r5
 8001a1c:	10a4      	asrs	r4, r4, #2
 8001a1e:	2600      	movs	r6, #0
 8001a20:	42a6      	cmp	r6, r4
 8001a22:	d109      	bne.n	8001a38 <__libc_init_array+0x24>
 8001a24:	4d0b      	ldr	r5, [pc, #44]	@ (8001a54 <__libc_init_array+0x40>)
 8001a26:	4c0c      	ldr	r4, [pc, #48]	@ (8001a58 <__libc_init_array+0x44>)
 8001a28:	f000 fc64 	bl	80022f4 <_init>
 8001a2c:	1b64      	subs	r4, r4, r5
 8001a2e:	10a4      	asrs	r4, r4, #2
 8001a30:	2600      	movs	r6, #0
 8001a32:	42a6      	cmp	r6, r4
 8001a34:	d105      	bne.n	8001a42 <__libc_init_array+0x2e>
 8001a36:	bd70      	pop	{r4, r5, r6, pc}
 8001a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a3c:	4798      	blx	r3
 8001a3e:	3601      	adds	r6, #1
 8001a40:	e7ee      	b.n	8001a20 <__libc_init_array+0xc>
 8001a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a46:	4798      	blx	r3
 8001a48:	3601      	adds	r6, #1
 8001a4a:	e7f2      	b.n	8001a32 <__libc_init_array+0x1e>
 8001a4c:	08002370 	.word	0x08002370
 8001a50:	08002370 	.word	0x08002370
 8001a54:	08002370 	.word	0x08002370
 8001a58:	08002374 	.word	0x08002374

08001a5c <__retarget_lock_acquire_recursive>:
 8001a5c:	4770      	bx	lr

08001a5e <__retarget_lock_release_recursive>:
 8001a5e:	4770      	bx	lr

08001a60 <_free_r>:
 8001a60:	b538      	push	{r3, r4, r5, lr}
 8001a62:	4605      	mov	r5, r0
 8001a64:	2900      	cmp	r1, #0
 8001a66:	d041      	beq.n	8001aec <_free_r+0x8c>
 8001a68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a6c:	1f0c      	subs	r4, r1, #4
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	bfb8      	it	lt
 8001a72:	18e4      	addlt	r4, r4, r3
 8001a74:	f000 f8e0 	bl	8001c38 <__malloc_lock>
 8001a78:	4a1d      	ldr	r2, [pc, #116]	@ (8001af0 <_free_r+0x90>)
 8001a7a:	6813      	ldr	r3, [r2, #0]
 8001a7c:	b933      	cbnz	r3, 8001a8c <_free_r+0x2c>
 8001a7e:	6063      	str	r3, [r4, #4]
 8001a80:	6014      	str	r4, [r2, #0]
 8001a82:	4628      	mov	r0, r5
 8001a84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a88:	f000 b8dc 	b.w	8001c44 <__malloc_unlock>
 8001a8c:	42a3      	cmp	r3, r4
 8001a8e:	d908      	bls.n	8001aa2 <_free_r+0x42>
 8001a90:	6820      	ldr	r0, [r4, #0]
 8001a92:	1821      	adds	r1, r4, r0
 8001a94:	428b      	cmp	r3, r1
 8001a96:	bf01      	itttt	eq
 8001a98:	6819      	ldreq	r1, [r3, #0]
 8001a9a:	685b      	ldreq	r3, [r3, #4]
 8001a9c:	1809      	addeq	r1, r1, r0
 8001a9e:	6021      	streq	r1, [r4, #0]
 8001aa0:	e7ed      	b.n	8001a7e <_free_r+0x1e>
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	b10b      	cbz	r3, 8001aac <_free_r+0x4c>
 8001aa8:	42a3      	cmp	r3, r4
 8001aaa:	d9fa      	bls.n	8001aa2 <_free_r+0x42>
 8001aac:	6811      	ldr	r1, [r2, #0]
 8001aae:	1850      	adds	r0, r2, r1
 8001ab0:	42a0      	cmp	r0, r4
 8001ab2:	d10b      	bne.n	8001acc <_free_r+0x6c>
 8001ab4:	6820      	ldr	r0, [r4, #0]
 8001ab6:	4401      	add	r1, r0
 8001ab8:	1850      	adds	r0, r2, r1
 8001aba:	4283      	cmp	r3, r0
 8001abc:	6011      	str	r1, [r2, #0]
 8001abe:	d1e0      	bne.n	8001a82 <_free_r+0x22>
 8001ac0:	6818      	ldr	r0, [r3, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	6053      	str	r3, [r2, #4]
 8001ac6:	4408      	add	r0, r1
 8001ac8:	6010      	str	r0, [r2, #0]
 8001aca:	e7da      	b.n	8001a82 <_free_r+0x22>
 8001acc:	d902      	bls.n	8001ad4 <_free_r+0x74>
 8001ace:	230c      	movs	r3, #12
 8001ad0:	602b      	str	r3, [r5, #0]
 8001ad2:	e7d6      	b.n	8001a82 <_free_r+0x22>
 8001ad4:	6820      	ldr	r0, [r4, #0]
 8001ad6:	1821      	adds	r1, r4, r0
 8001ad8:	428b      	cmp	r3, r1
 8001ada:	bf04      	itt	eq
 8001adc:	6819      	ldreq	r1, [r3, #0]
 8001ade:	685b      	ldreq	r3, [r3, #4]
 8001ae0:	6063      	str	r3, [r4, #4]
 8001ae2:	bf04      	itt	eq
 8001ae4:	1809      	addeq	r1, r1, r0
 8001ae6:	6021      	streq	r1, [r4, #0]
 8001ae8:	6054      	str	r4, [r2, #4]
 8001aea:	e7ca      	b.n	8001a82 <_free_r+0x22>
 8001aec:	bd38      	pop	{r3, r4, r5, pc}
 8001aee:	bf00      	nop
 8001af0:	20000244 	.word	0x20000244

08001af4 <sbrk_aligned>:
 8001af4:	b570      	push	{r4, r5, r6, lr}
 8001af6:	4e0f      	ldr	r6, [pc, #60]	@ (8001b34 <sbrk_aligned+0x40>)
 8001af8:	460c      	mov	r4, r1
 8001afa:	6831      	ldr	r1, [r6, #0]
 8001afc:	4605      	mov	r5, r0
 8001afe:	b911      	cbnz	r1, 8001b06 <sbrk_aligned+0x12>
 8001b00:	f000 fba4 	bl	800224c <_sbrk_r>
 8001b04:	6030      	str	r0, [r6, #0]
 8001b06:	4621      	mov	r1, r4
 8001b08:	4628      	mov	r0, r5
 8001b0a:	f000 fb9f 	bl	800224c <_sbrk_r>
 8001b0e:	1c43      	adds	r3, r0, #1
 8001b10:	d103      	bne.n	8001b1a <sbrk_aligned+0x26>
 8001b12:	f04f 34ff 	mov.w	r4, #4294967295
 8001b16:	4620      	mov	r0, r4
 8001b18:	bd70      	pop	{r4, r5, r6, pc}
 8001b1a:	1cc4      	adds	r4, r0, #3
 8001b1c:	f024 0403 	bic.w	r4, r4, #3
 8001b20:	42a0      	cmp	r0, r4
 8001b22:	d0f8      	beq.n	8001b16 <sbrk_aligned+0x22>
 8001b24:	1a21      	subs	r1, r4, r0
 8001b26:	4628      	mov	r0, r5
 8001b28:	f000 fb90 	bl	800224c <_sbrk_r>
 8001b2c:	3001      	adds	r0, #1
 8001b2e:	d1f2      	bne.n	8001b16 <sbrk_aligned+0x22>
 8001b30:	e7ef      	b.n	8001b12 <sbrk_aligned+0x1e>
 8001b32:	bf00      	nop
 8001b34:	20000240 	.word	0x20000240

08001b38 <_malloc_r>:
 8001b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b3c:	1ccd      	adds	r5, r1, #3
 8001b3e:	f025 0503 	bic.w	r5, r5, #3
 8001b42:	3508      	adds	r5, #8
 8001b44:	2d0c      	cmp	r5, #12
 8001b46:	bf38      	it	cc
 8001b48:	250c      	movcc	r5, #12
 8001b4a:	2d00      	cmp	r5, #0
 8001b4c:	4606      	mov	r6, r0
 8001b4e:	db01      	blt.n	8001b54 <_malloc_r+0x1c>
 8001b50:	42a9      	cmp	r1, r5
 8001b52:	d904      	bls.n	8001b5e <_malloc_r+0x26>
 8001b54:	230c      	movs	r3, #12
 8001b56:	6033      	str	r3, [r6, #0]
 8001b58:	2000      	movs	r0, #0
 8001b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001c34 <_malloc_r+0xfc>
 8001b62:	f000 f869 	bl	8001c38 <__malloc_lock>
 8001b66:	f8d8 3000 	ldr.w	r3, [r8]
 8001b6a:	461c      	mov	r4, r3
 8001b6c:	bb44      	cbnz	r4, 8001bc0 <_malloc_r+0x88>
 8001b6e:	4629      	mov	r1, r5
 8001b70:	4630      	mov	r0, r6
 8001b72:	f7ff ffbf 	bl	8001af4 <sbrk_aligned>
 8001b76:	1c43      	adds	r3, r0, #1
 8001b78:	4604      	mov	r4, r0
 8001b7a:	d158      	bne.n	8001c2e <_malloc_r+0xf6>
 8001b7c:	f8d8 4000 	ldr.w	r4, [r8]
 8001b80:	4627      	mov	r7, r4
 8001b82:	2f00      	cmp	r7, #0
 8001b84:	d143      	bne.n	8001c0e <_malloc_r+0xd6>
 8001b86:	2c00      	cmp	r4, #0
 8001b88:	d04b      	beq.n	8001c22 <_malloc_r+0xea>
 8001b8a:	6823      	ldr	r3, [r4, #0]
 8001b8c:	4639      	mov	r1, r7
 8001b8e:	4630      	mov	r0, r6
 8001b90:	eb04 0903 	add.w	r9, r4, r3
 8001b94:	f000 fb5a 	bl	800224c <_sbrk_r>
 8001b98:	4581      	cmp	r9, r0
 8001b9a:	d142      	bne.n	8001c22 <_malloc_r+0xea>
 8001b9c:	6821      	ldr	r1, [r4, #0]
 8001b9e:	1a6d      	subs	r5, r5, r1
 8001ba0:	4629      	mov	r1, r5
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f7ff ffa6 	bl	8001af4 <sbrk_aligned>
 8001ba8:	3001      	adds	r0, #1
 8001baa:	d03a      	beq.n	8001c22 <_malloc_r+0xea>
 8001bac:	6823      	ldr	r3, [r4, #0]
 8001bae:	442b      	add	r3, r5
 8001bb0:	6023      	str	r3, [r4, #0]
 8001bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	bb62      	cbnz	r2, 8001c14 <_malloc_r+0xdc>
 8001bba:	f8c8 7000 	str.w	r7, [r8]
 8001bbe:	e00f      	b.n	8001be0 <_malloc_r+0xa8>
 8001bc0:	6822      	ldr	r2, [r4, #0]
 8001bc2:	1b52      	subs	r2, r2, r5
 8001bc4:	d420      	bmi.n	8001c08 <_malloc_r+0xd0>
 8001bc6:	2a0b      	cmp	r2, #11
 8001bc8:	d917      	bls.n	8001bfa <_malloc_r+0xc2>
 8001bca:	1961      	adds	r1, r4, r5
 8001bcc:	42a3      	cmp	r3, r4
 8001bce:	6025      	str	r5, [r4, #0]
 8001bd0:	bf18      	it	ne
 8001bd2:	6059      	strne	r1, [r3, #4]
 8001bd4:	6863      	ldr	r3, [r4, #4]
 8001bd6:	bf08      	it	eq
 8001bd8:	f8c8 1000 	streq.w	r1, [r8]
 8001bdc:	5162      	str	r2, [r4, r5]
 8001bde:	604b      	str	r3, [r1, #4]
 8001be0:	4630      	mov	r0, r6
 8001be2:	f000 f82f 	bl	8001c44 <__malloc_unlock>
 8001be6:	f104 000b 	add.w	r0, r4, #11
 8001bea:	1d23      	adds	r3, r4, #4
 8001bec:	f020 0007 	bic.w	r0, r0, #7
 8001bf0:	1ac2      	subs	r2, r0, r3
 8001bf2:	bf1c      	itt	ne
 8001bf4:	1a1b      	subne	r3, r3, r0
 8001bf6:	50a3      	strne	r3, [r4, r2]
 8001bf8:	e7af      	b.n	8001b5a <_malloc_r+0x22>
 8001bfa:	6862      	ldr	r2, [r4, #4]
 8001bfc:	42a3      	cmp	r3, r4
 8001bfe:	bf0c      	ite	eq
 8001c00:	f8c8 2000 	streq.w	r2, [r8]
 8001c04:	605a      	strne	r2, [r3, #4]
 8001c06:	e7eb      	b.n	8001be0 <_malloc_r+0xa8>
 8001c08:	4623      	mov	r3, r4
 8001c0a:	6864      	ldr	r4, [r4, #4]
 8001c0c:	e7ae      	b.n	8001b6c <_malloc_r+0x34>
 8001c0e:	463c      	mov	r4, r7
 8001c10:	687f      	ldr	r7, [r7, #4]
 8001c12:	e7b6      	b.n	8001b82 <_malloc_r+0x4a>
 8001c14:	461a      	mov	r2, r3
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	42a3      	cmp	r3, r4
 8001c1a:	d1fb      	bne.n	8001c14 <_malloc_r+0xdc>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	6053      	str	r3, [r2, #4]
 8001c20:	e7de      	b.n	8001be0 <_malloc_r+0xa8>
 8001c22:	230c      	movs	r3, #12
 8001c24:	6033      	str	r3, [r6, #0]
 8001c26:	4630      	mov	r0, r6
 8001c28:	f000 f80c 	bl	8001c44 <__malloc_unlock>
 8001c2c:	e794      	b.n	8001b58 <_malloc_r+0x20>
 8001c2e:	6005      	str	r5, [r0, #0]
 8001c30:	e7d6      	b.n	8001be0 <_malloc_r+0xa8>
 8001c32:	bf00      	nop
 8001c34:	20000244 	.word	0x20000244

08001c38 <__malloc_lock>:
 8001c38:	4801      	ldr	r0, [pc, #4]	@ (8001c40 <__malloc_lock+0x8>)
 8001c3a:	f7ff bf0f 	b.w	8001a5c <__retarget_lock_acquire_recursive>
 8001c3e:	bf00      	nop
 8001c40:	2000023c 	.word	0x2000023c

08001c44 <__malloc_unlock>:
 8001c44:	4801      	ldr	r0, [pc, #4]	@ (8001c4c <__malloc_unlock+0x8>)
 8001c46:	f7ff bf0a 	b.w	8001a5e <__retarget_lock_release_recursive>
 8001c4a:	bf00      	nop
 8001c4c:	2000023c 	.word	0x2000023c

08001c50 <__ssputs_r>:
 8001c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c54:	688e      	ldr	r6, [r1, #8]
 8001c56:	461f      	mov	r7, r3
 8001c58:	42be      	cmp	r6, r7
 8001c5a:	680b      	ldr	r3, [r1, #0]
 8001c5c:	4682      	mov	sl, r0
 8001c5e:	460c      	mov	r4, r1
 8001c60:	4690      	mov	r8, r2
 8001c62:	d82d      	bhi.n	8001cc0 <__ssputs_r+0x70>
 8001c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001c68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001c6c:	d026      	beq.n	8001cbc <__ssputs_r+0x6c>
 8001c6e:	6965      	ldr	r5, [r4, #20]
 8001c70:	6909      	ldr	r1, [r1, #16]
 8001c72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c76:	eba3 0901 	sub.w	r9, r3, r1
 8001c7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001c7e:	1c7b      	adds	r3, r7, #1
 8001c80:	444b      	add	r3, r9
 8001c82:	106d      	asrs	r5, r5, #1
 8001c84:	429d      	cmp	r5, r3
 8001c86:	bf38      	it	cc
 8001c88:	461d      	movcc	r5, r3
 8001c8a:	0553      	lsls	r3, r2, #21
 8001c8c:	d527      	bpl.n	8001cde <__ssputs_r+0x8e>
 8001c8e:	4629      	mov	r1, r5
 8001c90:	f7ff ff52 	bl	8001b38 <_malloc_r>
 8001c94:	4606      	mov	r6, r0
 8001c96:	b360      	cbz	r0, 8001cf2 <__ssputs_r+0xa2>
 8001c98:	6921      	ldr	r1, [r4, #16]
 8001c9a:	464a      	mov	r2, r9
 8001c9c:	f000 fae6 	bl	800226c <memcpy>
 8001ca0:	89a3      	ldrh	r3, [r4, #12]
 8001ca2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001caa:	81a3      	strh	r3, [r4, #12]
 8001cac:	6126      	str	r6, [r4, #16]
 8001cae:	6165      	str	r5, [r4, #20]
 8001cb0:	444e      	add	r6, r9
 8001cb2:	eba5 0509 	sub.w	r5, r5, r9
 8001cb6:	6026      	str	r6, [r4, #0]
 8001cb8:	60a5      	str	r5, [r4, #8]
 8001cba:	463e      	mov	r6, r7
 8001cbc:	42be      	cmp	r6, r7
 8001cbe:	d900      	bls.n	8001cc2 <__ssputs_r+0x72>
 8001cc0:	463e      	mov	r6, r7
 8001cc2:	6820      	ldr	r0, [r4, #0]
 8001cc4:	4632      	mov	r2, r6
 8001cc6:	4641      	mov	r1, r8
 8001cc8:	f000 faa6 	bl	8002218 <memmove>
 8001ccc:	68a3      	ldr	r3, [r4, #8]
 8001cce:	1b9b      	subs	r3, r3, r6
 8001cd0:	60a3      	str	r3, [r4, #8]
 8001cd2:	6823      	ldr	r3, [r4, #0]
 8001cd4:	4433      	add	r3, r6
 8001cd6:	6023      	str	r3, [r4, #0]
 8001cd8:	2000      	movs	r0, #0
 8001cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cde:	462a      	mov	r2, r5
 8001ce0:	f000 fad2 	bl	8002288 <_realloc_r>
 8001ce4:	4606      	mov	r6, r0
 8001ce6:	2800      	cmp	r0, #0
 8001ce8:	d1e0      	bne.n	8001cac <__ssputs_r+0x5c>
 8001cea:	6921      	ldr	r1, [r4, #16]
 8001cec:	4650      	mov	r0, sl
 8001cee:	f7ff feb7 	bl	8001a60 <_free_r>
 8001cf2:	230c      	movs	r3, #12
 8001cf4:	f8ca 3000 	str.w	r3, [sl]
 8001cf8:	89a3      	ldrh	r3, [r4, #12]
 8001cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cfe:	81a3      	strh	r3, [r4, #12]
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	e7e9      	b.n	8001cda <__ssputs_r+0x8a>
	...

08001d08 <_svfiprintf_r>:
 8001d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d0c:	4698      	mov	r8, r3
 8001d0e:	898b      	ldrh	r3, [r1, #12]
 8001d10:	061b      	lsls	r3, r3, #24
 8001d12:	b09d      	sub	sp, #116	@ 0x74
 8001d14:	4607      	mov	r7, r0
 8001d16:	460d      	mov	r5, r1
 8001d18:	4614      	mov	r4, r2
 8001d1a:	d510      	bpl.n	8001d3e <_svfiprintf_r+0x36>
 8001d1c:	690b      	ldr	r3, [r1, #16]
 8001d1e:	b973      	cbnz	r3, 8001d3e <_svfiprintf_r+0x36>
 8001d20:	2140      	movs	r1, #64	@ 0x40
 8001d22:	f7ff ff09 	bl	8001b38 <_malloc_r>
 8001d26:	6028      	str	r0, [r5, #0]
 8001d28:	6128      	str	r0, [r5, #16]
 8001d2a:	b930      	cbnz	r0, 8001d3a <_svfiprintf_r+0x32>
 8001d2c:	230c      	movs	r3, #12
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	f04f 30ff 	mov.w	r0, #4294967295
 8001d34:	b01d      	add	sp, #116	@ 0x74
 8001d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d3a:	2340      	movs	r3, #64	@ 0x40
 8001d3c:	616b      	str	r3, [r5, #20]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d42:	2320      	movs	r3, #32
 8001d44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d4c:	2330      	movs	r3, #48	@ 0x30
 8001d4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001eec <_svfiprintf_r+0x1e4>
 8001d52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001d56:	f04f 0901 	mov.w	r9, #1
 8001d5a:	4623      	mov	r3, r4
 8001d5c:	469a      	mov	sl, r3
 8001d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d62:	b10a      	cbz	r2, 8001d68 <_svfiprintf_r+0x60>
 8001d64:	2a25      	cmp	r2, #37	@ 0x25
 8001d66:	d1f9      	bne.n	8001d5c <_svfiprintf_r+0x54>
 8001d68:	ebba 0b04 	subs.w	fp, sl, r4
 8001d6c:	d00b      	beq.n	8001d86 <_svfiprintf_r+0x7e>
 8001d6e:	465b      	mov	r3, fp
 8001d70:	4622      	mov	r2, r4
 8001d72:	4629      	mov	r1, r5
 8001d74:	4638      	mov	r0, r7
 8001d76:	f7ff ff6b 	bl	8001c50 <__ssputs_r>
 8001d7a:	3001      	adds	r0, #1
 8001d7c:	f000 80a7 	beq.w	8001ece <_svfiprintf_r+0x1c6>
 8001d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001d82:	445a      	add	r2, fp
 8001d84:	9209      	str	r2, [sp, #36]	@ 0x24
 8001d86:	f89a 3000 	ldrb.w	r3, [sl]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f000 809f 	beq.w	8001ece <_svfiprintf_r+0x1c6>
 8001d90:	2300      	movs	r3, #0
 8001d92:	f04f 32ff 	mov.w	r2, #4294967295
 8001d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d9a:	f10a 0a01 	add.w	sl, sl, #1
 8001d9e:	9304      	str	r3, [sp, #16]
 8001da0:	9307      	str	r3, [sp, #28]
 8001da2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001da6:	931a      	str	r3, [sp, #104]	@ 0x68
 8001da8:	4654      	mov	r4, sl
 8001daa:	2205      	movs	r2, #5
 8001dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001db0:	484e      	ldr	r0, [pc, #312]	@ (8001eec <_svfiprintf_r+0x1e4>)
 8001db2:	f7fe fa15 	bl	80001e0 <memchr>
 8001db6:	9a04      	ldr	r2, [sp, #16]
 8001db8:	b9d8      	cbnz	r0, 8001df2 <_svfiprintf_r+0xea>
 8001dba:	06d0      	lsls	r0, r2, #27
 8001dbc:	bf44      	itt	mi
 8001dbe:	2320      	movmi	r3, #32
 8001dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001dc4:	0711      	lsls	r1, r2, #28
 8001dc6:	bf44      	itt	mi
 8001dc8:	232b      	movmi	r3, #43	@ 0x2b
 8001dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001dce:	f89a 3000 	ldrb.w	r3, [sl]
 8001dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001dd4:	d015      	beq.n	8001e02 <_svfiprintf_r+0xfa>
 8001dd6:	9a07      	ldr	r2, [sp, #28]
 8001dd8:	4654      	mov	r4, sl
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f04f 0c0a 	mov.w	ip, #10
 8001de0:	4621      	mov	r1, r4
 8001de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001de6:	3b30      	subs	r3, #48	@ 0x30
 8001de8:	2b09      	cmp	r3, #9
 8001dea:	d94b      	bls.n	8001e84 <_svfiprintf_r+0x17c>
 8001dec:	b1b0      	cbz	r0, 8001e1c <_svfiprintf_r+0x114>
 8001dee:	9207      	str	r2, [sp, #28]
 8001df0:	e014      	b.n	8001e1c <_svfiprintf_r+0x114>
 8001df2:	eba0 0308 	sub.w	r3, r0, r8
 8001df6:	fa09 f303 	lsl.w	r3, r9, r3
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	9304      	str	r3, [sp, #16]
 8001dfe:	46a2      	mov	sl, r4
 8001e00:	e7d2      	b.n	8001da8 <_svfiprintf_r+0xa0>
 8001e02:	9b03      	ldr	r3, [sp, #12]
 8001e04:	1d19      	adds	r1, r3, #4
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	9103      	str	r1, [sp, #12]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	bfbb      	ittet	lt
 8001e0e:	425b      	neglt	r3, r3
 8001e10:	f042 0202 	orrlt.w	r2, r2, #2
 8001e14:	9307      	strge	r3, [sp, #28]
 8001e16:	9307      	strlt	r3, [sp, #28]
 8001e18:	bfb8      	it	lt
 8001e1a:	9204      	strlt	r2, [sp, #16]
 8001e1c:	7823      	ldrb	r3, [r4, #0]
 8001e1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001e20:	d10a      	bne.n	8001e38 <_svfiprintf_r+0x130>
 8001e22:	7863      	ldrb	r3, [r4, #1]
 8001e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8001e26:	d132      	bne.n	8001e8e <_svfiprintf_r+0x186>
 8001e28:	9b03      	ldr	r3, [sp, #12]
 8001e2a:	1d1a      	adds	r2, r3, #4
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	9203      	str	r2, [sp, #12]
 8001e30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001e34:	3402      	adds	r4, #2
 8001e36:	9305      	str	r3, [sp, #20]
 8001e38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8001efc <_svfiprintf_r+0x1f4>
 8001e3c:	7821      	ldrb	r1, [r4, #0]
 8001e3e:	2203      	movs	r2, #3
 8001e40:	4650      	mov	r0, sl
 8001e42:	f7fe f9cd 	bl	80001e0 <memchr>
 8001e46:	b138      	cbz	r0, 8001e58 <_svfiprintf_r+0x150>
 8001e48:	9b04      	ldr	r3, [sp, #16]
 8001e4a:	eba0 000a 	sub.w	r0, r0, sl
 8001e4e:	2240      	movs	r2, #64	@ 0x40
 8001e50:	4082      	lsls	r2, r0
 8001e52:	4313      	orrs	r3, r2
 8001e54:	3401      	adds	r4, #1
 8001e56:	9304      	str	r3, [sp, #16]
 8001e58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e5c:	4824      	ldr	r0, [pc, #144]	@ (8001ef0 <_svfiprintf_r+0x1e8>)
 8001e5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001e62:	2206      	movs	r2, #6
 8001e64:	f7fe f9bc 	bl	80001e0 <memchr>
 8001e68:	2800      	cmp	r0, #0
 8001e6a:	d036      	beq.n	8001eda <_svfiprintf_r+0x1d2>
 8001e6c:	4b21      	ldr	r3, [pc, #132]	@ (8001ef4 <_svfiprintf_r+0x1ec>)
 8001e6e:	bb1b      	cbnz	r3, 8001eb8 <_svfiprintf_r+0x1b0>
 8001e70:	9b03      	ldr	r3, [sp, #12]
 8001e72:	3307      	adds	r3, #7
 8001e74:	f023 0307 	bic.w	r3, r3, #7
 8001e78:	3308      	adds	r3, #8
 8001e7a:	9303      	str	r3, [sp, #12]
 8001e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001e7e:	4433      	add	r3, r6
 8001e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e82:	e76a      	b.n	8001d5a <_svfiprintf_r+0x52>
 8001e84:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e88:	460c      	mov	r4, r1
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	e7a8      	b.n	8001de0 <_svfiprintf_r+0xd8>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	3401      	adds	r4, #1
 8001e92:	9305      	str	r3, [sp, #20]
 8001e94:	4619      	mov	r1, r3
 8001e96:	f04f 0c0a 	mov.w	ip, #10
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001ea0:	3a30      	subs	r2, #48	@ 0x30
 8001ea2:	2a09      	cmp	r2, #9
 8001ea4:	d903      	bls.n	8001eae <_svfiprintf_r+0x1a6>
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0c6      	beq.n	8001e38 <_svfiprintf_r+0x130>
 8001eaa:	9105      	str	r1, [sp, #20]
 8001eac:	e7c4      	b.n	8001e38 <_svfiprintf_r+0x130>
 8001eae:	fb0c 2101 	mla	r1, ip, r1, r2
 8001eb2:	4604      	mov	r4, r0
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e7f0      	b.n	8001e9a <_svfiprintf_r+0x192>
 8001eb8:	ab03      	add	r3, sp, #12
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	462a      	mov	r2, r5
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef8 <_svfiprintf_r+0x1f0>)
 8001ec0:	a904      	add	r1, sp, #16
 8001ec2:	4638      	mov	r0, r7
 8001ec4:	f3af 8000 	nop.w
 8001ec8:	1c42      	adds	r2, r0, #1
 8001eca:	4606      	mov	r6, r0
 8001ecc:	d1d6      	bne.n	8001e7c <_svfiprintf_r+0x174>
 8001ece:	89ab      	ldrh	r3, [r5, #12]
 8001ed0:	065b      	lsls	r3, r3, #25
 8001ed2:	f53f af2d 	bmi.w	8001d30 <_svfiprintf_r+0x28>
 8001ed6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001ed8:	e72c      	b.n	8001d34 <_svfiprintf_r+0x2c>
 8001eda:	ab03      	add	r3, sp, #12
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	462a      	mov	r2, r5
 8001ee0:	4b05      	ldr	r3, [pc, #20]	@ (8001ef8 <_svfiprintf_r+0x1f0>)
 8001ee2:	a904      	add	r1, sp, #16
 8001ee4:	4638      	mov	r0, r7
 8001ee6:	f000 f879 	bl	8001fdc <_printf_i>
 8001eea:	e7ed      	b.n	8001ec8 <_svfiprintf_r+0x1c0>
 8001eec:	08002334 	.word	0x08002334
 8001ef0:	0800233e 	.word	0x0800233e
 8001ef4:	00000000 	.word	0x00000000
 8001ef8:	08001c51 	.word	0x08001c51
 8001efc:	0800233a 	.word	0x0800233a

08001f00 <_printf_common>:
 8001f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f04:	4616      	mov	r6, r2
 8001f06:	4698      	mov	r8, r3
 8001f08:	688a      	ldr	r2, [r1, #8]
 8001f0a:	690b      	ldr	r3, [r1, #16]
 8001f0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001f10:	4293      	cmp	r3, r2
 8001f12:	bfb8      	it	lt
 8001f14:	4613      	movlt	r3, r2
 8001f16:	6033      	str	r3, [r6, #0]
 8001f18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001f1c:	4607      	mov	r7, r0
 8001f1e:	460c      	mov	r4, r1
 8001f20:	b10a      	cbz	r2, 8001f26 <_printf_common+0x26>
 8001f22:	3301      	adds	r3, #1
 8001f24:	6033      	str	r3, [r6, #0]
 8001f26:	6823      	ldr	r3, [r4, #0]
 8001f28:	0699      	lsls	r1, r3, #26
 8001f2a:	bf42      	ittt	mi
 8001f2c:	6833      	ldrmi	r3, [r6, #0]
 8001f2e:	3302      	addmi	r3, #2
 8001f30:	6033      	strmi	r3, [r6, #0]
 8001f32:	6825      	ldr	r5, [r4, #0]
 8001f34:	f015 0506 	ands.w	r5, r5, #6
 8001f38:	d106      	bne.n	8001f48 <_printf_common+0x48>
 8001f3a:	f104 0a19 	add.w	sl, r4, #25
 8001f3e:	68e3      	ldr	r3, [r4, #12]
 8001f40:	6832      	ldr	r2, [r6, #0]
 8001f42:	1a9b      	subs	r3, r3, r2
 8001f44:	42ab      	cmp	r3, r5
 8001f46:	dc26      	bgt.n	8001f96 <_printf_common+0x96>
 8001f48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001f4c:	6822      	ldr	r2, [r4, #0]
 8001f4e:	3b00      	subs	r3, #0
 8001f50:	bf18      	it	ne
 8001f52:	2301      	movne	r3, #1
 8001f54:	0692      	lsls	r2, r2, #26
 8001f56:	d42b      	bmi.n	8001fb0 <_printf_common+0xb0>
 8001f58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001f5c:	4641      	mov	r1, r8
 8001f5e:	4638      	mov	r0, r7
 8001f60:	47c8      	blx	r9
 8001f62:	3001      	adds	r0, #1
 8001f64:	d01e      	beq.n	8001fa4 <_printf_common+0xa4>
 8001f66:	6823      	ldr	r3, [r4, #0]
 8001f68:	6922      	ldr	r2, [r4, #16]
 8001f6a:	f003 0306 	and.w	r3, r3, #6
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	bf02      	ittt	eq
 8001f72:	68e5      	ldreq	r5, [r4, #12]
 8001f74:	6833      	ldreq	r3, [r6, #0]
 8001f76:	1aed      	subeq	r5, r5, r3
 8001f78:	68a3      	ldr	r3, [r4, #8]
 8001f7a:	bf0c      	ite	eq
 8001f7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f80:	2500      	movne	r5, #0
 8001f82:	4293      	cmp	r3, r2
 8001f84:	bfc4      	itt	gt
 8001f86:	1a9b      	subgt	r3, r3, r2
 8001f88:	18ed      	addgt	r5, r5, r3
 8001f8a:	2600      	movs	r6, #0
 8001f8c:	341a      	adds	r4, #26
 8001f8e:	42b5      	cmp	r5, r6
 8001f90:	d11a      	bne.n	8001fc8 <_printf_common+0xc8>
 8001f92:	2000      	movs	r0, #0
 8001f94:	e008      	b.n	8001fa8 <_printf_common+0xa8>
 8001f96:	2301      	movs	r3, #1
 8001f98:	4652      	mov	r2, sl
 8001f9a:	4641      	mov	r1, r8
 8001f9c:	4638      	mov	r0, r7
 8001f9e:	47c8      	blx	r9
 8001fa0:	3001      	adds	r0, #1
 8001fa2:	d103      	bne.n	8001fac <_printf_common+0xac>
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fac:	3501      	adds	r5, #1
 8001fae:	e7c6      	b.n	8001f3e <_printf_common+0x3e>
 8001fb0:	18e1      	adds	r1, r4, r3
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	2030      	movs	r0, #48	@ 0x30
 8001fb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001fba:	4422      	add	r2, r4
 8001fbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001fc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	e7c7      	b.n	8001f58 <_printf_common+0x58>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	4622      	mov	r2, r4
 8001fcc:	4641      	mov	r1, r8
 8001fce:	4638      	mov	r0, r7
 8001fd0:	47c8      	blx	r9
 8001fd2:	3001      	adds	r0, #1
 8001fd4:	d0e6      	beq.n	8001fa4 <_printf_common+0xa4>
 8001fd6:	3601      	adds	r6, #1
 8001fd8:	e7d9      	b.n	8001f8e <_printf_common+0x8e>
	...

08001fdc <_printf_i>:
 8001fdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001fe0:	7e0f      	ldrb	r7, [r1, #24]
 8001fe2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001fe4:	2f78      	cmp	r7, #120	@ 0x78
 8001fe6:	4691      	mov	r9, r2
 8001fe8:	4680      	mov	r8, r0
 8001fea:	460c      	mov	r4, r1
 8001fec:	469a      	mov	sl, r3
 8001fee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001ff2:	d807      	bhi.n	8002004 <_printf_i+0x28>
 8001ff4:	2f62      	cmp	r7, #98	@ 0x62
 8001ff6:	d80a      	bhi.n	800200e <_printf_i+0x32>
 8001ff8:	2f00      	cmp	r7, #0
 8001ffa:	f000 80d1 	beq.w	80021a0 <_printf_i+0x1c4>
 8001ffe:	2f58      	cmp	r7, #88	@ 0x58
 8002000:	f000 80b8 	beq.w	8002174 <_printf_i+0x198>
 8002004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002008:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800200c:	e03a      	b.n	8002084 <_printf_i+0xa8>
 800200e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002012:	2b15      	cmp	r3, #21
 8002014:	d8f6      	bhi.n	8002004 <_printf_i+0x28>
 8002016:	a101      	add	r1, pc, #4	@ (adr r1, 800201c <_printf_i+0x40>)
 8002018:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800201c:	08002075 	.word	0x08002075
 8002020:	08002089 	.word	0x08002089
 8002024:	08002005 	.word	0x08002005
 8002028:	08002005 	.word	0x08002005
 800202c:	08002005 	.word	0x08002005
 8002030:	08002005 	.word	0x08002005
 8002034:	08002089 	.word	0x08002089
 8002038:	08002005 	.word	0x08002005
 800203c:	08002005 	.word	0x08002005
 8002040:	08002005 	.word	0x08002005
 8002044:	08002005 	.word	0x08002005
 8002048:	08002187 	.word	0x08002187
 800204c:	080020b3 	.word	0x080020b3
 8002050:	08002141 	.word	0x08002141
 8002054:	08002005 	.word	0x08002005
 8002058:	08002005 	.word	0x08002005
 800205c:	080021a9 	.word	0x080021a9
 8002060:	08002005 	.word	0x08002005
 8002064:	080020b3 	.word	0x080020b3
 8002068:	08002005 	.word	0x08002005
 800206c:	08002005 	.word	0x08002005
 8002070:	08002149 	.word	0x08002149
 8002074:	6833      	ldr	r3, [r6, #0]
 8002076:	1d1a      	adds	r2, r3, #4
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6032      	str	r2, [r6, #0]
 800207c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002080:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002084:	2301      	movs	r3, #1
 8002086:	e09c      	b.n	80021c2 <_printf_i+0x1e6>
 8002088:	6833      	ldr	r3, [r6, #0]
 800208a:	6820      	ldr	r0, [r4, #0]
 800208c:	1d19      	adds	r1, r3, #4
 800208e:	6031      	str	r1, [r6, #0]
 8002090:	0606      	lsls	r6, r0, #24
 8002092:	d501      	bpl.n	8002098 <_printf_i+0xbc>
 8002094:	681d      	ldr	r5, [r3, #0]
 8002096:	e003      	b.n	80020a0 <_printf_i+0xc4>
 8002098:	0645      	lsls	r5, r0, #25
 800209a:	d5fb      	bpl.n	8002094 <_printf_i+0xb8>
 800209c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80020a0:	2d00      	cmp	r5, #0
 80020a2:	da03      	bge.n	80020ac <_printf_i+0xd0>
 80020a4:	232d      	movs	r3, #45	@ 0x2d
 80020a6:	426d      	negs	r5, r5
 80020a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020ac:	4858      	ldr	r0, [pc, #352]	@ (8002210 <_printf_i+0x234>)
 80020ae:	230a      	movs	r3, #10
 80020b0:	e011      	b.n	80020d6 <_printf_i+0xfa>
 80020b2:	6821      	ldr	r1, [r4, #0]
 80020b4:	6833      	ldr	r3, [r6, #0]
 80020b6:	0608      	lsls	r0, r1, #24
 80020b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80020bc:	d402      	bmi.n	80020c4 <_printf_i+0xe8>
 80020be:	0649      	lsls	r1, r1, #25
 80020c0:	bf48      	it	mi
 80020c2:	b2ad      	uxthmi	r5, r5
 80020c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80020c6:	4852      	ldr	r0, [pc, #328]	@ (8002210 <_printf_i+0x234>)
 80020c8:	6033      	str	r3, [r6, #0]
 80020ca:	bf14      	ite	ne
 80020cc:	230a      	movne	r3, #10
 80020ce:	2308      	moveq	r3, #8
 80020d0:	2100      	movs	r1, #0
 80020d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80020d6:	6866      	ldr	r6, [r4, #4]
 80020d8:	60a6      	str	r6, [r4, #8]
 80020da:	2e00      	cmp	r6, #0
 80020dc:	db05      	blt.n	80020ea <_printf_i+0x10e>
 80020de:	6821      	ldr	r1, [r4, #0]
 80020e0:	432e      	orrs	r6, r5
 80020e2:	f021 0104 	bic.w	r1, r1, #4
 80020e6:	6021      	str	r1, [r4, #0]
 80020e8:	d04b      	beq.n	8002182 <_printf_i+0x1a6>
 80020ea:	4616      	mov	r6, r2
 80020ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80020f0:	fb03 5711 	mls	r7, r3, r1, r5
 80020f4:	5dc7      	ldrb	r7, [r0, r7]
 80020f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80020fa:	462f      	mov	r7, r5
 80020fc:	42bb      	cmp	r3, r7
 80020fe:	460d      	mov	r5, r1
 8002100:	d9f4      	bls.n	80020ec <_printf_i+0x110>
 8002102:	2b08      	cmp	r3, #8
 8002104:	d10b      	bne.n	800211e <_printf_i+0x142>
 8002106:	6823      	ldr	r3, [r4, #0]
 8002108:	07df      	lsls	r7, r3, #31
 800210a:	d508      	bpl.n	800211e <_printf_i+0x142>
 800210c:	6923      	ldr	r3, [r4, #16]
 800210e:	6861      	ldr	r1, [r4, #4]
 8002110:	4299      	cmp	r1, r3
 8002112:	bfde      	ittt	le
 8002114:	2330      	movle	r3, #48	@ 0x30
 8002116:	f806 3c01 	strble.w	r3, [r6, #-1]
 800211a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800211e:	1b92      	subs	r2, r2, r6
 8002120:	6122      	str	r2, [r4, #16]
 8002122:	f8cd a000 	str.w	sl, [sp]
 8002126:	464b      	mov	r3, r9
 8002128:	aa03      	add	r2, sp, #12
 800212a:	4621      	mov	r1, r4
 800212c:	4640      	mov	r0, r8
 800212e:	f7ff fee7 	bl	8001f00 <_printf_common>
 8002132:	3001      	adds	r0, #1
 8002134:	d14a      	bne.n	80021cc <_printf_i+0x1f0>
 8002136:	f04f 30ff 	mov.w	r0, #4294967295
 800213a:	b004      	add	sp, #16
 800213c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002140:	6823      	ldr	r3, [r4, #0]
 8002142:	f043 0320 	orr.w	r3, r3, #32
 8002146:	6023      	str	r3, [r4, #0]
 8002148:	4832      	ldr	r0, [pc, #200]	@ (8002214 <_printf_i+0x238>)
 800214a:	2778      	movs	r7, #120	@ 0x78
 800214c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002150:	6823      	ldr	r3, [r4, #0]
 8002152:	6831      	ldr	r1, [r6, #0]
 8002154:	061f      	lsls	r7, r3, #24
 8002156:	f851 5b04 	ldr.w	r5, [r1], #4
 800215a:	d402      	bmi.n	8002162 <_printf_i+0x186>
 800215c:	065f      	lsls	r7, r3, #25
 800215e:	bf48      	it	mi
 8002160:	b2ad      	uxthmi	r5, r5
 8002162:	6031      	str	r1, [r6, #0]
 8002164:	07d9      	lsls	r1, r3, #31
 8002166:	bf44      	itt	mi
 8002168:	f043 0320 	orrmi.w	r3, r3, #32
 800216c:	6023      	strmi	r3, [r4, #0]
 800216e:	b11d      	cbz	r5, 8002178 <_printf_i+0x19c>
 8002170:	2310      	movs	r3, #16
 8002172:	e7ad      	b.n	80020d0 <_printf_i+0xf4>
 8002174:	4826      	ldr	r0, [pc, #152]	@ (8002210 <_printf_i+0x234>)
 8002176:	e7e9      	b.n	800214c <_printf_i+0x170>
 8002178:	6823      	ldr	r3, [r4, #0]
 800217a:	f023 0320 	bic.w	r3, r3, #32
 800217e:	6023      	str	r3, [r4, #0]
 8002180:	e7f6      	b.n	8002170 <_printf_i+0x194>
 8002182:	4616      	mov	r6, r2
 8002184:	e7bd      	b.n	8002102 <_printf_i+0x126>
 8002186:	6833      	ldr	r3, [r6, #0]
 8002188:	6825      	ldr	r5, [r4, #0]
 800218a:	6961      	ldr	r1, [r4, #20]
 800218c:	1d18      	adds	r0, r3, #4
 800218e:	6030      	str	r0, [r6, #0]
 8002190:	062e      	lsls	r6, r5, #24
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	d501      	bpl.n	800219a <_printf_i+0x1be>
 8002196:	6019      	str	r1, [r3, #0]
 8002198:	e002      	b.n	80021a0 <_printf_i+0x1c4>
 800219a:	0668      	lsls	r0, r5, #25
 800219c:	d5fb      	bpl.n	8002196 <_printf_i+0x1ba>
 800219e:	8019      	strh	r1, [r3, #0]
 80021a0:	2300      	movs	r3, #0
 80021a2:	6123      	str	r3, [r4, #16]
 80021a4:	4616      	mov	r6, r2
 80021a6:	e7bc      	b.n	8002122 <_printf_i+0x146>
 80021a8:	6833      	ldr	r3, [r6, #0]
 80021aa:	1d1a      	adds	r2, r3, #4
 80021ac:	6032      	str	r2, [r6, #0]
 80021ae:	681e      	ldr	r6, [r3, #0]
 80021b0:	6862      	ldr	r2, [r4, #4]
 80021b2:	2100      	movs	r1, #0
 80021b4:	4630      	mov	r0, r6
 80021b6:	f7fe f813 	bl	80001e0 <memchr>
 80021ba:	b108      	cbz	r0, 80021c0 <_printf_i+0x1e4>
 80021bc:	1b80      	subs	r0, r0, r6
 80021be:	6060      	str	r0, [r4, #4]
 80021c0:	6863      	ldr	r3, [r4, #4]
 80021c2:	6123      	str	r3, [r4, #16]
 80021c4:	2300      	movs	r3, #0
 80021c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80021ca:	e7aa      	b.n	8002122 <_printf_i+0x146>
 80021cc:	6923      	ldr	r3, [r4, #16]
 80021ce:	4632      	mov	r2, r6
 80021d0:	4649      	mov	r1, r9
 80021d2:	4640      	mov	r0, r8
 80021d4:	47d0      	blx	sl
 80021d6:	3001      	adds	r0, #1
 80021d8:	d0ad      	beq.n	8002136 <_printf_i+0x15a>
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	079b      	lsls	r3, r3, #30
 80021de:	d413      	bmi.n	8002208 <_printf_i+0x22c>
 80021e0:	68e0      	ldr	r0, [r4, #12]
 80021e2:	9b03      	ldr	r3, [sp, #12]
 80021e4:	4298      	cmp	r0, r3
 80021e6:	bfb8      	it	lt
 80021e8:	4618      	movlt	r0, r3
 80021ea:	e7a6      	b.n	800213a <_printf_i+0x15e>
 80021ec:	2301      	movs	r3, #1
 80021ee:	4632      	mov	r2, r6
 80021f0:	4649      	mov	r1, r9
 80021f2:	4640      	mov	r0, r8
 80021f4:	47d0      	blx	sl
 80021f6:	3001      	adds	r0, #1
 80021f8:	d09d      	beq.n	8002136 <_printf_i+0x15a>
 80021fa:	3501      	adds	r5, #1
 80021fc:	68e3      	ldr	r3, [r4, #12]
 80021fe:	9903      	ldr	r1, [sp, #12]
 8002200:	1a5b      	subs	r3, r3, r1
 8002202:	42ab      	cmp	r3, r5
 8002204:	dcf2      	bgt.n	80021ec <_printf_i+0x210>
 8002206:	e7eb      	b.n	80021e0 <_printf_i+0x204>
 8002208:	2500      	movs	r5, #0
 800220a:	f104 0619 	add.w	r6, r4, #25
 800220e:	e7f5      	b.n	80021fc <_printf_i+0x220>
 8002210:	08002345 	.word	0x08002345
 8002214:	08002356 	.word	0x08002356

08002218 <memmove>:
 8002218:	4288      	cmp	r0, r1
 800221a:	b510      	push	{r4, lr}
 800221c:	eb01 0402 	add.w	r4, r1, r2
 8002220:	d902      	bls.n	8002228 <memmove+0x10>
 8002222:	4284      	cmp	r4, r0
 8002224:	4623      	mov	r3, r4
 8002226:	d807      	bhi.n	8002238 <memmove+0x20>
 8002228:	1e43      	subs	r3, r0, #1
 800222a:	42a1      	cmp	r1, r4
 800222c:	d008      	beq.n	8002240 <memmove+0x28>
 800222e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002232:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002236:	e7f8      	b.n	800222a <memmove+0x12>
 8002238:	4402      	add	r2, r0
 800223a:	4601      	mov	r1, r0
 800223c:	428a      	cmp	r2, r1
 800223e:	d100      	bne.n	8002242 <memmove+0x2a>
 8002240:	bd10      	pop	{r4, pc}
 8002242:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002246:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800224a:	e7f7      	b.n	800223c <memmove+0x24>

0800224c <_sbrk_r>:
 800224c:	b538      	push	{r3, r4, r5, lr}
 800224e:	4d06      	ldr	r5, [pc, #24]	@ (8002268 <_sbrk_r+0x1c>)
 8002250:	2300      	movs	r3, #0
 8002252:	4604      	mov	r4, r0
 8002254:	4608      	mov	r0, r1
 8002256:	602b      	str	r3, [r5, #0]
 8002258:	f7ff fb54 	bl	8001904 <_sbrk>
 800225c:	1c43      	adds	r3, r0, #1
 800225e:	d102      	bne.n	8002266 <_sbrk_r+0x1a>
 8002260:	682b      	ldr	r3, [r5, #0]
 8002262:	b103      	cbz	r3, 8002266 <_sbrk_r+0x1a>
 8002264:	6023      	str	r3, [r4, #0]
 8002266:	bd38      	pop	{r3, r4, r5, pc}
 8002268:	20000238 	.word	0x20000238

0800226c <memcpy>:
 800226c:	440a      	add	r2, r1
 800226e:	4291      	cmp	r1, r2
 8002270:	f100 33ff 	add.w	r3, r0, #4294967295
 8002274:	d100      	bne.n	8002278 <memcpy+0xc>
 8002276:	4770      	bx	lr
 8002278:	b510      	push	{r4, lr}
 800227a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800227e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002282:	4291      	cmp	r1, r2
 8002284:	d1f9      	bne.n	800227a <memcpy+0xe>
 8002286:	bd10      	pop	{r4, pc}

08002288 <_realloc_r>:
 8002288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800228c:	4607      	mov	r7, r0
 800228e:	4614      	mov	r4, r2
 8002290:	460d      	mov	r5, r1
 8002292:	b921      	cbnz	r1, 800229e <_realloc_r+0x16>
 8002294:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002298:	4611      	mov	r1, r2
 800229a:	f7ff bc4d 	b.w	8001b38 <_malloc_r>
 800229e:	b92a      	cbnz	r2, 80022ac <_realloc_r+0x24>
 80022a0:	f7ff fbde 	bl	8001a60 <_free_r>
 80022a4:	4625      	mov	r5, r4
 80022a6:	4628      	mov	r0, r5
 80022a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022ac:	f000 f81a 	bl	80022e4 <_malloc_usable_size_r>
 80022b0:	4284      	cmp	r4, r0
 80022b2:	4606      	mov	r6, r0
 80022b4:	d802      	bhi.n	80022bc <_realloc_r+0x34>
 80022b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80022ba:	d8f4      	bhi.n	80022a6 <_realloc_r+0x1e>
 80022bc:	4621      	mov	r1, r4
 80022be:	4638      	mov	r0, r7
 80022c0:	f7ff fc3a 	bl	8001b38 <_malloc_r>
 80022c4:	4680      	mov	r8, r0
 80022c6:	b908      	cbnz	r0, 80022cc <_realloc_r+0x44>
 80022c8:	4645      	mov	r5, r8
 80022ca:	e7ec      	b.n	80022a6 <_realloc_r+0x1e>
 80022cc:	42b4      	cmp	r4, r6
 80022ce:	4622      	mov	r2, r4
 80022d0:	4629      	mov	r1, r5
 80022d2:	bf28      	it	cs
 80022d4:	4632      	movcs	r2, r6
 80022d6:	f7ff ffc9 	bl	800226c <memcpy>
 80022da:	4629      	mov	r1, r5
 80022dc:	4638      	mov	r0, r7
 80022de:	f7ff fbbf 	bl	8001a60 <_free_r>
 80022e2:	e7f1      	b.n	80022c8 <_realloc_r+0x40>

080022e4 <_malloc_usable_size_r>:
 80022e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022e8:	1f18      	subs	r0, r3, #4
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	bfbc      	itt	lt
 80022ee:	580b      	ldrlt	r3, [r1, r0]
 80022f0:	18c0      	addlt	r0, r0, r3
 80022f2:	4770      	bx	lr

080022f4 <_init>:
 80022f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022f6:	bf00      	nop
 80022f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022fa:	bc08      	pop	{r3}
 80022fc:	469e      	mov	lr, r3
 80022fe:	4770      	bx	lr

08002300 <_fini>:
 8002300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002302:	bf00      	nop
 8002304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002306:	bc08      	pop	{r3}
 8002308:	469e      	mov	lr, r3
 800230a:	4770      	bx	lr
