

================================================================
== Vivado HLS Report for 'payload_generator'
================================================================
* Date:           Thu Jul 25 00:33:41 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        payload_generator
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.675|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !109"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %ready_V), !map !115"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %packet_num_V), !map !119"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %payload_len_V), !map !123"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_out_V), !map !127"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %time_elapse_V), !map !131"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %m_axis_data_V), !map !135"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %m_axis_keep_V), !map !139"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_last_V), !map !143"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_valid_V), !map !147"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %done_V), !map !151"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @payload_generator_st) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%payload_len_V_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %payload_len_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:37]   --->   Operation 14 'read' 'payload_len_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%packet_num_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %packet_num_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:37]   --->   Operation 15 'read' 'packet_num_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ready_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ready_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:37]   --->   Operation 16 'read' 'ready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %start_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:37]   --->   Operation 17 'read' 'start_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:42]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %start_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:43]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %packet_num_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:44]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %payload_len_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:45]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %counter_out_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:46]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %time_elapse_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:47]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_data_V, i64* %m_axis_keep_V, i1* %m_axis_last_V, i1* %m_axis_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:48]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %done_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:49]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%done_reg_V_load = load i1* @done_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 26 'load' 'done_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.12ns)   --->   "%lhs_V_1 = xor i1 %done_reg_V_load, true" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 27 'xor' 'lhs_V_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%ret_V = and i1 %ready_V_read, %lhs_V_1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 28 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @axis_reg_data_V, align 16" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%select_ln61 = select i1 %ret_V, i512 %p_Val2_s, i512 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 30 'select' 'select_ln61' <Predicate = true> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %m_axis_data_V, i512 %select_ln61)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%axis_reg_keep_V_load = load i64* @axis_reg_keep_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 32 'load' 'axis_reg_keep_V_load' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.41ns)   --->   "%select_ln61_1 = select i1 %ret_V, i64 %axis_reg_keep_V_load, i64 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 33 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %m_axis_keep_V, i64 %select_ln61_1)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%axis_reg_last_V_load = load i1* @axis_reg_last_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 35 'load' 'axis_reg_last_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%and_ln61 = and i1 %axis_reg_last_V_load, %ret_V" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 36 'and' 'and_ln61' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_last_V, i1 %and_ln61)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%axis_reg_valid_V_loa = load i1* @axis_reg_valid_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 38 'load' 'axis_reg_valid_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%and_ln61_1 = and i1 %axis_reg_valid_V_loa, %ret_V" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 39 'and' 'and_ln61_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_valid_V, i1 %and_ln61_1)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:61]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_V_3 = load i32* @cnt_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:62]   --->   Operation 41 'load' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %counter_out_V, i32 %t_V_3)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:62]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %done_V, i1 %done_reg_V_load)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:63]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%t_V = load i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:64]   --->   Operation 44 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln214 = add i64 %t_V, -1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:64]   --->   Operation 45 'add' 'add_ln214' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %time_elapse_V, i64 %add_ln214)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:64]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%start_reg_V_load = load i1* @start_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:65]   --->   Operation 47 'load' 'start_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_V = xor i1 %start_reg_V_load, true" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:65]   --->   Operation 48 'xor' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_1 = and i1 %start_V_read, %lhs_V" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:65]   --->   Operation 49 'and' 'ret_V_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%payload_len_adjusted_1 = load i14* @payload_len_adjusted, align 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:70]   --->   Operation 50 'load' 'payload_len_adjusted_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i14 %payload_len_adjusted_1 to i16" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:70]   --->   Operation 51 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %ret_V_1, label %0, label %1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:65]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V = load i1* @status_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:73]   --->   Operation 53 'load' 'rhs_V' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%ret_V_2 = and i1 %rhs_V, %lhs_V_1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:73]   --->   Operation 54 'and' 'ret_V_2' <Predicate = (!ret_V_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %ret_V_2, label %2, label %._crit_edge461" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:73]   --->   Operation 55 'br' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln700 = add i64 %t_V, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:74]   --->   Operation 56 'add' 'add_ln700' <Predicate = (!ret_V_1 & ret_V_2)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "store i64 %add_ln700, i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:74]   --->   Operation 57 'store' <Predicate = (!ret_V_1 & ret_V_2)> <Delay = 0.60>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge461" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:75]   --->   Operation 58 'br' <Predicate = (!ret_V_1 & ret_V_2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%packet_num_reg_V_loa = load i32* @packet_num_reg_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 59 'load' 'packet_num_reg_V_loa' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %packet_num_reg_V_loa to i33" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 60 'zext' 'zext_ln215' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.66ns)   --->   "%ret_V_3 = add i33 %zext_ln215, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 61 'add' 'ret_V_3' <Predicate = (!ret_V_1)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%t_V_2 = load i32* @packet_id_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 62 'load' 't_V_2' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %t_V_2 to i33" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 63 'zext' 'zext_ln76' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.88ns)   --->   "%icmp_ln76 = icmp eq i33 %zext_ln76, %ret_V_3" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 64 'icmp' 'icmp_ln76' <Predicate = (!ret_V_1)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln76 = and i1 %icmp_ln76, %ready_V_read" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 65 'and' 'and_ln76' <Predicate = (!ret_V_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %and_ln76, label %3, label %._crit_edge462" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76]   --->   Operation 66 'br' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%ret_V_4 = and i1 %rhs_V, %ready_V_read" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:80]   --->   Operation 67 'and' 'ret_V_4' <Predicate = (!ret_V_1 & !and_ln76)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %ret_V_4, label %._crit_edge464, label %5" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:80]   --->   Operation 68 'br' <Predicate = (!ret_V_1 & !and_ln76)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %rhs_V, label %._crit_edge467, label %6" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:94]   --->   Operation 69 'br' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "store i512 0, i512* @axis_reg_data_V, align 64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:95]   --->   Operation 70 'store' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4 & !rhs_V)> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "store i64 0, i64* @axis_reg_keep_V, align 64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:95]   --->   Operation 71 'store' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4 & !rhs_V)> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "store i1 false, i1* @axis_reg_last_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:95]   --->   Operation 72 'store' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4 & !rhs_V)> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.61ns)   --->   "store i1 false, i1* @axis_reg_valid_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:95]   --->   Operation 73 'store' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4 & !rhs_V)> <Delay = 0.61>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge467" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:96]   --->   Operation 74 'br' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4 & !rhs_V)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 75 'br' <Predicate = (!ret_V_1 & !and_ln76 & !ret_V_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%length_remain_V_load = load i16* @length_remain_V, align 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:81]   --->   Operation 76 'load' 'length_remain_V_load' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.67ns)   --->   "%icmp_ln879 = icmp eq i16 %length_remain_V_load, %zext_ln321" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:81]   --->   Operation 77 'icmp' 'icmp_ln879' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.22ns)   --->   "%select_ln81 = select i1 %icmp_ln879, i32 %t_V_2, i32 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:81]   --->   Operation 78 'select' 'select_ln81' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.22ns)   --->   "%t_V_1 = select i1 %icmp_ln879, i32 %t_V_3, i32 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:82]   --->   Operation 79 'select' 't_V_1' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i448(i32 %select_ln81, i32 %t_V_1, i448 0)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:83]   --->   Operation 80 'bitconcatenate' 'p_Result_s' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.60ns)   --->   "store i512 %p_Result_s, i512* @axis_reg_data_V, align 64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:83]   --->   Operation 81 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.60>
ST_1 : Operation 82 [1/1] (0.67ns)   --->   "%p_Repl2_s = icmp ne i16 %length_remain_V_load, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:34->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 82 'icmp' 'p_Repl2_s' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %length_remain_V_load, i32 1, i32 15)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:35->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 83 'partselect' 'tmp' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.66ns)   --->   "%p_Repl2_1 = icmp ne i15 %tmp, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:35->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 84 'icmp' 'p_Repl2_1' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.67ns)   --->   "%p_Repl2_2 = icmp ugt i16 %length_remain_V_load, 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:36->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 85 'icmp' 'p_Repl2_2' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %length_remain_V_load, i32 2, i32 15)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:37->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 86 'partselect' 'tmp_1' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.65ns)   --->   "%p_Repl2_3 = icmp ne i14 %tmp_1, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:37->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 87 'icmp' 'p_Repl2_3' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.67ns)   --->   "%p_Repl2_4 = icmp ugt i16 %length_remain_V_load, 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:38->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 88 'icmp' 'p_Repl2_4' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.67ns)   --->   "%p_Repl2_5 = icmp ugt i16 %length_remain_V_load, 5" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:39->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 89 'icmp' 'p_Repl2_5' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%p_Repl2_6 = icmp ugt i16 %length_remain_V_load, 6" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:40->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 90 'icmp' 'p_Repl2_6' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %length_remain_V_load, i32 3, i32 15)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:41->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 91 'partselect' 'tmp_2' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.64ns)   --->   "%p_Repl2_7 = icmp ne i13 %tmp_2, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:41->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 92 'icmp' 'p_Repl2_7' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.67ns)   --->   "%p_Repl2_8 = icmp ugt i16 %length_remain_V_load, 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:42->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 93 'icmp' 'p_Repl2_8' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%p_Repl2_9 = icmp ugt i16 %length_remain_V_load, 9" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:43->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 94 'icmp' 'p_Repl2_9' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.67ns)   --->   "%p_Repl2_10 = icmp ugt i16 %length_remain_V_load, 10" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:44->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 95 'icmp' 'p_Repl2_10' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%p_Repl2_11 = icmp ugt i16 %length_remain_V_load, 11" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:45->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 96 'icmp' 'p_Repl2_11' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.67ns)   --->   "%p_Repl2_12 = icmp ugt i16 %length_remain_V_load, 12" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:46->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 97 'icmp' 'p_Repl2_12' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.67ns)   --->   "%p_Repl2_13 = icmp ugt i16 %length_remain_V_load, 13" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:47->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 98 'icmp' 'p_Repl2_13' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.67ns)   --->   "%p_Repl2_14 = icmp ugt i16 %length_remain_V_load, 14" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:48->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 99 'icmp' 'p_Repl2_14' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %length_remain_V_load, i32 4, i32 15)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:49->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 100 'partselect' 'tmp_3' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.62ns)   --->   "%p_Repl2_15 = icmp ne i12 %tmp_3, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:49->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 101 'icmp' 'p_Repl2_15' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.67ns)   --->   "%p_Repl2_16 = icmp ugt i16 %length_remain_V_load, 16" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:50->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 102 'icmp' 'p_Repl2_16' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.67ns)   --->   "%p_Repl2_17 = icmp ugt i16 %length_remain_V_load, 17" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:51->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 103 'icmp' 'p_Repl2_17' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.67ns)   --->   "%p_Repl2_18 = icmp ugt i16 %length_remain_V_load, 18" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:52->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 104 'icmp' 'p_Repl2_18' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.67ns)   --->   "%p_Repl2_19 = icmp ugt i16 %length_remain_V_load, 19" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:53->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 105 'icmp' 'p_Repl2_19' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.67ns)   --->   "%p_Repl2_20 = icmp ugt i16 %length_remain_V_load, 20" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:54->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 106 'icmp' 'p_Repl2_20' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.67ns)   --->   "%p_Repl2_21 = icmp ugt i16 %length_remain_V_load, 21" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:55->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 107 'icmp' 'p_Repl2_21' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.67ns)   --->   "%p_Repl2_22 = icmp ugt i16 %length_remain_V_load, 22" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:56->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 108 'icmp' 'p_Repl2_22' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.67ns)   --->   "%p_Repl2_23 = icmp ugt i16 %length_remain_V_load, 23" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:57->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 109 'icmp' 'p_Repl2_23' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.67ns)   --->   "%p_Repl2_24 = icmp ugt i16 %length_remain_V_load, 24" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:58->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 110 'icmp' 'p_Repl2_24' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%p_Repl2_25 = icmp ugt i16 %length_remain_V_load, 25" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:59->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 111 'icmp' 'p_Repl2_25' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.67ns)   --->   "%p_Repl2_26 = icmp ugt i16 %length_remain_V_load, 26" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:60->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 112 'icmp' 'p_Repl2_26' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.67ns)   --->   "%p_Repl2_27 = icmp ugt i16 %length_remain_V_load, 27" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:61->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 113 'icmp' 'p_Repl2_27' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.67ns)   --->   "%p_Repl2_28 = icmp ugt i16 %length_remain_V_load, 28" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:62->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 114 'icmp' 'p_Repl2_28' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.67ns)   --->   "%p_Repl2_29 = icmp ugt i16 %length_remain_V_load, 29" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:63->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 115 'icmp' 'p_Repl2_29' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.67ns)   --->   "%p_Repl2_30 = icmp ugt i16 %length_remain_V_load, 30" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:64->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 116 'icmp' 'p_Repl2_30' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %length_remain_V_load, i32 5, i32 15)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:65->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 117 'partselect' 'tmp_4' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.61ns)   --->   "%p_Repl2_31 = icmp ne i11 %tmp_4, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:65->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 118 'icmp' 'p_Repl2_31' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.67ns)   --->   "%p_Repl2_32 = icmp ugt i16 %length_remain_V_load, 32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:66->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 119 'icmp' 'p_Repl2_32' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.67ns)   --->   "%p_Repl2_33 = icmp ugt i16 %length_remain_V_load, 33" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:67->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 120 'icmp' 'p_Repl2_33' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.67ns)   --->   "%p_Repl2_34 = icmp ugt i16 %length_remain_V_load, 34" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:68->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 121 'icmp' 'p_Repl2_34' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.67ns)   --->   "%p_Repl2_35 = icmp ugt i16 %length_remain_V_load, 35" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:69->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 122 'icmp' 'p_Repl2_35' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.67ns)   --->   "%p_Repl2_36 = icmp ugt i16 %length_remain_V_load, 36" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:70->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 123 'icmp' 'p_Repl2_36' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.67ns)   --->   "%p_Repl2_37 = icmp ugt i16 %length_remain_V_load, 37" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:71->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 124 'icmp' 'p_Repl2_37' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.67ns)   --->   "%p_Repl2_38 = icmp ugt i16 %length_remain_V_load, 38" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:72->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 125 'icmp' 'p_Repl2_38' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.67ns)   --->   "%p_Repl2_39 = icmp ugt i16 %length_remain_V_load, 39" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:73->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 126 'icmp' 'p_Repl2_39' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.67ns)   --->   "%p_Repl2_40 = icmp ugt i16 %length_remain_V_load, 40" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:74->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 127 'icmp' 'p_Repl2_40' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.67ns)   --->   "%p_Repl2_41 = icmp ugt i16 %length_remain_V_load, 41" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:75->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 128 'icmp' 'p_Repl2_41' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.67ns)   --->   "%p_Repl2_42 = icmp ugt i16 %length_remain_V_load, 42" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:76->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 129 'icmp' 'p_Repl2_42' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.67ns)   --->   "%p_Repl2_43 = icmp ugt i16 %length_remain_V_load, 43" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:77->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 130 'icmp' 'p_Repl2_43' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.67ns)   --->   "%p_Repl2_44 = icmp ugt i16 %length_remain_V_load, 44" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:78->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 131 'icmp' 'p_Repl2_44' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.67ns)   --->   "%p_Repl2_45 = icmp ugt i16 %length_remain_V_load, 45" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:79->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 132 'icmp' 'p_Repl2_45' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.67ns)   --->   "%p_Repl2_46 = icmp ugt i16 %length_remain_V_load, 46" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:80->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 133 'icmp' 'p_Repl2_46' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.67ns)   --->   "%p_Repl2_47 = icmp ugt i16 %length_remain_V_load, 47" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:81->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 134 'icmp' 'p_Repl2_47' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.67ns)   --->   "%p_Repl2_48 = icmp ugt i16 %length_remain_V_load, 48" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:82->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 135 'icmp' 'p_Repl2_48' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.67ns)   --->   "%p_Repl2_49 = icmp ugt i16 %length_remain_V_load, 49" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:83->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 136 'icmp' 'p_Repl2_49' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.67ns)   --->   "%p_Repl2_50 = icmp ugt i16 %length_remain_V_load, 50" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:84->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 137 'icmp' 'p_Repl2_50' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.67ns)   --->   "%p_Repl2_51 = icmp ugt i16 %length_remain_V_load, 51" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:85->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 138 'icmp' 'p_Repl2_51' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.67ns)   --->   "%p_Repl2_52 = icmp ugt i16 %length_remain_V_load, 52" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:86->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 139 'icmp' 'p_Repl2_52' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.67ns)   --->   "%p_Repl2_53 = icmp ugt i16 %length_remain_V_load, 53" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:87->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 140 'icmp' 'p_Repl2_53' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.67ns)   --->   "%p_Repl2_54 = icmp ugt i16 %length_remain_V_load, 54" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:88->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 141 'icmp' 'p_Repl2_54' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.67ns)   --->   "%p_Repl2_55 = icmp ugt i16 %length_remain_V_load, 55" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:89->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 142 'icmp' 'p_Repl2_55' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.67ns)   --->   "%p_Repl2_56 = icmp ugt i16 %length_remain_V_load, 56" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:90->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 143 'icmp' 'p_Repl2_56' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.67ns)   --->   "%p_Repl2_57 = icmp ugt i16 %length_remain_V_load, 57" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:91->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 144 'icmp' 'p_Repl2_57' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.67ns)   --->   "%p_Repl2_58 = icmp ugt i16 %length_remain_V_load, 58" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:92->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 145 'icmp' 'p_Repl2_58' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.67ns)   --->   "%p_Repl2_59 = icmp ugt i16 %length_remain_V_load, 59" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:93->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 146 'icmp' 'p_Repl2_59' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.67ns)   --->   "%p_Repl2_60 = icmp ugt i16 %length_remain_V_load, 60" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:94->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 147 'icmp' 'p_Repl2_60' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.67ns)   --->   "%p_Repl2_61 = icmp ugt i16 %length_remain_V_load, 61" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:95->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 148 'icmp' 'p_Repl2_61' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.67ns)   --->   "%p_Repl2_62 = icmp ugt i16 %length_remain_V_load, 62" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:96->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 149 'icmp' 'p_Repl2_62' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %length_remain_V_load, i32 6, i32 15)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:97->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 150 'partselect' 'tmp_5' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.60ns)   --->   "%p_Repl2_63 = icmp ne i10 %tmp_5, 0" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:97->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 151 'icmp' 'p_Repl2_63' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %p_Repl2_s, i1 %p_Repl2_1, i1 %p_Repl2_2, i1 %p_Repl2_3, i1 %p_Repl2_4, i1 %p_Repl2_5, i1 %p_Repl2_6, i1 %p_Repl2_7, i1 %p_Repl2_8, i1 %p_Repl2_9, i1 %p_Repl2_10, i1 %p_Repl2_11, i1 %p_Repl2_12, i1 %p_Repl2_13, i1 %p_Repl2_14, i1 %p_Repl2_15, i1 %p_Repl2_16, i1 %p_Repl2_17, i1 %p_Repl2_18, i1 %p_Repl2_19, i1 %p_Repl2_20, i1 %p_Repl2_21, i1 %p_Repl2_22, i1 %p_Repl2_23, i1 %p_Repl2_24, i1 %p_Repl2_25, i1 %p_Repl2_26, i1 %p_Repl2_27, i1 %p_Repl2_28, i1 %p_Repl2_29, i1 %p_Repl2_30, i1 %p_Repl2_31, i1 %p_Repl2_32, i1 %p_Repl2_33, i1 %p_Repl2_34, i1 %p_Repl2_35, i1 %p_Repl2_36, i1 %p_Repl2_37, i1 %p_Repl2_38, i1 %p_Repl2_39, i1 %p_Repl2_40, i1 %p_Repl2_41, i1 %p_Repl2_42, i1 %p_Repl2_43, i1 %p_Repl2_44, i1 %p_Repl2_45, i1 %p_Repl2_46, i1 %p_Repl2_47, i1 %p_Repl2_48, i1 %p_Repl2_49, i1 %p_Repl2_50, i1 %p_Repl2_51, i1 %p_Repl2_52, i1 %p_Repl2_53, i1 %p_Repl2_54, i1 %p_Repl2_55, i1 %p_Repl2_56, i1 %p_Repl2_57, i1 %p_Repl2_58, i1 %p_Repl2_59, i1 %p_Repl2_60, i1 %p_Repl2_61, i1 %p_Repl2_62, i1 %p_Repl2_63)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/util.cpp:97->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 152 'bitconcatenate' 'p_Result_1' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.60ns)   --->   "store i64 %p_Result_1, i64* @axis_reg_keep_V, align 64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:84]   --->   Operation 153 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.60>
ST_1 : Operation 154 [1/1] (0.67ns)   --->   "%icmp_ln899 = icmp ult i16 %length_remain_V_load, 65" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:85]   --->   Operation 154 'icmp' 'icmp_ln899' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %._crit_edge466, label %.critedge" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:85]   --->   Operation 155 'br' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.60ns)   --->   "store i1 false, i1* @axis_reg_last_V, align 8"   --->   Operation 156 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & !icmp_ln899)> <Delay = 0.60>
ST_1 : Operation 157 [1/1] (0.61ns)   --->   "store i1 true, i1* @axis_reg_valid_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:86]   --->   Operation 157 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & !icmp_ln899)> <Delay = 0.61>
ST_1 : Operation 158 [1/1] (0.60ns)   --->   "%add_ln701 = add i16 %length_remain_V_load, -64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:92]   --->   Operation 158 'add' 'add_ln701' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & !icmp_ln899)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.60ns)   --->   "store i16 %add_ln701, i16* @length_remain_V, align 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:92]   --->   Operation 159 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & !icmp_ln899)> <Delay = 0.60>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 160 'br' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & !icmp_ln899)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.60ns)   --->   "store i1 %p_Repl2_s, i1* @axis_reg_last_V, align 8"   --->   Operation 161 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & icmp_ln899)> <Delay = 0.60>
ST_1 : Operation 162 [1/1] (0.61ns)   --->   "store i1 %p_Repl2_s, i1* @axis_reg_valid_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:86]   --->   Operation 162 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & icmp_ln899)> <Delay = 0.61>
ST_1 : Operation 163 [1/1] (0.60ns)   --->   "store i16 %zext_ln321, i16* @length_remain_V, align 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:89]   --->   Operation 163 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & icmp_ln899)> <Delay = 0.60>
ST_1 : Operation 164 [1/1] (0.66ns)   --->   "%add_ln700_1 = add i32 %t_V_2, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:90]   --->   Operation 164 'add' 'add_ln700_1' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & icmp_ln899)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.60ns)   --->   "store i32 %add_ln700_1, i32* @packet_id_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:90]   --->   Operation 165 'store' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & icmp_ln899)> <Delay = 0.60>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "br label %4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:91]   --->   Operation 166 'br' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4 & icmp_ln899)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "br label %7" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:94]   --->   Operation 167 'br' <Predicate = (!ret_V_1 & !and_ln76 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 168 'br' <Predicate = (!ret_V_1 & !and_ln76)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.60ns)   --->   "store i1 false, i1* @status_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:77]   --->   Operation 169 'store' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.60>
ST_1 : Operation 170 [1/1] (0.60ns)   --->   "store i1 true, i1* @done_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:78]   --->   Operation 170 'store' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.60>
ST_1 : Operation 171 [1/1] (0.60ns)   --->   "store i512 0, i512* @axis_reg_data_V, align 64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:79]   --->   Operation 171 'store' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.60>
ST_1 : Operation 172 [1/1] (0.60ns)   --->   "store i64 0, i64* @axis_reg_keep_V, align 64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:79]   --->   Operation 172 'store' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.60>
ST_1 : Operation 173 [1/1] (0.60ns)   --->   "store i1 false, i1* @axis_reg_last_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:79]   --->   Operation 173 'store' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.60>
ST_1 : Operation 174 [1/1] (0.61ns)   --->   "store i1 false, i1* @axis_reg_valid_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/benchmark.h:30->/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:79]   --->   Operation 174 'store' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.61>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "br label %8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:80]   --->   Operation 175 'br' <Predicate = (!ret_V_1 & and_ln76)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.66ns)   --->   "%add_ln700_2 = add i32 %t_V_3, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:97]   --->   Operation 176 'add' 'add_ln700_2' <Predicate = (!ret_V_1)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.60ns)   --->   "store i32 %add_ln700_2, i32* @cnt_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:97]   --->   Operation 177 'store' <Predicate = (!ret_V_1)> <Delay = 0.60>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "br label %_ifconv"   --->   Operation 178 'br' <Predicate = (!ret_V_1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.60ns)   --->   "store i1 true, i1* @status_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:66]   --->   Operation 179 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 180 [1/1] (0.60ns)   --->   "store i1 false, i1* @done_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:67]   --->   Operation 180 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 181 [1/1] (0.60ns)   --->   "store i32 0, i32* @cnt_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:68]   --->   Operation 181 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 182 [1/1] (0.60ns)   --->   "store i32 1, i32* @packet_id_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:69]   --->   Operation 182 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 183 [1/1] (0.60ns)   --->   "store i16 %zext_ln321, i16* @length_remain_V, align 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:70]   --->   Operation 183 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 184 [1/1] (0.60ns)   --->   "store i64 0, i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:71]   --->   Operation 184 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "br label %_ifconv" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:72]   --->   Operation 185 'br' <Predicate = (ret_V_1)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "store i1 %start_V_read, i1* @start_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:100]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "store i32 %packet_num_V_read, i32* @packet_num_reg_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:101]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.67ns)   --->   "%icmp_ln899_1 = icmp ult i16 %payload_len_V_read, 9" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:102]   --->   Operation 188 'icmp' 'icmp_ln899_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.67ns)   --->   "%icmp_ln891 = icmp ult i16 %payload_len_V_read, 9558" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:102]   --->   Operation 189 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln899_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln899)   --->   "%trunc_ln102 = trunc i16 %payload_len_V_read to i14" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:102]   --->   Operation 190 'trunc' 'trunc_ln102' <Predicate = (icmp_ln891 & !icmp_ln899_1)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln899)   --->   "%select_ln102 = select i1 %icmp_ln891, i14 %trunc_ln102, i14 -6826" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:102]   --->   Operation 191 'select' 'select_ln102' <Predicate = (!icmp_ln899_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln899 = select i1 %icmp_ln899_1, i14 8, i14 %select_ln102" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:102]   --->   Operation 192 'select' 'select_ln899' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "store i14 %select_ln899, i14* @payload_len_adjusted, align 2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:102]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:103]   --->   Operation 194 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 1.68ns
The critical path consists of the following:
	'load' operation ('packet_num_reg_V_loa', /home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76) on static variable 'packet_num_reg_V' [85]  (0 ns)
	'add' operation ('ret.V', /home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76) [87]  (0.669 ns)
	'icmp' operation ('icmp_ln76', /home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76) [90]  (0.884 ns)
	'and' operation ('and_ln76', /home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_generator.cpp:76) [91]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
