Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 29 09:50:21 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finalproject_timing_summary_routed.rpt -pb finalproject_timing_summary_routed.pb -rpx finalproject_timing_summary_routed.rpx -warn_on_violation
| Design       : finalproject
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
SYNTH-10   Warning           Wide multiplier                 46          
TIMING-16  Warning           Large setup violation           705         
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: P_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.004   -14802.182                    847                 2027        0.109        0.000                      0                 2027        4.500        0.000                       0                   858  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -31.004   -14802.182                    847                 2027        0.109        0.000                      0                 2027        4.500        0.000                       0                   858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          847  Failing Endpoints,  Worst Slack      -31.004ns,  Total Violation   -14802.182ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.004ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.924ns  (logic 20.493ns (50.076%)  route 20.431ns (49.924%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.041    42.019    snake_pos_reg[199]_i_61_n_1
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.313    42.332 r  snake_pos[115]_i_16/O
                         net (fo=4, routed)           0.876    43.208    snake_pos[115]_i_16_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.124    43.332 r  snake_pos[107]_i_15/O
                         net (fo=2, routed)           0.805    44.137    snake_pos[107]_i_15_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    44.261 r  snake_pos[107]_i_13/O
                         net (fo=1, routed)           0.355    44.616    snake_pos19_in[107]
    SLICE_X50Y88         LUT4 (Prop_lut4_I1_O)        0.124    44.740 r  snake_pos[107]_i_9/O
                         net (fo=1, routed)           0.591    45.332    snake_pos[107]_i_9_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.124    45.456 r  snake_pos[107]_i_3/O
                         net (fo=1, routed)           0.452    45.907    snake_pos[107]_i_3_n_0
    SLICE_X50Y87         LUT4 (Prop_lut4_I3_O)        0.124    46.031 r  snake_pos[107]_i_1/O
                         net (fo=1, routed)           0.000    46.031    snake_pos[107]_i_1_n_0
    SLICE_X50Y87         FDRE                                         r  snake_pos_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  snake_pos_reg[107]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X50Y87         FDRE (Setup_fdre_C_D)        0.077    15.028    snake_pos_reg[107]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -46.031    
  -------------------------------------------------------------------
                         slack                                -31.004    

Slack (VIOLATED) :        -31.002ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.944ns  (logic 20.617ns (50.355%)  route 20.327ns (49.645%))
  Logic Levels:           48  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=4 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.075    42.052    snake_pos_reg[199]_i_61_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I3_O)        0.313    42.365 r  snake_pos[31]_i_18/O
                         net (fo=2, routed)           0.530    42.895    snake_pos[31]_i_18_n_0
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    43.019 r  snake_pos[23]_i_16/O
                         net (fo=2, routed)           0.703    43.722    snake_pos[23]_i_16_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    43.846 r  snake_pos[19]_i_16/O
                         net (fo=2, routed)           0.731    44.578    snake_pos[19]_i_16_n_0
    SLICE_X55Y89         LUT4 (Prop_lut4_I3_O)        0.124    44.702 r  snake_pos[17]_i_13/O
                         net (fo=1, routed)           0.154    44.855    snake_pos19_in[17]
    SLICE_X55Y89         LUT4 (Prop_lut4_I1_O)        0.124    44.979 r  snake_pos[17]_i_9/O
                         net (fo=1, routed)           0.522    45.501    snake_pos[17]_i_9_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124    45.625 r  snake_pos[17]_i_3/O
                         net (fo=1, routed)           0.302    45.927    snake_pos[17]_i_3_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I3_O)        0.124    46.051 r  snake_pos[17]_i_1/O
                         net (fo=1, routed)           0.000    46.051    snake_pos[17]_i_1_n_0
    SLICE_X58Y88         FDRE                                         r  snake_pos_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  snake_pos_reg[17]/C
                         clock pessimism              0.180    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.032    15.050    snake_pos_reg[17]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -46.051    
  -------------------------------------------------------------------
                         slack                                -31.002    

Slack (VIOLATED) :        -31.001ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.915ns  (logic 20.493ns (50.087%)  route 20.422ns (49.913%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.050    42.027    snake_pos_reg[199]_i_61_n_1
    SLICE_X42Y92         LUT5 (Prop_lut5_I4_O)        0.313    42.340 r  snake_pos[189]_i_24/O
                         net (fo=18, routed)          1.110    43.451    snake_pos[189]_i_24_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124    43.575 r  snake_pos[188]_i_20/O
                         net (fo=2, routed)           0.502    44.077    snake_pos[188]_i_20_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I3_O)        0.124    44.201 r  snake_pos[186]_i_15/O
                         net (fo=1, routed)           0.360    44.560    snake_pos19_in[186]
    SLICE_X42Y85         LUT4 (Prop_lut4_I1_O)        0.124    44.684 r  snake_pos[186]_i_9/O
                         net (fo=1, routed)           0.638    45.322    snake_pos[186]_i_9_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124    45.446 r  snake_pos[186]_i_3/O
                         net (fo=1, routed)           0.452    45.898    snake_pos[186]_i_3_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.124    46.022 r  snake_pos[186]_i_1/O
                         net (fo=1, routed)           0.000    46.022    snake_pos[186]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  snake_pos_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  snake_pos_reg[186]/C
                         clock pessimism              0.180    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.077    15.022    snake_pos_reg[186]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -46.022    
  -------------------------------------------------------------------
                         slack                                -31.001    

Slack (VIOLATED) :        -30.930ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.806ns  (logic 20.493ns (50.221%)  route 20.313ns (49.779%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         0.969    41.946    snake_pos_reg[199]_i_61_n_1
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.313    42.259 r  snake_pos[177]_i_24/O
                         net (fo=4, routed)           0.755    43.015    snake_pos[177]_i_24_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.124    43.139 r  snake_pos[169]_i_17/O
                         net (fo=2, routed)           0.587    43.726    snake_pos[169]_i_17_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.124    43.850 r  snake_pos[169]_i_14/O
                         net (fo=1, routed)           0.682    44.531    snake_pos19_in[169]
    SLICE_X52Y90         LUT4 (Prop_lut4_I1_O)        0.124    44.655 r  snake_pos[169]_i_9/O
                         net (fo=1, routed)           0.670    45.325    snake_pos[169]_i_9_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124    45.449 r  snake_pos[169]_i_3/O
                         net (fo=1, routed)           0.340    45.789    snake_pos[169]_i_3_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.124    45.913 r  snake_pos[169]_i_1/O
                         net (fo=1, routed)           0.000    45.913    snake_pos[169]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  snake_pos_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  snake_pos_reg[169]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.031    14.984    snake_pos_reg[169]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -45.913    
  -------------------------------------------------------------------
                         slack                                -30.930    

Slack (VIOLATED) :        -30.926ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.789ns  (logic 20.493ns (50.242%)  route 20.296ns (49.758%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.050    42.027    snake_pos_reg[199]_i_61_n_1
    SLICE_X42Y92         LUT5 (Prop_lut5_I4_O)        0.313    42.340 r  snake_pos[189]_i_24/O
                         net (fo=18, routed)          1.071    43.412    snake_pos[189]_i_24_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I3_O)        0.124    43.536 r  snake_pos[182]_i_18/O
                         net (fo=2, routed)           0.303    43.839    snake_pos[182]_i_18_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.124    43.963 r  snake_pos[180]_i_15/O
                         net (fo=1, routed)           0.564    44.526    snake_pos19_in[180]
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    44.650 r  snake_pos[180]_i_9/O
                         net (fo=1, routed)           0.604    45.255    snake_pos[180]_i_9_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.379 r  snake_pos[180]_i_3/O
                         net (fo=1, routed)           0.394    45.773    snake_pos[180]_i_3_n_0
    SLICE_X31Y84         LUT4 (Prop_lut4_I3_O)        0.124    45.897 r  snake_pos[180]_i_1/O
                         net (fo=1, routed)           0.000    45.897    snake_pos[180]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  snake_pos_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.426    14.797    clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  snake_pos_reg[180]/C
                         clock pessimism              0.180    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.029    14.971    snake_pos_reg[180]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -45.897    
  -------------------------------------------------------------------
                         slack                                -30.926    

Slack (VIOLATED) :        -30.920ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.840ns  (logic 20.493ns (50.179%)  route 20.347ns (49.821%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.050    42.027    snake_pos_reg[199]_i_61_n_1
    SLICE_X42Y92         LUT5 (Prop_lut5_I4_O)        0.313    42.340 r  snake_pos[189]_i_24/O
                         net (fo=18, routed)          0.833    43.174    snake_pos[189]_i_24_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124    43.298 r  snake_pos[179]_i_18/O
                         net (fo=2, routed)           0.670    43.968    snake_pos[179]_i_18_n_0
    SLICE_X51Y91         LUT4 (Prop_lut4_I3_O)        0.124    44.092 r  snake_pos[177]_i_15/O
                         net (fo=1, routed)           0.601    44.693    snake_pos19_in[177]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.124    44.817 r  snake_pos[177]_i_9/O
                         net (fo=1, routed)           0.431    45.248    snake_pos[177]_i_9_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    45.372 r  snake_pos[177]_i_3/O
                         net (fo=1, routed)           0.452    45.823    snake_pos[177]_i_3_n_0
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    45.947 r  snake_pos[177]_i_1/O
                         net (fo=1, routed)           0.000    45.947    snake_pos[177]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  snake_pos_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  snake_pos_reg[177]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)        0.077    15.028    snake_pos_reg[177]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -45.947    
  -------------------------------------------------------------------
                         slack                                -30.920    

Slack (VIOLATED) :        -30.914ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.854ns  (logic 20.493ns (50.162%)  route 20.361ns (49.838%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.073    42.051    snake_pos_reg[199]_i_61_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.313    42.364 r  snake_pos[147]_i_16/O
                         net (fo=4, routed)           0.822    43.186    snake_pos[147]_i_16_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    43.310 r  snake_pos[147]_i_15/O
                         net (fo=2, routed)           0.687    43.997    snake_pos[147]_i_15_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.124    44.121 r  snake_pos[147]_i_13/O
                         net (fo=1, routed)           0.468    44.589    snake_pos19_in[147]
    SLICE_X54Y92         LUT4 (Prop_lut4_I1_O)        0.124    44.713 r  snake_pos[147]_i_9/O
                         net (fo=1, routed)           0.846    45.559    snake_pos[147]_i_9_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    45.683 r  snake_pos[147]_i_3/O
                         net (fo=1, routed)           0.154    45.837    snake_pos[147]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.124    45.961 r  snake_pos[147]_i_1/O
                         net (fo=1, routed)           0.000    45.961    snake_pos[147]_i_1_n_0
    SLICE_X59Y90         FDRE                                         r  snake_pos_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  snake_pos_reg[147]/C
                         clock pessimism              0.180    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.029    15.048    snake_pos_reg[147]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -45.961    
  -------------------------------------------------------------------
                         slack                                -30.914    

Slack (VIOLATED) :        -30.911ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.786ns  (logic 20.617ns (50.549%)  route 20.169ns (49.451%))
  Logic Levels:           48  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=4 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         0.744    41.722    snake_pos_reg[199]_i_61_n_1
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.313    42.035 r  snake_pos[123]_i_18/O
                         net (fo=3, routed)           0.734    42.769    snake_pos[123]_i_18_n_0
    SLICE_X42Y95         LUT3 (Prop_lut3_I0_O)        0.124    42.893 r  snake_pos[135]_i_19/O
                         net (fo=2, routed)           0.310    43.203    snake_pos[135]_i_19_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124    43.327 r  snake_pos[135]_i_17/O
                         net (fo=2, routed)           0.521    43.848    snake_pos[135]_i_17_n_0
    SLICE_X45Y97         LUT4 (Prop_lut4_I3_O)        0.124    43.972 r  snake_pos[133]_i_16/O
                         net (fo=1, routed)           0.521    44.494    snake_pos19_in[133]
    SLICE_X48Y97         LUT4 (Prop_lut4_I1_O)        0.124    44.618 r  snake_pos[133]_i_9/O
                         net (fo=1, routed)           0.596    45.213    snake_pos[133]_i_9_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    45.337 r  snake_pos[133]_i_3/O
                         net (fo=1, routed)           0.433    45.770    snake_pos[133]_i_3_n_0
    SLICE_X49Y96         LUT4 (Prop_lut4_I3_O)        0.124    45.894 r  snake_pos[133]_i_1/O
                         net (fo=1, routed)           0.000    45.894    snake_pos[133]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  snake_pos_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  snake_pos_reg[133]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.029    14.983    snake_pos_reg[133]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -45.894    
  -------------------------------------------------------------------
                         slack                                -30.911    

Slack (VIOLATED) :        -30.900ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.821ns  (logic 20.493ns (50.202%)  route 20.328ns (49.798%))
  Logic Levels:           47  (CARRY4=21 DSP48E1=4 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    37.693    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    37.817 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    38.129    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    38.253 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    38.936    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    39.060 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    40.076    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.200 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    40.200    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.750 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.750    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.978 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         0.701    41.679    snake_pos_reg[199]_i_61_n_1
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.313    41.992 r  snake_pos[157]_i_17/O
                         net (fo=18, routed)          1.094    43.085    snake_pos[157]_i_17_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    43.209 r  snake_pos[157]_i_15/O
                         net (fo=2, routed)           0.811    44.020    snake_pos[157]_i_15_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I3_O)        0.124    44.144 r  snake_pos[155]_i_13/O
                         net (fo=1, routed)           0.609    44.754    snake_pos19_in[155]
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124    44.878 r  snake_pos[155]_i_9/O
                         net (fo=1, routed)           0.351    45.229    snake_pos[155]_i_9_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    45.353 r  snake_pos[155]_i_3/O
                         net (fo=1, routed)           0.452    45.805    snake_pos[155]_i_3_n_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.929 r  snake_pos[155]_i_1/O
                         net (fo=1, routed)           0.000    45.929    snake_pos[155]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  snake_pos_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  snake_pos_reg[155]/C
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.077    15.029    snake_pos_reg[155]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -45.929    
  -------------------------------------------------------------------
                         slack                                -30.900    

Slack (VIOLATED) :        -30.895ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_VPOS_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.932ns  (logic 20.607ns (50.344%)  route 20.325ns (49.656%))
  Logic Levels:           48  (CARRY4=22 DSP48E1=4 LUT2=6 LUT3=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    31.622    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    31.935 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    32.420    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    32.544 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    33.809    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    33.933 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    33.933    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.513 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    35.095    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    35.397 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    35.983    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    36.107 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.159    37.266    snake_pos[2]_i_82_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.124    37.390 r  snake_VPOS[199]_i_202/O
                         net (fo=1, routed)           0.298    37.687    snake_VPOS[199]_i_202_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    37.811 r  snake_VPOS[199]_i_156/O
                         net (fo=2, routed)           0.799    38.611    snake_VPOS[199]_i_156_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    38.735 r  snake_VPOS[193]_i_31/O
                         net (fo=5, routed)           0.711    39.446    snake_VPOS[193]_i_31_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124    39.570 r  snake_VPOS[193]_i_25/O
                         net (fo=10, routed)          1.272    40.842    snake_VPOS[193]_i_25_n_0
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.124    40.966 r  snake_VPOS[5]_i_14/O
                         net (fo=1, routed)           0.000    40.966    snake_VPOS[5]_i_14_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.516 r  snake_VPOS_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.516    snake_VPOS_reg[5]_i_9_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.630 r  snake_VPOS_reg[199]_i_79/CO[3]
                         net (fo=1, routed)           0.000    41.630    snake_VPOS_reg[199]_i_79_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.858 f  snake_VPOS_reg[199]_i_40/CO[2]
                         net (fo=147, routed)         1.078    42.936    snake_VPOS_reg[199]_i_40_n_1
    SLICE_X2Y119         LUT6 (Prop_lut6_I4_O)        0.313    43.249 r  snake_VPOS[46]_i_12/O
                         net (fo=3, routed)           0.465    43.715    snake_VPOS[46]_i_12_n_0
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.124    43.839 r  snake_VPOS[38]_i_13/O
                         net (fo=2, routed)           0.296    44.135    snake_VPOS[38]_i_13_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124    44.259 r  snake_VPOS[34]_i_9/O
                         net (fo=2, routed)           0.886    45.144    snake_VPOS[34]_i_9_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I3_O)        0.124    45.268 r  snake_VPOS[34]_i_3/O
                         net (fo=1, routed)           0.648    45.916    snake_VPOS032_out[34]
    SLICE_X13Y122        LUT6 (Prop_lut6_I3_O)        0.124    46.040 r  snake_VPOS[34]_i_1/O
                         net (fo=1, routed)           0.000    46.040    snake_VPOS[34]_i_1_n_0
    SLICE_X13Y122        FDSE                                         r  snake_VPOS_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.598    14.969    clk_IBUF_BUFG
    SLICE_X13Y122        FDSE                                         r  snake_VPOS_reg[34]/C
                         clock pessimism              0.180    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X13Y122        FDSE (Setup_fdse_C_D)        0.031    15.145    snake_VPOS_reg[34]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -46.040    
  -------------------------------------------------------------------
                         slack                                -30.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 snake_node_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_node_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.723%)  route 0.196ns (51.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.642     1.556    clk_IBUF_BUFG
    SLICE_X40Y100        FDSE                                         r  snake_node_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDSE (Prop_fdse_C_Q)         0.141     1.697 r  snake_node_reg[2]/Q
                         net (fo=15, routed)          0.196     1.893    snake_node_reg_n_0_[2]
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  snake_node[3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    A[3]
    SLICE_X39Y98         FDRE                                         r  snake_node_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.828     1.987    clk_IBUF_BUFG
    SLICE_X39Y98         FDRE                                         r  snake_node_reg[3]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.091     1.828    snake_node_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pixel_addr_cover_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_6__0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.390%)  route 0.457ns (73.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_cover_reg[2]/Q
                         net (fo=30, routed)          0.457     2.096    ram0/RAM_reg_mux_sel_a_pos_0__10_4[2]
    RAMB36_X1Y9          RAMB36E1                                     r  ram0/RAM_reg_1_6__0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  ram0/RAM_reg_1_6__0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.978    ram0/RAM_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pixel_addr_heart_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.137%)  route 0.249ns (63.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  pixel_addr_heart_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_heart_reg[5]/Q
                         net (fo=3, routed)           0.249     1.863    ram1/RAM_reg_0_4[5]
    RAMB36_X1Y11         RAMB36E1                                     r  ram1/RAM_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.873     2.031    ram1/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  ram1/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.478     1.553    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.736    ram1/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pixel_addr_cover_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_10/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.755%)  route 0.479ns (77.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  pixel_addr_cover_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_cover_reg[15]/Q
                         net (fo=39, routed)          0.479     2.092    ram0/RAM_reg_mux_sel_a_pos_0__10_4[15]
    RAMB36_X0Y10         RAMB36E1                                     r  ram0/RAM_reg_1_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  ram0/RAM_reg_1_10/CLKARDCLK
                         clock pessimism             -0.250     1.783    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.963    ram0/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pixel_addr_cover_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_0__0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.164ns (25.701%)  route 0.474ns (74.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_cover_reg[4]/Q
                         net (fo=30, routed)          0.474     2.113    ram0/RAM_reg_mux_sel_a_pos_0__10_4[4]
    RAMB36_X2Y9          RAMB36E1                                     r  ram0/RAM_reg_1_0__0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.882     2.040    ram0/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  ram0/RAM_reg_1_0__0/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.979    ram0/RAM_reg_1_0__0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pixel_addr_cover_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_7__0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.071%)  route 0.273ns (65.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  pixel_addr_cover_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_cover_reg[1]/Q
                         net (fo=30, routed)          0.273     1.888    ram0/RAM_reg_mux_sel_a_pos_0__10_4[1]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_7__0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_7__0/CLKARDCLK
                         clock pessimism             -0.478     1.550    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.733    ram0/RAM_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixel_addr_end_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram4/RAM_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.531%)  route 0.251ns (60.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X52Y65         FDRE                                         r  pixel_addr_end_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  pixel_addr_end_reg[1]/Q
                         net (fo=6, routed)           0.251     1.886    ram4/RAM_reg_2_2[1]
    RAMB36_X1Y13         RAMB36E1                                     r  ram4/RAM_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.865     2.023    ram4/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  ram4/RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.478     1.545    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.728    ram4/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixel_addr_end_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram4/RAM_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.531%)  route 0.251ns (60.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X52Y65         FDRE                                         r  pixel_addr_end_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  pixel_addr_end_reg[4]/Q
                         net (fo=6, routed)           0.251     1.886    ram4/RAM_reg_2_2[4]
    RAMB36_X1Y13         RAMB36E1                                     r  ram4/RAM_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.865     2.023    ram4/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  ram4/RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.478     1.545    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.728    ram4/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pixel_addr_cover_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_7__0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.313%)  route 0.282ns (66.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  pixel_addr_cover_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_cover_reg[0]/Q
                         net (fo=30, routed)          0.282     1.898    ram0/RAM_reg_mux_sel_a_pos_0__10_4[0]
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_7__0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.870     2.028    ram0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram0/RAM_reg_1_7__0/CLKARDCLK
                         clock pessimism             -0.478     1.550    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.733    ram0/RAM_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pixel_addr_heart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.099%)  route 0.227ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X48Y58         FDRE                                         r  pixel_addr_heart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  pixel_addr_heart_reg[2]/Q
                         net (fo=3, routed)           0.227     1.829    ram1/RAM_reg_0_4[2]
    RAMB36_X1Y12         RAMB36E1                                     r  ram1/RAM_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     2.027    ram1/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  ram1/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     1.659    ram1/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67  P_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67  P_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[0]_rep/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[0]_rep/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[0]_rep__0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[0]_rep__0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[1]_rep/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[1]_rep/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67  P_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67  P_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[0]_rep/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[0]_rep/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[0]_rep__0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[0]_rep__0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y83  P_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[1]_rep/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  P_reg[1]_rep/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.835ns  (logic 17.563ns (50.417%)  route 17.272ns (49.583%))
  Logic Levels:           34  (CARRY4=17 DSP48E1=4 FDRE=1 LUT2=5 LUT3=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          2.376    31.649    btn_db0/CO[0]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    31.962 f  btn_db0/P_next_reg[2]_i_7/O
                         net (fo=6, routed)           0.622    32.584    btn_db1/P_next_reg[1]_i_6
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.708 r  btn_db1/P_next_reg[1]_i_8/O
                         net (fo=1, routed)           0.544    33.252    btn_db0/P_next_reg[1]_i_4_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    33.376 r  btn_db0/P_next_reg[1]_i_6/O
                         net (fo=1, routed)           0.427    33.803    btn_db0/P_next_reg[1]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    33.927 f  btn_db0/P_next_reg[1]_i_4/O
                         net (fo=1, routed)           0.452    34.379    btn_db0/P_next_reg[1]_i_4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.503 r  btn_db0/P_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.332    34.835    P_next__0[1]
    SLICE_X56Y65         LDCE                                         r  P_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.031ns  (logic 17.315ns (50.880%)  route 16.716ns (49.120%))
  Logic Levels:           32  (CARRY4=17 DSP48E1=4 FDRE=1 LUT2=5 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 f  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          2.376    31.649    btn_db0/CO[0]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    31.962 r  btn_db0/P_next_reg[2]_i_7/O
                         net (fo=6, routed)           0.500    32.462    btn_db0/hit_bar_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    32.586 f  btn_db0/P_next_reg[0]_i_3/O
                         net (fo=1, routed)           0.992    33.577    btn_db0/P_next_reg[0]_i_3_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I3_O)        0.124    33.701 r  btn_db0/P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    34.031    P_next__0[0]
    SLICE_X57Y65         LDCE                                         r  P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.917ns  (logic 17.315ns (51.052%)  route 16.602ns (48.948%))
  Logic Levels:           32  (CARRY4=17 DSP48E1=4 FDRE=1 LUT2=5 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 f  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          2.376    31.649    btn_db0/CO[0]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    31.962 r  btn_db0/P_next_reg[2]_i_7/O
                         net (fo=6, routed)           0.787    32.749    btn_db0/hit_bar_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.873 r  btn_db0/P_next_reg[2]_i_2/O
                         net (fo=1, routed)           0.590    33.463    btn_db0/P_next_reg[2]_i_2_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    33.587 r  btn_db0/P_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.330    33.917    P_next__0[2]
    SLICE_X56Y65         LDCE                                         r  P_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 4.054ns (45.975%)  route 4.763ns (54.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE                         0.000     0.000 r  vs0/v_sync_reg_reg/C
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/v_sync_reg_reg/Q
                         net (fo=1, routed)           4.763     5.281    VGA_VSYNC_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     8.817 r  VGA_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     8.817    VGA_VSYNC
    R10                                                               r  VGA_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.043ns (52.607%)  route 3.642ns (47.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE                         0.000     0.000 r  vs0/h_sync_reg_reg/C
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.642     4.160    VGA_HSYNC_OBUF
    M13                  OBUF (Prop_obuf_I_O)         3.525     7.685 r  VGA_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.685    VGA_HSYNC
    M13                                                               r  VGA_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 1.666ns (33.618%)  route 3.289ns (66.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=39, routed)          1.937     3.451    vs0/reset_n_IBUF
    SLICE_X57Y60         LUT1 (Prop_lut1_I0_O)        0.152     3.603 r  vs0/h_sync_reg_i_1/O
                         net (fo=32, routed)          1.352     4.954    vs0/reset0
    SLICE_X52Y57         FDRE                                         r  vs0/v_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.435ns  (logic 1.638ns (36.920%)  route 2.798ns (63.080%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=39, routed)          2.230     3.743    vs0/reset_n_IBUF
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.867 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.568     4.435    vs0/mod2_reg_i_1_n_0
    SLICE_X51Y59         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.344ns  (logic 1.638ns (37.693%)  route 2.707ns (62.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=39, routed)          1.968     3.482    vs0/reset_n_IBUF
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.124     3.606 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.739     4.344    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X56Y58         FDRE                                         r  vs0/v_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.302ns  (logic 1.666ns (38.715%)  route 2.637ns (61.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=39, routed)          1.937     3.451    vs0/reset_n_IBUF
    SLICE_X57Y60         LUT1 (Prop_lut1_I0_O)        0.152     3.603 r  vs0/h_sync_reg_i_1/O
                         net (fo=32, routed)          0.699     4.302    vs0/reset0
    SLICE_X50Y59         FDRE                                         r  vs0/h_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.228ns  (logic 1.638ns (38.731%)  route 2.590ns (61.269%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=39, routed)          1.937     3.451    vs0/reset_n_IBUF
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.575 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.653     4.228    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X52Y60         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.226ns (76.143%)  route 0.071ns (23.857%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[8]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=103, routed)         0.071     0.199    vs0/pixel_y[8]
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.098     0.297 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.297    vs0/p_0_in__0[9]
    SLICE_X55Y58         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.246%)  route 0.151ns (44.754%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[7]/C
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=140, routed)         0.151     0.292    vs0/pixel_x[7]
    SLICE_X55Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.337    vs0/p_0_in[9]
    SLICE_X55Y60         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[4]/C
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=118, routed)         0.168     0.309    vs0/pixel_y[4]
    SLICE_X57Y60         LUT5 (Prop_lut5_I4_O)        0.042     0.351 r  vs0/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.351    vs0/p_0_in__0[4]
    SLICE_X57Y60         FDRE                                         r  vs0/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.226ns (56.304%)  route 0.175ns (43.696%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=141, routed)         0.175     0.303    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X55Y60         LUT5 (Prop_lut5_I1_O)        0.098     0.401 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.401    vs0/p_0_in[8]
    SLICE_X55Y60         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[0]/C
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vs0/v_count_reg_reg[0]/Q
                         net (fo=77, routed)          0.200     0.364    vs0/pixel_y[0]
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.409 r  vs0/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    vs0/p_0_in__0[0]
    SLICE_X56Y58         FDRE                                         r  vs0/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.341%)  route 0.270ns (65.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.270     0.411    vs0/pixel_tick
    SLICE_X53Y60         FDRE                                         r  vs0/h_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.341%)  route 0.270ns (65.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.270     0.411    vs0/pixel_tick
    SLICE_X53Y60         FDRE                                         r  vs0/h_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.341%)  route 0.270ns (65.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.270     0.411    vs0/pixel_tick
    SLICE_X53Y60         FDRE                                         r  vs0/h_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.341%)  route 0.270ns (65.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.270     0.411    vs0/pixel_tick
    SLICE_X53Y60         FDRE                                         r  vs0/h_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.540%)  route 0.241ns (56.460%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         0.241     0.382    vs0/pixel_y[5]
    SLICE_X55Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.427 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.427    vs0/p_0_in__0[7]
    SLICE_X55Y58         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.204ns  (logic 17.528ns (56.172%)  route 13.676ns (43.828%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=4 LUT2=5 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          2.376    33.126    btn_db0/CO[0]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    33.439 f  btn_db0/P_next_reg[2]_i_7/O
                         net (fo=6, routed)           0.622    34.061    btn_db1/P_next_reg[1]_i_6
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.185 r  btn_db1/P_next_reg[1]_i_8/O
                         net (fo=1, routed)           0.544    34.728    btn_db0/P_next_reg[1]_i_4_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    34.852 r  btn_db0/P_next_reg[1]_i_6/O
                         net (fo=1, routed)           0.427    35.280    btn_db0/P_next_reg[1]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    35.404 f  btn_db0/P_next_reg[1]_i_4/O
                         net (fo=1, routed)           0.452    35.856    btn_db0/P_next_reg[1]_i_4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124    35.980 r  btn_db0/P_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.332    36.312    P_next__0[1]
    SLICE_X56Y65         LDCE                                         r  P_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.400ns  (logic 17.280ns (56.842%)  route 13.120ns (43.158%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=4 LUT2=5 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 f  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          2.376    33.126    btn_db0/CO[0]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    33.439 r  btn_db0/P_next_reg[2]_i_7/O
                         net (fo=6, routed)           0.500    33.939    btn_db0/hit_bar_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    34.063 f  btn_db0/P_next_reg[0]_i_3/O
                         net (fo=1, routed)           0.992    35.054    btn_db0/P_next_reg[0]_i_3_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I3_O)        0.124    35.178 r  btn_db0/P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    35.508    P_next__0[0]
    SLICE_X57Y65         LDCE                                         r  P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.286ns  (logic 17.280ns (57.057%)  route 13.006ns (42.943%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=4 LUT2=5 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.556     5.108    clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.403     5.967    vs0/ball_region1__21[3]
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.091 r  vs0/ball_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.091    vs0/ball_region1__2_i_7_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.492 r  vs0/ball_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.492    vs0/ball_region1__2_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.845 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     8.608    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    12.627 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    13.819    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    15.835 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.837    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.550 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    17.605    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    19.123 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    20.441    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    20.565 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    21.378    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.502 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    21.502    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.052 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    22.052    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    22.166    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.280 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.280    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.614 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    23.398    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    23.701 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    23.701    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.099 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    24.099    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    24.213    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.526 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    25.385    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    25.691 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    25.691    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.241 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    26.241    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.554 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    27.562    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    27.868 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    27.868    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.401 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    28.401    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.518 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.518    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.635 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.635    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.958 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    29.684    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    29.990 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    29.990    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.522 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.522    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.750 f  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          2.376    33.126    btn_db0/CO[0]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    33.439 r  btn_db0/P_next_reg[2]_i_7/O
                         net (fo=6, routed)           0.787    34.226    btn_db0/hit_bar_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    34.350 r  btn_db0/P_next_reg[2]_i_2/O
                         net (fo=1, routed)           0.590    34.940    btn_db0/P_next_reg[2]_i_2_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    35.064 r  btn_db0/P_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.330    35.393    P_next__0[2]
    SLICE_X56Y65         LDCE                                         r  P_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 3.996ns (47.867%)  route 4.352ns (52.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           4.352     9.912    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    13.452 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.452    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.049ns (49.752%)  route 4.089ns (50.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           4.089     9.714    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    13.244 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.244    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.117ns  (logic 3.980ns (49.027%)  route 4.138ns (50.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           4.138     9.698    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    13.221 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.221    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 3.987ns (49.259%)  route 4.107ns (50.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           4.107     9.668    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    13.199 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.199    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.918ns  (logic 3.974ns (50.187%)  route 3.944ns (49.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.944     9.505    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    13.022 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.022    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 3.982ns (51.067%)  route 3.816ns (48.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.816     9.377    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.526    12.904 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.904    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 3.987ns (51.482%)  route 3.758ns (48.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           3.758     9.319    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         3.531    12.851 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.851    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cur_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.254ns (35.578%)  route 0.460ns (64.422%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  cur_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  cur_level_reg[0]/Q
                         net (fo=4, routed)           0.366     2.002    btn_db0/P_next_reg[0]_i_1_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I1_O)        0.045     2.047 r  btn_db0/P_next_reg[3]_i_6/O
                         net (fo=2, routed)           0.094     2.140    btn_db0/P_next_reg[3]_i_6_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.185 r  btn_db0/P_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.185    P_next__0[3]
    SLICE_X57Y65         LDCE                                         r  P_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.254ns (32.000%)  route 0.540ns (68.000%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X52Y67         FDSE                                         r  P_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDSE (Prop_fdse_C_Q)         0.164     1.633 r  P_reg[0]_rep/Q
                         net (fo=123, routed)         0.380     2.013    btn_db3/P_next_reg[0]_i_1_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.058 r  btn_db3/P_next_reg[0]_i_2/O
                         net (fo=1, routed)           0.050     2.108    btn_db0/P_reg[0]_rep__0
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.153 r  btn_db0/P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     2.263    P_next__0[0]
    SLICE_X57Y65         LDCE                                         r  P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.254ns (31.863%)  route 0.543ns (68.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  score_reg[2]/Q
                         net (fo=7, routed)           0.239     1.875    btn_db0/score[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  btn_db0/P_next_reg[2]_i_2/O
                         net (fo=1, routed)           0.194     2.114    btn_db0/P_next_reg[2]_i_2_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.045     2.159 r  btn_db0/P_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     2.269    P_next__0[2]
    SLICE_X56Y65         LDCE                                         r  P_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.254ns (28.295%)  route 0.644ns (71.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  score_reg[2]/Q
                         net (fo=7, routed)           0.231     1.867    btn_db0/score[2]
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.912 f  btn_db0/P_next_reg[1]_i_3/O
                         net (fo=2, routed)           0.300     2.212    btn_db0/P_next_reg[1]_i_3_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.257 r  btn_db0/P_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     2.369    P_next__0[1]
    SLICE_X56Y65         LDCE                                         r  P_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.405ns (56.984%)  route 1.060ns (43.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           1.060     2.698    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.939 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.939    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.408ns (53.776%)  route 1.210ns (46.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           1.210     2.848    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     4.091 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.091    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.373ns (51.107%)  route 1.314ns (48.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           1.314     2.929    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     4.162 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.162    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.367ns (50.651%)  route 1.332ns (49.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.332     2.947    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     4.174 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.174    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.386ns (51.352%)  route 1.313ns (48.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           1.313     2.929    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     4.174 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.174    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.388ns (51.146%)  route 1.325ns (48.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           1.325     2.940    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     4.187 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.187    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           930 Endpoints
Min Delay           930 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_pos_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.575ns  (logic 20.652ns (46.331%)  route 23.923ns (53.669%))
  Logic Levels:           48  (CARRY4=20 DSP48E1=4 FDRE=1 LUT2=5 LUT3=4 LUT4=3 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    36.216    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    36.340 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    36.652    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    36.776 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    37.459    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    37.583 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    38.599    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    38.723 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    38.723    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.273 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.273    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.501 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.075    40.576    snake_pos_reg[199]_i_61_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I3_O)        0.313    40.889 r  snake_pos[31]_i_18/O
                         net (fo=2, routed)           0.530    41.418    snake_pos[31]_i_18_n_0
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    41.542 r  snake_pos[23]_i_16/O
                         net (fo=2, routed)           0.703    42.246    snake_pos[23]_i_16_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    42.370 r  snake_pos[19]_i_16/O
                         net (fo=2, routed)           0.731    43.101    snake_pos[19]_i_16_n_0
    SLICE_X55Y89         LUT4 (Prop_lut4_I3_O)        0.124    43.225 r  snake_pos[17]_i_13/O
                         net (fo=1, routed)           0.154    43.379    snake_pos19_in[17]
    SLICE_X55Y89         LUT4 (Prop_lut4_I1_O)        0.124    43.503 r  snake_pos[17]_i_9/O
                         net (fo=1, routed)           0.522    44.024    snake_pos[17]_i_9_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124    44.148 r  snake_pos[17]_i_3/O
                         net (fo=1, routed)           0.302    44.451    snake_pos[17]_i_3_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I3_O)        0.124    44.575 r  snake_pos[17]_i_1/O
                         net (fo=1, routed)           0.000    44.575    snake_pos[17]_i_1_n_0
    SLICE_X58Y88         FDRE                                         r  snake_pos_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.502     4.873    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  snake_pos_reg[17]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_VPOS_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.563ns  (logic 20.642ns (46.321%)  route 23.921ns (53.679%))
  Logic Levels:           48  (CARRY4=21 DSP48E1=4 FDRE=1 LUT2=6 LUT3=4 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.159    35.789    snake_pos[2]_i_82_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.124    35.913 r  snake_VPOS[199]_i_202/O
                         net (fo=1, routed)           0.298    36.211    snake_VPOS[199]_i_202_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  snake_VPOS[199]_i_156/O
                         net (fo=2, routed)           0.799    37.134    snake_VPOS[199]_i_156_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    37.258 r  snake_VPOS[193]_i_31/O
                         net (fo=5, routed)           0.711    37.969    snake_VPOS[193]_i_31_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124    38.093 r  snake_VPOS[193]_i_25/O
                         net (fo=10, routed)          1.272    39.365    snake_VPOS[193]_i_25_n_0
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.124    39.489 r  snake_VPOS[5]_i_14/O
                         net (fo=1, routed)           0.000    39.489    snake_VPOS[5]_i_14_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.039 r  snake_VPOS_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.039    snake_VPOS_reg[5]_i_9_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.153 r  snake_VPOS_reg[199]_i_79/CO[3]
                         net (fo=1, routed)           0.000    40.153    snake_VPOS_reg[199]_i_79_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.381 f  snake_VPOS_reg[199]_i_40/CO[2]
                         net (fo=147, routed)         1.078    41.459    snake_VPOS_reg[199]_i_40_n_1
    SLICE_X2Y119         LUT6 (Prop_lut6_I4_O)        0.313    41.772 r  snake_VPOS[46]_i_12/O
                         net (fo=3, routed)           0.465    42.238    snake_VPOS[46]_i_12_n_0
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.124    42.362 r  snake_VPOS[38]_i_13/O
                         net (fo=2, routed)           0.296    42.658    snake_VPOS[38]_i_13_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124    42.782 r  snake_VPOS[34]_i_9/O
                         net (fo=2, routed)           0.886    43.667    snake_VPOS[34]_i_9_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I3_O)        0.124    43.791 r  snake_VPOS[34]_i_3/O
                         net (fo=1, routed)           0.648    44.439    snake_VPOS032_out[34]
    SLICE_X13Y122        LUT6 (Prop_lut6_I3_O)        0.124    44.563 r  snake_VPOS[34]_i_1/O
                         net (fo=1, routed)           0.000    44.563    snake_VPOS[34]_i_1_n_0
    SLICE_X13Y122        FDSE                                         r  snake_VPOS_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.598     4.969    clk_IBUF_BUFG
    SLICE_X13Y122        FDSE                                         r  snake_VPOS_reg[34]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_VPOS_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.559ns  (logic 20.642ns (46.325%)  route 23.917ns (53.675%))
  Logic Levels:           48  (CARRY4=21 DSP48E1=4 FDRE=1 LUT2=6 LUT3=4 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.159    35.789    snake_pos[2]_i_82_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.124    35.913 r  snake_VPOS[199]_i_202/O
                         net (fo=1, routed)           0.298    36.211    snake_VPOS[199]_i_202_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  snake_VPOS[199]_i_156/O
                         net (fo=2, routed)           0.799    37.134    snake_VPOS[199]_i_156_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    37.258 r  snake_VPOS[193]_i_31/O
                         net (fo=5, routed)           0.711    37.969    snake_VPOS[193]_i_31_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124    38.093 r  snake_VPOS[193]_i_25/O
                         net (fo=10, routed)          1.272    39.365    snake_VPOS[193]_i_25_n_0
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.124    39.489 r  snake_VPOS[5]_i_14/O
                         net (fo=1, routed)           0.000    39.489    snake_VPOS[5]_i_14_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.039 r  snake_VPOS_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.039    snake_VPOS_reg[5]_i_9_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.153 r  snake_VPOS_reg[199]_i_79/CO[3]
                         net (fo=1, routed)           0.000    40.153    snake_VPOS_reg[199]_i_79_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.381 f  snake_VPOS_reg[199]_i_40/CO[2]
                         net (fo=147, routed)         1.013    41.394    snake_VPOS_reg[199]_i_40_n_1
    SLICE_X2Y116         LUT6 (Prop_lut6_I4_O)        0.313    41.707 r  snake_VPOS[78]_i_15/O
                         net (fo=3, routed)           0.780    42.487    snake_VPOS[78]_i_15_n_0
    SLICE_X3Y120         LUT3 (Prop_lut3_I0_O)        0.124    42.611 r  snake_VPOS[74]_i_15/O
                         net (fo=1, routed)           0.444    43.056    snake_VPOS[74]_i_15_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.124    43.180 r  snake_VPOS[74]_i_8/O
                         net (fo=2, routed)           0.730    43.909    snake_VPOS[74]_i_8_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I3_O)        0.124    44.033 r  snake_VPOS[74]_i_3/O
                         net (fo=1, routed)           0.402    44.435    snake_VPOS032_out[74]
    SLICE_X13Y120        LUT6 (Prop_lut6_I3_O)        0.124    44.559 r  snake_VPOS[74]_i_1/O
                         net (fo=1, routed)           0.000    44.559    snake_VPOS[74]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  snake_VPOS_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.601     4.972    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  snake_VPOS_reg[74]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_pos_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.555ns  (logic 20.528ns (46.074%)  route 24.027ns (53.926%))
  Logic Levels:           47  (CARRY4=20 DSP48E1=4 FDRE=1 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    36.216    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    36.340 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    36.652    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    36.776 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    37.459    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    37.583 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    38.599    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    38.723 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    38.723    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.273 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.273    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.501 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.041    40.542    snake_pos_reg[199]_i_61_n_1
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.313    40.855 r  snake_pos[115]_i_16/O
                         net (fo=4, routed)           0.876    41.731    snake_pos[115]_i_16_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.124    41.855 r  snake_pos[107]_i_15/O
                         net (fo=2, routed)           0.805    42.661    snake_pos[107]_i_15_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    42.785 r  snake_pos[107]_i_13/O
                         net (fo=1, routed)           0.355    43.139    snake_pos19_in[107]
    SLICE_X50Y88         LUT4 (Prop_lut4_I1_O)        0.124    43.263 r  snake_pos[107]_i_9/O
                         net (fo=1, routed)           0.591    43.855    snake_pos[107]_i_9_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.124    43.979 r  snake_pos[107]_i_3/O
                         net (fo=1, routed)           0.452    44.431    snake_pos[107]_i_3_n_0
    SLICE_X50Y87         LUT4 (Prop_lut4_I3_O)        0.124    44.555 r  snake_pos[107]_i_1/O
                         net (fo=1, routed)           0.000    44.555    snake_pos[107]_i_1_n_0
    SLICE_X50Y87         FDRE                                         r  snake_pos_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  snake_pos_reg[107]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_pos_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.546ns  (logic 20.528ns (46.083%)  route 24.018ns (53.917%))
  Logic Levels:           47  (CARRY4=20 DSP48E1=4 FDRE=1 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    36.216    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    36.340 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    36.652    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    36.776 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    37.459    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    37.583 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    38.599    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    38.723 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    38.723    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.273 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.273    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.501 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.050    40.551    snake_pos_reg[199]_i_61_n_1
    SLICE_X42Y92         LUT5 (Prop_lut5_I4_O)        0.313    40.864 r  snake_pos[189]_i_24/O
                         net (fo=18, routed)          1.110    41.974    snake_pos[189]_i_24_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124    42.098 r  snake_pos[188]_i_20/O
                         net (fo=2, routed)           0.502    42.600    snake_pos[188]_i_20_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I3_O)        0.124    42.724 r  snake_pos[186]_i_15/O
                         net (fo=1, routed)           0.360    43.083    snake_pos19_in[186]
    SLICE_X42Y85         LUT4 (Prop_lut4_I1_O)        0.124    43.207 r  snake_pos[186]_i_9/O
                         net (fo=1, routed)           0.638    43.846    snake_pos[186]_i_9_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124    43.970 r  snake_pos[186]_i_3/O
                         net (fo=1, routed)           0.452    44.422    snake_pos[186]_i_3_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.124    44.546 r  snake_pos[186]_i_1/O
                         net (fo=1, routed)           0.000    44.546    snake_pos[186]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  snake_pos_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.429     4.800    clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  snake_pos_reg[186]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_VPOS_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.534ns  (logic 20.642ns (46.351%)  route 23.892ns (53.649%))
  Logic Levels:           48  (CARRY4=21 DSP48E1=4 FDRE=1 LUT2=6 LUT3=4 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.159    35.789    snake_pos[2]_i_82_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.124    35.913 r  snake_VPOS[199]_i_202/O
                         net (fo=1, routed)           0.298    36.211    snake_VPOS[199]_i_202_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  snake_VPOS[199]_i_156/O
                         net (fo=2, routed)           0.799    37.134    snake_VPOS[199]_i_156_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    37.258 r  snake_VPOS[193]_i_31/O
                         net (fo=5, routed)           0.711    37.969    snake_VPOS[193]_i_31_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124    38.093 r  snake_VPOS[193]_i_25/O
                         net (fo=10, routed)          1.272    39.365    snake_VPOS[193]_i_25_n_0
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.124    39.489 r  snake_VPOS[5]_i_14/O
                         net (fo=1, routed)           0.000    39.489    snake_VPOS[5]_i_14_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.039 r  snake_VPOS_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.039    snake_VPOS_reg[5]_i_9_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.153 r  snake_VPOS_reg[199]_i_79/CO[3]
                         net (fo=1, routed)           0.000    40.153    snake_VPOS_reg[199]_i_79_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.381 f  snake_VPOS_reg[199]_i_40/CO[2]
                         net (fo=147, routed)         1.035    41.416    snake_VPOS_reg[199]_i_40_n_1
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.313    41.729 r  snake_VPOS[143]_i_16/O
                         net (fo=3, routed)           0.739    42.468    snake_VPOS[143]_i_16_n_0
    SLICE_X12Y113        LUT3 (Prop_lut3_I2_O)        0.124    42.592 r  snake_VPOS[135]_i_14/O
                         net (fo=2, routed)           0.681    43.273    snake_VPOS[135]_i_14_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    43.397 r  snake_VPOS[131]_i_9/O
                         net (fo=2, routed)           0.325    43.721    snake_VPOS[131]_i_9_n_0
    SLICE_X16Y113        LUT5 (Prop_lut5_I1_O)        0.124    43.845 r  snake_VPOS[129]_i_3/O
                         net (fo=1, routed)           0.565    44.410    snake_VPOS032_out[129]
    SLICE_X18Y111        LUT6 (Prop_lut6_I3_O)        0.124    44.534 r  snake_VPOS[129]_i_1/O
                         net (fo=1, routed)           0.000    44.534    snake_VPOS[129]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  snake_VPOS_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.608     4.979    clk_IBUF_BUFG
    SLICE_X18Y111        FDRE                                         r  snake_VPOS_reg[129]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_VPOS_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.504ns  (logic 20.652ns (46.405%)  route 23.852ns (53.595%))
  Logic Levels:           48  (CARRY4=20 DSP48E1=4 FDRE=1 LUT2=7 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.159    35.789    snake_pos[2]_i_82_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.124    35.913 r  snake_VPOS[199]_i_202/O
                         net (fo=1, routed)           0.298    36.211    snake_VPOS[199]_i_202_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  snake_VPOS[199]_i_156/O
                         net (fo=2, routed)           0.799    37.134    snake_VPOS[199]_i_156_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    37.258 r  snake_VPOS[193]_i_31/O
                         net (fo=5, routed)           0.711    37.969    snake_VPOS[193]_i_31_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124    38.093 r  snake_VPOS[193]_i_25/O
                         net (fo=10, routed)          0.459    38.552    snake_VPOS[193]_i_25_n_0
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124    38.676 r  snake_VPOS[192]_i_34/O
                         net (fo=1, routed)           0.000    38.676    snake_VPOS[192]_i_34_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.226 r  snake_VPOS_reg[192]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.226    snake_VPOS_reg[192]_i_26_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.465 r  snake_VPOS_reg[197]_i_34/O[2]
                         net (fo=4, routed)           1.053    40.518    snake_VPOS_reg[197]_i_34_n_5
    SLICE_X22Y112        LUT4 (Prop_lut4_I0_O)        0.302    40.820 r  snake_VPOS[198]_i_57/O
                         net (fo=1, routed)           0.162    40.982    snake_VPOS[198]_i_57_n_0
    SLICE_X22Y112        LUT6 (Prop_lut6_I5_O)        0.124    41.106 r  snake_VPOS[198]_i_46/O
                         net (fo=5, routed)           1.471    42.576    snake_VPOS[198]_i_46_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I0_O)        0.124    42.700 r  snake_VPOS[198]_i_34/O
                         net (fo=2, routed)           0.322    43.022    snake_VPOS[198]_i_34_n_0
    SLICE_X2Y124         LUT2 (Prop_lut2_I1_O)        0.124    43.146 r  snake_VPOS[198]_i_17/O
                         net (fo=1, routed)           0.680    43.826    snake_VPOS126_in[198]
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124    43.950 r  snake_VPOS[198]_i_7/O
                         net (fo=1, routed)           0.429    44.380    snake_VPOS[198]_i_7_n_0
    SLICE_X1Y124         LUT6 (Prop_lut6_I5_O)        0.124    44.504 r  snake_VPOS[198]_i_1/O
                         net (fo=1, routed)           0.000    44.504    snake_VPOS[198]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  snake_VPOS_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.663     5.034    clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  snake_VPOS_reg[198]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_pos_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.485ns  (logic 20.528ns (46.146%)  route 23.957ns (53.854%))
  Logic Levels:           47  (CARRY4=20 DSP48E1=4 FDRE=1 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    36.216    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    36.340 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    36.652    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    36.776 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    37.459    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    37.583 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    38.599    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    38.723 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    38.723    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.273 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.273    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.501 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.073    40.574    snake_pos_reg[199]_i_61_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.313    40.887 r  snake_pos[147]_i_16/O
                         net (fo=4, routed)           0.822    41.709    snake_pos[147]_i_16_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    41.833 r  snake_pos[147]_i_15/O
                         net (fo=2, routed)           0.687    42.520    snake_pos[147]_i_15_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.124    42.644 r  snake_pos[147]_i_13/O
                         net (fo=1, routed)           0.468    43.112    snake_pos19_in[147]
    SLICE_X54Y92         LUT4 (Prop_lut4_I1_O)        0.124    43.236 r  snake_pos[147]_i_9/O
                         net (fo=1, routed)           0.846    44.082    snake_pos[147]_i_9_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    44.206 r  snake_pos[147]_i_3/O
                         net (fo=1, routed)           0.154    44.361    snake_pos[147]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.124    44.485 r  snake_pos[147]_i_1/O
                         net (fo=1, routed)           0.000    44.485    snake_pos[147]_i_1_n_0
    SLICE_X59Y90         FDRE                                         r  snake_pos_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.503     4.874    clk_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  snake_pos_reg[147]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_pos_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.471ns  (logic 20.528ns (46.161%)  route 23.943ns (53.839%))
  Logic Levels:           47  (CARRY4=20 DSP48E1=4 FDRE=1 LUT2=5 LUT3=3 LUT4=3 LUT5=7 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.586    36.216    snake_pos[2]_i_82_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124    36.340 f  snake_pos[199]_i_117/O
                         net (fo=3, routed)           0.312    36.652    snake_pos[199]_i_117_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124    36.776 f  snake_pos[197]_i_45/O
                         net (fo=1, routed)           0.683    37.459    snake_pos[197]_i_45_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.124    37.583 f  snake_pos[197]_i_36/O
                         net (fo=9, routed)           1.016    38.599    snake_pos[197]_i_36_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.124    38.723 r  snake_pos[199]_i_94/O
                         net (fo=1, routed)           0.000    38.723    snake_pos[199]_i_94_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.273 r  snake_pos_reg[199]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.273    snake_pos_reg[199]_i_63_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.501 f  snake_pos_reg[199]_i_61/CO[2]
                         net (fo=143, routed)         1.050    40.551    snake_pos_reg[199]_i_61_n_1
    SLICE_X42Y92         LUT5 (Prop_lut5_I4_O)        0.313    40.864 r  snake_pos[189]_i_24/O
                         net (fo=18, routed)          0.833    41.697    snake_pos[189]_i_24_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124    41.821 r  snake_pos[179]_i_18/O
                         net (fo=2, routed)           0.670    42.491    snake_pos[179]_i_18_n_0
    SLICE_X51Y91         LUT4 (Prop_lut4_I3_O)        0.124    42.615 r  snake_pos[177]_i_15/O
                         net (fo=1, routed)           0.601    43.216    snake_pos19_in[177]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.124    43.340 r  snake_pos[177]_i_9/O
                         net (fo=1, routed)           0.431    43.771    snake_pos[177]_i_9_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    43.895 r  snake_pos[177]_i_3/O
                         net (fo=1, routed)           0.452    44.347    snake_pos[177]_i_3_n_0
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    44.471 r  snake_pos[177]_i_1/O
                         net (fo=1, routed)           0.000    44.471    snake_pos[177]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  snake_pos_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  snake_pos_reg[177]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_VPOS_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.466ns  (logic 20.642ns (46.422%)  route 23.824ns (53.578%))
  Logic Levels:           48  (CARRY4=21 DSP48E1=4 FDRE=1 LUT2=6 LUT3=4 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=117, routed)         3.999     4.455    vs0/pixel_y[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  vs0/ball_region1__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    vs0/ball_region1__2_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  vs0/ball_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.129    vs0/ball_region1__2_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.368 r  vs0/ball_region1_i_1/O[2]
                         net (fo=638, routed)         1.763     7.131    vs0_n_31
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      4.019    11.150 r  ball_region1/P[17]
                         net (fo=1, routed)           1.191    12.342    ball_region1_n_88
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    14.358 r  ball_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    14.360    ball_region1__15_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.073 r  ball_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.056    16.129    ball_region1__16_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.647 r  ball_region1__17/P[13]
                         net (fo=8, routed)           1.317    18.964    vs0/p_14_in[30]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.088 r  vs0/ball_x_pos[9]_i_949/O
                         net (fo=2, routed)           0.813    19.901    vs0/ball_x_pos[9]_i_949_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124    20.025 r  vs0/ball_x_pos[9]_i_953/O
                         net (fo=1, routed)           0.000    20.025    vs0/ball_x_pos[9]_i_953_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.575 r  vs0/ball_x_pos_reg[9]_i_790/CO[3]
                         net (fo=1, routed)           0.000    20.575    vs0/ball_x_pos_reg[9]_i_790_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.689 r  vs0/ball_x_pos_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    20.689    vs0/ball_x_pos_reg[9]_i_656_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.803 r  vs0/ball_x_pos_reg[9]_i_642/CO[3]
                         net (fo=1, routed)           0.000    20.803    vs0/ball_x_pos_reg[9]_i_642_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.137 r  vs0/ball_x_pos_reg[9]_i_527/O[1]
                         net (fo=2, routed)           0.785    21.922    vs0/ball_x_pos_reg[9]_i_527_n_6
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.303    22.225 r  vs0/ball_x_pos[9]_i_644/O
                         net (fo=1, routed)           0.000    22.225    vs0/ball_x_pos[9]_i_644_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.623 r  vs0/ball_x_pos_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    22.623    vs0/ball_x_pos_reg[9]_i_492_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  vs0/ball_x_pos_reg[9]_i_396/CO[3]
                         net (fo=1, routed)           0.000    22.737    vs0/ball_x_pos_reg[9]_i_396_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.050 r  vs0/ball_x_pos_reg[9]_i_390/O[3]
                         net (fo=1, routed)           0.858    23.908    vs0/ball_x_pos_reg[9]_i_390_n_4
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.306    24.214 r  vs0/ball_x_pos[9]_i_404/O
                         net (fo=1, routed)           0.000    24.214    vs0/ball_x_pos[9]_i_404_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.764 r  vs0/ball_x_pos_reg[9]_i_301/CO[3]
                         net (fo=1, routed)           0.000    24.764    vs0/ball_x_pos_reg[9]_i_301_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.077 r  vs0/ball_x_pos_reg[9]_i_296/O[3]
                         net (fo=1, routed)           1.008    26.085    vs0/ball_x_pos_reg[9]_i_296_n_4
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.306    26.391 r  vs0/ball_x_pos[9]_i_178/O
                         net (fo=1, routed)           0.000    26.391    vs0/ball_x_pos[9]_i_178_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.924 r  vs0/ball_x_pos_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.924    vs0/ball_x_pos_reg[9]_i_96_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.041 r  vs0/ball_x_pos_reg[9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.041    vs0/ball_x_pos_reg[9]_i_50_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.158 r  vs0/ball_x_pos_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.158    vs0/ball_x_pos_reg[9]_i_49_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.481 f  vs0/ball_x_pos_reg[9]_i_31/O[1]
                         net (fo=1, routed)           0.725    28.207    vs0/ball_region0[121]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.306    28.513 r  vs0/ball_x_pos[9]_i_21/O
                         net (fo=1, routed)           0.000    28.513    vs0/ball_x_pos[9]_i_21_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.045 r  vs0/ball_x_pos_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.045    vs0/ball_x_pos_reg[9]_i_9_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.273 r  vs0/ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=12, routed)          0.873    30.145    ball_region
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.313    30.458 r  ball_x_pos[9]_i_2/O
                         net (fo=439, routed)         0.485    30.943    score0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124    31.067 r  snake_node[3]_i_2/O
                         net (fo=37, routed)          1.264    32.332    snake_node[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124    32.456 r  snake_pos[2]_i_43/O
                         net (fo=1, routed)           0.000    32.456    snake_pos[2]_i_43_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.036 r  snake_pos_reg[2]_i_25/O[2]
                         net (fo=4, routed)           0.582    33.618    snake_VPOS6[4]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.302    33.920 r  snake_pos[2]_i_92/O
                         net (fo=53, routed)          0.586    34.506    snake_pos[2]_i_92_n_0
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.124    34.630 r  snake_pos[2]_i_82/O
                         net (fo=135, routed)         1.159    35.789    snake_pos[2]_i_82_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.124    35.913 r  snake_VPOS[199]_i_202/O
                         net (fo=1, routed)           0.298    36.211    snake_VPOS[199]_i_202_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  snake_VPOS[199]_i_156/O
                         net (fo=2, routed)           0.799    37.134    snake_VPOS[199]_i_156_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    37.258 r  snake_VPOS[193]_i_31/O
                         net (fo=5, routed)           0.711    37.969    snake_VPOS[193]_i_31_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124    38.093 r  snake_VPOS[193]_i_25/O
                         net (fo=10, routed)          1.272    39.365    snake_VPOS[193]_i_25_n_0
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.124    39.489 r  snake_VPOS[5]_i_14/O
                         net (fo=1, routed)           0.000    39.489    snake_VPOS[5]_i_14_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.039 r  snake_VPOS_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.039    snake_VPOS_reg[5]_i_9_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.153 r  snake_VPOS_reg[199]_i_79/CO[3]
                         net (fo=1, routed)           0.000    40.153    snake_VPOS_reg[199]_i_79_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.381 f  snake_VPOS_reg[199]_i_40/CO[2]
                         net (fo=147, routed)         0.809    41.190    snake_VPOS_reg[199]_i_40_n_1
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.313    41.503 r  snake_VPOS[79]_i_15/O
                         net (fo=3, routed)           0.645    42.148    snake_VPOS[79]_i_15_n_0
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.124    42.272 r  snake_VPOS[75]_i_15/O
                         net (fo=1, routed)           0.647    42.919    snake_VPOS[75]_i_15_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I5_O)        0.124    43.043 r  snake_VPOS[75]_i_8/O
                         net (fo=2, routed)           0.772    43.815    snake_VPOS[75]_i_8_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.124    43.939 r  snake_VPOS[75]_i_3/O
                         net (fo=1, routed)           0.403    44.342    snake_VPOS032_out[75]
    SLICE_X11Y110        LUT6 (Prop_lut6_I3_O)        0.124    44.466 r  snake_VPOS[75]_i_1/O
                         net (fo=1, routed)           0.000    44.466    snake_VPOS[75]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  snake_VPOS_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.610     4.981    clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snake_VPOS_reg[75]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cover_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=117, routed)         0.124     0.265    pixel_x[2]
    SLICE_X53Y59         FDRE                                         r  pixel_addr_cover_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  pixel_addr_cover_reg[1]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.526%)  route 0.207ns (59.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.207     0.348    pixel_tick
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.526%)  route 0.207ns (59.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.207     0.348    pixel_tick
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.526%)  route 0.207ns (59.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.207     0.348    pixel_tick
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cover_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.773%)  route 0.187ns (53.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=161, routed)         0.187     0.351    pixel_x[1]
    SLICE_X53Y59         FDRE                                         r  pixel_addr_cover_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  pixel_addr_cover_reg[0]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cover_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.895%)  route 0.212ns (60.105%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[4]/C
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=69, routed)          0.212     0.353    pixel_x[4]
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[3]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.219     0.360    pixel_tick
    SLICE_X49Y60         FDRE                                         r  rgb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cover_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.105%)  route 0.229ns (61.895%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[3]/C
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=113, routed)         0.229     0.370    pixel_x[3]
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[2]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cover_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.328%)  route 0.237ns (62.672%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=146, routed)         0.237     0.378    pixel_x[5]
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[4]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cover_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.067%)  route 0.271ns (67.933%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=141, routed)         0.271     0.399    pixel_x[6]
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  pixel_addr_cover_reg[5]/C





