# Preface
This is a project about graduation thesis.

## sys/sys.src
Include all verilog sources files about constructing a SoC and simulation files on it.

## backend
Documents about how to transfer the user-defined isa on llvm backend.

# Instructions

# Micro-Architecture Design

# Outter Devices
