// Seed: 197075426
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    output supply1 id_14
);
  assign id_6 = 1;
  wire id_16;
  assign id_5 = 1;
  supply1 id_17 = id_12;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
