@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\And_Gate_LUT.v":1:7:1:14|Synthesizing module and_gate in library work.
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\And_Gate_LUT.v":1:7:1:14|Selected library: work cell: and_gate view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\And_Gate_LUT.v":1:7:1:14|Selected library: work cell: and_gate view verilog as top level

