###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:22:30 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.003
  Arrival Time                  1.685
  Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.318 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.318 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.768 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.771 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    1.276 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    1.278 | 
     | Delay2_reg_reg[0][8]/Q |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.725 |   1.685 |    2.003 | 
     | Delay2_reg_reg[1][8]/D |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   1.685 |    2.003 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.318 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.318 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.133 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.135 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.654 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.658 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.003
  Arrival Time                  1.686
  Slack Time                   -0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.317 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.317 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.767 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.770 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    1.275 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    1.277 | 
     | Delay2_reg_reg[0][3]/Q |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.726 |   1.686 |    2.003 | 
     | Delay2_reg_reg[1][3]/D |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   1.686 |    2.003 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.317 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.317 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.134 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.136 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.655 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.659 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.995
  Arrival Time                  1.688
  Slack Time                   -0.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.307 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.307 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.757 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.760 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    1.270 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    1.275 | 
     | Delay2_reg_reg[0][20]/Q |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.720 |   1.688 |    1.995 | 
     | Delay2_reg_reg[1][20]/D |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.000 |   1.688 |    1.995 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.307 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.307 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.144 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.146 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.657 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.661 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.985
  Arrival Time                  1.679
  Slack Time                   -0.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.306 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.306 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.756 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.760 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.958 |    1.265 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    1.266 | 
     | Delay2_reg_reg[0][5]/Q |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.719 |   1.679 |    1.985 | 
     | Delay2_reg_reg[1][5]/D |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.306 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.306 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.144 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.148 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.652 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    0.653 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.986
  Arrival Time                  1.679
  Slack Time                   -0.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.306 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.306 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.756 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.760 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    1.265 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.002 |   0.960 |    1.266 | 
     | Delay2_reg_reg[0][2]/Q |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.719 |   1.679 |    1.986 | 
     | Delay2_reg_reg[1][2]/D |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.986 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.306 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.306 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.144 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.148 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.652 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    0.654 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.985
  Arrival Time                  1.679
  Slack Time                   -0.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.306 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.306 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.756 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.760 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    1.264 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    1.266 | 
     | Delay2_reg_reg[0][6]/Q |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.720 |   1.679 |    1.985 | 
     | Delay2_reg_reg[1][6]/D |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.306 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.306 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.144 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.148 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.653 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    0.654 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.003
  Arrival Time                  1.698
  Slack Time                   -0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.305 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.305 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.755 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.003 |   0.453 |    0.758 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.519 |   0.972 |    1.277 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.976 |    1.281 | 
     | Delay2_reg_reg[0][9]/Q |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.723 |   1.698 |    2.003 | 
     | Delay2_reg_reg[1][9]/D |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   1.698 |    2.003 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.305 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.305 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.145 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.148 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.667 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.671 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.995
  Arrival Time                  1.690
  Slack Time                   -0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.304 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.304 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.755 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.757 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    1.268 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    1.272 | 
     | Delay2_reg_reg[0][21]/Q |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.722 |   1.690 |    1.995 | 
     | Delay2_reg_reg[1][21]/D |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.000 |   1.690 |    1.995 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.304 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.304 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.146 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.149 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.659 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.664 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.991
  Arrival Time                  1.687
  Slack Time                   -0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.304 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.304 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.754 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.757 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    1.266 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    1.269 | 
     | Delay2_reg_reg[0][12]/Q |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.722 |   1.687 |    1.991 | 
     | Delay2_reg_reg[1][12]/D |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.991 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.304 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.304 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.146 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.149 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.658 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.661 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.991
  Arrival Time                  1.687
  Slack Time                   -0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.304 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.304 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.754 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.757 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    1.266 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    1.269 | 
     | Delay2_reg_reg[0][15]/Q |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.722 |   1.687 |    1.991 | 
     | Delay2_reg_reg[1][15]/D |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.991 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.304 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.304 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.146 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.149 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.658 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.661 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.991
  Arrival Time                  1.687
  Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.303 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.303 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.754 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.756 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    1.266 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.002 |   0.964 |    1.268 | 
     | Delay2_reg_reg[0][14]/Q |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.723 |   1.687 |    1.991 | 
     | Delay2_reg_reg[1][14]/D |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.991 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.303 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.303 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.147 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.149 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.659 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.965 |    0.661 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.985
  Arrival Time                  1.683
  Slack Time                   -0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.302 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.302 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.752 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.755 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    1.260 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    1.261 | 
     | Delay2_reg_reg[0][4]/Q |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.724 |   1.683 |    1.985 | 
     | Delay2_reg_reg[1][4]/D |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   1.683 |    1.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.302 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.302 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.149 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.152 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.657 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    0.658 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.994
  Arrival Time                  1.693
  Slack Time                   -0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.301 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.301 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.751 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.754 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    1.265 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    1.269 | 
     | Delay2_reg_reg[0][18]/Q |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.725 |   1.693 |    1.994 | 
     | Delay2_reg_reg[1][18]/D |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.000 |   1.693 |    1.994 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.301 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.301 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.149 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.152 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.662 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.667 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.991
  Arrival Time                  1.690
  Slack Time                   -0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.300 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.300 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.751 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.753 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    1.263 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    1.265 | 
     | Delay2_reg_reg[0][13]/Q |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.725 |   1.690 |    1.991 | 
     | Delay2_reg_reg[1][13]/D |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.000 |   1.690 |    1.991 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.300 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.300 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.150 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.152 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.662 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.664 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.994
  Arrival Time                  1.694
  Slack Time                   -0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.300 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.300 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.750 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.753 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    1.263 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.967 |    1.267 | 
     | Delay2_reg_reg[0][17]/Q |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.726 |   1.694 |    1.994 | 
     | Delay2_reg_reg[1][17]/D |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.000 |   1.694 |    1.994 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.300 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.300 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.150 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.153 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.664 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.668 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.994
  Arrival Time                  1.694
  Slack Time                   -0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.300 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.300 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.750 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.752 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    1.263 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    1.267 | 
     | Delay2_reg_reg[0][19]/Q |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.726 |   1.694 |    1.994 | 
     | Delay2_reg_reg[1][19]/D |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.000 |   1.694 |    1.994 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.300 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.300 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.151 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.153 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.664 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.668 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.984
  Arrival Time                  1.691
  Slack Time                   -0.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.293 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.293 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.744 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |    0.747 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.958 |    1.252 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    1.253 | 
     | Delay2_reg_reg[0][7]/Q |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.731 |   1.691 |    1.984 | 
     | Delay2_reg_reg[1][7]/D |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   1.691 |    1.984 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.293 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.293 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.157 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.160 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.665 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    0.666 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.990
  Arrival Time                  1.699
  Slack Time                   -0.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.292 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.292 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.742 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.744 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    1.254 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    1.257 | 
     | Delay2_reg_reg[0][11]/Q |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.734 |   1.699 |    1.990 | 
     | Delay2_reg_reg[1][11]/D |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.000 |   1.699 |    1.990 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.291 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.291 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.159 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.161 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.671 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.674 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.990
  Arrival Time                  1.701
  Slack Time                   -0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.290 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.290 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.740 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.742 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    1.252 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    1.255 | 
     | Delay2_reg_reg[0][10]/Q |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.735 |   1.701 |    1.990 | 
     | Delay2_reg_reg[1][10]/D |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.000 |   1.701 |    1.990 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.290 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.290 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.161 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.163 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.673 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.676 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.986
  Arrival Time                  1.699
  Slack Time                   -0.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.287 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.287 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.737 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.003 |   0.453 |    0.740 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.519 |   0.972 |    1.259 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.976 |    1.263 | 
     | Delay2_reg_reg[0][1]/Q |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.723 |   1.699 |    1.986 | 
     | Delay2_reg_reg[1][1]/D |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.000 |   1.699 |    1.986 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.287 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.287 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.163 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.167 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.672 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    0.673 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.000
  Arrival Time                  1.714
  Slack Time                   -0.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.286 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |    0.286 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.736 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.739 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    1.255 | 
     | Delay_out1_reg[20]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    1.260 | 
     | Delay_out1_reg[20]/Q  |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.740 |   1.714 |    2.000 | 
     | Delay1_out1_reg[20]/D |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.000 |   1.714 |    2.000 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.286 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.286 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.165 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.168 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.684 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    0.689 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.986
  Arrival Time                  1.701
  Slack Time                   -0.285
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.285 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |    0.285 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |    0.735 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.003 |   0.453 |    0.738 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.519 |   0.972 |    1.257 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.976 |    1.261 | 
     | Delay2_reg_reg[0][0]/Q |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.725 |   1.701 |    1.986 | 
     | Delay2_reg_reg[1][0]/D |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.000 |   1.701 |    1.986 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.285 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.285 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.165 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.169 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    0.674 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    0.675 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.991
  Arrival Time                  1.709
  Slack Time                   -0.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.282 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |    0.282 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |    0.733 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |    0.735 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    1.246 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.003 |   0.967 |    1.249 | 
     | Delay2_reg_reg[0][16]/Q |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.742 |   1.709 |    1.991 | 
     | Delay2_reg_reg[1][16]/D |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.000 |   1.709 |    1.991 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.282 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.282 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.168 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.170 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.681 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    0.684 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.989
  Arrival Time                  1.815
  Slack Time                   -0.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.174 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.624 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.627 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    1.144 | 
     | Delay_out1_reg[19]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    1.148 | 
     | Delay_out1_reg[19]/Q  |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.841 |   1.815 |    1.989 | 
     | Delay1_out1_reg[19]/D |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   1.815 |    1.989 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.174 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.174 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.276 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.279 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.796 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    0.800 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.985
  Arrival Time                  1.860
  Slack Time                   -0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.125 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |    0.125 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.575 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.578 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    1.095 | 
     | Delay_out1_reg[18]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    1.099 | 
     | Delay_out1_reg[18]/Q  |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.886 |   1.860 |    1.985 | 
     | Delay1_out1_reg[18]/D |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   1.860 |    1.985 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.125 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.125 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.325 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.329 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.845 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    0.850 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.984
  Arrival Time                  1.862
  Slack Time                   -0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.121 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |    0.121 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.571 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.575 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    1.091 | 
     | Delay_out1_reg[17]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    1.095 | 
     | Delay_out1_reg[17]/Q  |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.889 |   1.862 |    1.984 | 
     | Delay1_out1_reg[17]/D |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   1.862 |    1.984 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.121 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.121 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.329 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.332 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.849 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.973 |    0.852 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.982
  Arrival Time                  1.880
  Slack Time                   -0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.102 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |    0.102 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.552 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.555 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    1.071 | 
     | Delay_out1_reg[16]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.003 |   0.973 |    1.075 | 
     | Delay_out1_reg[16]/Q  |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.907 |   1.880 |    1.982 | 
     | Delay1_out1_reg[16]/D |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.000 |   1.880 |    1.982 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.102 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.102 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.349 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.352 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.868 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    0.872 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.976
  Arrival Time                  1.931
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |    0.045 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |    0.045 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.496 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |    0.499 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    1.015 | 
     | Delay_out1_reg[9]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    1.019 | 
     | Delay_out1_reg[9]/Q  |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.957 |   1.931 |    1.976 | 
     | Delay1_out1_reg[9]/D |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.000 |   1.931 |    1.976 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.045 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.045 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.405 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.408 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.924 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |    0.928 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.977
  Arrival Time                  1.932
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |    0.044 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |    0.044 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.495 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |    0.498 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    1.014 | 
     | Delay_out1_reg[8]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    1.018 | 
     | Delay_out1_reg[8]/Q  |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.958 |   1.932 |    1.976 | 
     | Delay1_out1_reg[8]/D |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.000 |   1.932 |    1.977 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.044 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.044 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.406 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.409 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    0.925 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    0.930 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.967
  Arrival Time                  1.938
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |    0.029 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |    0.029 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.479 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |    0.482 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4    | IN_5VX16   | 0.511 |   0.964 |    0.992 | 
     | Delay_out1_reg[1]/C  |   ^   | clk__L2_N4    | DFRRQ_5VX1 | 0.003 |   0.966 |    0.995 | 
     | Delay_out1_reg[1]/Q  |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.972 |   1.938 |    1.967 | 
     | Delay1_out1_reg[1]/D |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   1.938 |    1.967 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.029 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.421 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.424 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.935 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    0.938 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.970
  Arrival Time                  1.985
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.015 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.435 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.439 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |    0.955 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.959 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | DFRRQ_5VX1 | 1.011 |   1.985 |    1.970 | 
     | Delay1_out1_reg[13]/D |   v   | Delay_out1[13] | DFRRQ_5VX1 | 0.000 |   1.985 |    1.970 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.015 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.015 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.465 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.468 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    0.985 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |    0.988 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.959
  Arrival Time                  1.989
  Slack Time                    0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.030 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.420 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |    0.423 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   | 0.509 |   0.962 |    0.932 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 | 0.003 |   0.965 |    0.935 | 
     | Delay_out1_reg[0]/Q  |   v   | Delay_out1[0] | DFRRQ_5VX1 | 1.024 |   1.989 |    1.959 | 
     | Delay1_out1_reg[0]/D |   v   | Delay_out1[0] | DFRRQ_5VX1 | 0.000 |   1.989 |    1.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.030 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.030 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.480 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.483 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.992 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.995 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.968
  Arrival Time                  2.006
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.038 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.038 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.413 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.416 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.932 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.003 |   0.973 |    0.936 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | DFRRQ_5VX1 | 1.032 |   2.006 |    1.968 | 
     | Delay1_out1_reg[14]/D |   v   | Delay_out1[14] | DFRRQ_5VX1 | 0.000 |   2.006 |    1.968 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.038 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.038 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.488 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.491 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.007 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.011 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.968
  Arrival Time                  2.011
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.043 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.043 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.407 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |    0.410 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.519 |   0.972 |    0.929 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.975 |    0.932 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | DFRRQ_5VX1 | 1.036 |   2.011 |    1.968 | 
     | Delay1_out1_reg[6]/D |   v   | Delay_out1[6] | DFRRQ_5VX1 | 0.000 |   2.011 |    1.968 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.043 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.043 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.493 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.496 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.015 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.974 |    1.017 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.966
  Arrival Time                  2.015
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.049 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.049 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.401 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |    0.404 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.921 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.925 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | DFRRQ_5VX1 | 1.041 |   2.015 |    1.966 | 
     | Delay1_out1_reg[15]/D |   v   | Delay_out1[15] | DFRRQ_5VX1 | 0.000 |   2.015 |    1.966 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.049 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.049 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.499 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.502 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.019 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |    1.022 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                         -0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.964
  Arrival Time                  2.056
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.093 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.093 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.358 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |    0.360 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.519 |   0.972 |    0.879 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.975 |    0.882 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 | 1.081 |   2.056 |    1.963 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 | 0.001 |   2.056 |    1.964 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.093 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.093 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.543 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.545 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.064 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |    1.068 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.960
  Arrival Time                  2.087
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.127 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.127 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.323 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |    0.327 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    0.843 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    0.847 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 | 1.113 |   2.087 |    1.960 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 | 0.000 |   2.087 |    1.960 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.127 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.127 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.577 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.580 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.099 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |    1.102 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.955
  Arrival Time                  2.125
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.171 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.171 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.280 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |    0.282 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.519 |   0.972 |    0.801 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.975 |    0.804 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 | 1.150 |   2.125 |    1.954 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 | 0.000 |   2.125 |    1.955 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.171 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.171 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.621 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.623 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.142 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.974 |    1.145 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.952
  Arrival Time                  2.135
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.183 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.183 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.267 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.271 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |    0.787 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.791 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 | 1.160 |   2.134 |    1.951 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 | 0.001 |   2.135 |    1.952 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.183 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.633 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.637 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.153 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.157 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.952
  Arrival Time                  2.142
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.191 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.191 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.260 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.263 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |    0.779 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.784 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 | 1.168 |   2.142 |    1.951 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 | 0.000 |   2.142 |    1.952 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.190 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.641 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.644 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.160 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.164 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.940
  Arrival Time                  2.233
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.293 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.293 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.157 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |    0.160 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    0.676 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    0.681 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | DFRRQ_5VX1 | 1.259 |   2.233 |    1.939 | 
     | Delay1_out1_reg[7]/D |   v   | Delay_out1[7] | DFRRQ_5VX1 | 0.001 |   2.233 |    1.940 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.293 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.293 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.744 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.747 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.263 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.267 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.002
  Arrival Time                  2.301
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -0.299 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.299 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.151 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.155 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |    0.660 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.960 |    0.661 | 
     | Delay2_reg_reg[1][0]/Q |   v   | Delay2_out1[0] | DFRRQ_5VX1 | 0.784 |   1.744 |    1.445 | 
     | add_123_40/g537/A      |   v   | Delay2_out1[0] | HA_5VX1    | 0.000 |   1.744 |    1.445 | 
     | add_123_40/g537/S      |   v   | Out[0]         | HA_5VX1    | 0.557 |   2.301 |    2.002 | 
     | Delay2_reg_reg[0][0]/D |   v   | Out[0]         | DFRRQ_5VX1 | 0.000 |   2.301 |    2.002 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.299 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.299 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.749 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.752 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.271 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    1.275 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.936
  Arrival Time                  2.268
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.332 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.332 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |    0.118 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |    0.122 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    0.638 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    0.642 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | DFRRQ_5VX1 | 1.293 |   2.267 |    1.935 | 
     | Delay1_out1_reg[5]/D |   v   | Delay_out1[5] | DFRRQ_5VX1 | 0.002 |   2.268 |    1.936 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.332 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.332 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.782 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.785 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.304 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |    1.307 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                         -0.044
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.916
  Arrival Time                  2.297
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.381 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.381 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.069 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.072 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |    0.588 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.593 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | DFRRQ_5VX1 | 1.321 |   2.295 |    1.913 | 
     | Delay1_out1_reg[11]/D |   v   | Delay_out1[11] | DFRRQ_5VX1 | 0.002 |   2.297 |    1.916 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.381 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.381 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.832 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.835 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.340 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    1.341 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.979
  Arrival Time                  2.418
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -0.439 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.439 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |    0.011 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.014 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |    0.519 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.960 |    0.521 | 
     | Delay2_reg_reg[1][2]/Q |   v   | Delay2_out1[2] | DFRRQ_5VX1 | 0.798 |   1.758 |    1.319 | 
     | add_123_40/g535/CI     |   v   | Delay2_out1[2] | FA_5VX1    | 0.000 |   1.758 |    1.319 | 
     | add_123_40/g535/S      |   v   | Out[2]         | FA_5VX1    | 0.660 |   2.418 |    1.979 | 
     | Delay2_reg_reg[0][2]/D |   v   | Out[2]         | DFRRQ_5VX1 | 0.000 |   2.418 |    1.979 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.439 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.439 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.890 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.893 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.398 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    1.399 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.995
  Arrival Time                  2.446
  Slack Time                    0.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -0.450 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.450 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.000 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.003 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |    0.508 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.960 |    0.510 | 
     | Delay2_reg_reg[1][1]/Q |   v   | Delay2_out1[1] | DFRRQ_5VX1 | 0.805 |   1.765 |    1.315 | 
     | add_123_40/g536/CI     |   v   | Delay2_out1[1] | FA_5VX1    | 0.000 |   1.765 |    1.315 | 
     | add_123_40/g536/S      |   v   | Out[1]         | FA_5VX1    | 0.680 |   2.446 |    1.995 | 
     | Delay2_reg_reg[0][1]/D |   v   | Out[1]         | DFRRQ_5VX1 | 0.000 |   2.446 |    1.995 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.450 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.450 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.901 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.903 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.422 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    1.426 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.977
  Arrival Time                  2.431
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -0.453 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.003 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |    0.001 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |    0.505 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.001 |   0.960 |    0.507 | 
     | Delay2_reg_reg[1][4]/Q |   v   | Delay2_out1[4] | DFRRQ_5VX1 | 0.794 |   1.754 |    1.301 | 
     | add_123_40/g533/CI     |   v   | Delay2_out1[4] | FA_5VX1    | 0.000 |   1.754 |    1.301 | 
     | add_123_40/g533/S      |   v   | Out[4]         | FA_5VX1    | 0.677 |   2.431 |    1.977 | 
     | Delay2_reg_reg[0][4]/D |   v   | Out[4]         | DFRRQ_5VX1 | 0.000 |   2.431 |    1.977 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.453 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.903 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.907 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.412 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    1.413 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.991
  Arrival Time                  2.458
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -0.467 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.467 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.450 |   0.450 |   -0.017 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.453 |   -0.014 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   | 0.511 |   0.964 |    0.497 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 | 0.004 |   0.968 |    0.501 | 
     | Delay2_reg_reg[1][17]/Q |   v   | Delay2_out1[17] | DFRRQ_5VX1 | 0.832 |   1.800 |    1.333 | 
     | add_123_40/g520/B       |   v   | Delay2_out1[17] | FA_5VX1    | 0.000 |   1.800 |    1.333 | 
     | add_123_40/g520/S       |   v   | Out[17]         | FA_5VX1    | 0.658 |   2.458 |    1.991 | 
     | Delay2_reg_reg[0][17]/D |   v   | Out[17]         | DFRRQ_5VX1 | 0.000 |   2.458 |    1.991 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.467 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.467 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.917 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.920 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.430 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.967 |    1.434 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.990
  Arrival Time                  2.460
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -0.470 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.470 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.450 |   0.450 |   -0.019 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.453 |   -0.017 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   | 0.511 |   0.964 |    0.494 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 | 0.003 |   0.967 |    0.497 | 
     | Delay2_reg_reg[1][16]/Q |   v   | Delay2_out1[16] | DFRRQ_5VX1 | 0.833 |   1.800 |    1.330 | 
     | add_123_40/g521/B       |   v   | Delay2_out1[16] | FA_5VX1    | 0.000 |   1.800 |    1.330 | 
     | add_123_40/g521/S       |   v   | Out[16]         | FA_5VX1    | 0.660 |   2.460 |    1.990 | 
     | Delay2_reg_reg[0][16]/D |   v   | Out[16]         | DFRRQ_5VX1 | 0.000 |   2.460 |    1.990 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.470 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.470 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.920 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.923 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.433 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    1.436 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.989
  Arrival Time                  2.461
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -0.472 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.472 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.450 |   0.450 |   -0.022 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.453 |   -0.019 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   | 0.509 |   0.962 |    0.490 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 | 0.003 |   0.965 |    0.494 | 
     | Delay2_reg_reg[1][11]/Q |   v   | Delay2_out1[11] | DFRRQ_5VX1 | 0.837 |   1.802 |    1.331 | 
     | add_123_40/g526/B       |   v   | Delay2_out1[11] | FA_5VX1    | 0.000 |   1.802 |    1.331 | 
     | add_123_40/g526/S       |   v   | Out[11]         | FA_5VX1    | 0.658 |   2.461 |    1.989 | 
     | Delay2_reg_reg[0][11]/D |   v   | Out[11]         | DFRRQ_5VX1 | 0.000 |   2.461 |    1.989 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.472 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.472 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.922 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.925 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.434 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.437 | 
     +----------------------------------------------------------------------------------------+ 

