data_latched_3v	T5-1 R17-2 R18-1 
unnamed_net25	R17-1 LED5-2 
unnamed_net24	Q7-1 Q8-3 
signal	T7-1 C2-1 
unnamed_net23	U1-15 
unnamed_net22	R14-1 R15-1 U1-10 
unnamed_net21	C5-1 U1-7 
unnamed_net20	C5-2 U1-6 
unnamed_net19	R13-1 U1-12 
unnamed_net18	R12-1 U1-11 
unnamed_net17	U1-1 
unnamed_net16	U1-13 
unnamed_net15	R11-1 U1-2 
lpf_out	C7-2 R11-2 U1-9 
vco_out	U1-4 U1-3 
unnamed_net14	C2-2 U1-14 
q3_3v	R7-2 T4-1 Q4-2 
unnamed_net13	LED4-2 Q4-3 
q2_3v	R3-2 T3-1 Q3-2 
unnamed_net12	LED3-2 Q3-3 
q1_3v	T2-1 R2-2 Q2-2 
unnamed_net11	LED2-2 Q2-3 
data_latched_power	Q7-3 LED5-1 LED4-1 LED3-1 LED2-1 LED1-1 
pll_out	R14-2 C9-2 T10-1 C1-2 
q0_3v	T1-1 R1-2 Q1-2 
unnamed_net10	LED1-2 Q1-3 
unnamed_net9	D1-2 R10-2 
unnamed_net8	U3-10 
VSS	R18-2 Q8-2 R7-1 R3-1 R2-1 R1-1 C9-1 C7-1 R15-2 C4-1 R12-2 R13-2 U1-8 U1-5 C3-1 J1-2 U3-9 
VDD	Q7-2 C4-2 U1-16 C3-2 J1-1 C8-1 U3-18 
unnamed_net7	U2-1 U3-8 
unnamed_net6	U3-6 
unnamed_net5	U3-5 
vref	R4-2 R5-2 U3-4 
data_latched	Q8-1 U3-15 
q3	Q4-1 U3-14 
q2	Q3-1 U3-13 
q1	Q2-1 U3-12 
q0	Q1-1 U3-11 
amplified	R6-2 U3-3 
demodulated	C1-1 R5-1 U3-1 
unnamed_net4	R6-1 R4-1 U3-2 
unnamed_net3	R10-1 R8-1 U3-16 
unnamed_net2	R8-2 C8-2 D1-1 U3-17 
unnamed_net1	U2-2 U3-7 
