// Seed: 1668111437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8[""] = id_3;
  wire id_13;
  if (1) begin : LABEL_0
    wire [1 : 1] id_14, id_15, id_16, id_17, id_18;
  end
  wire id_19;
  ;
  logic [1 : 1] id_20 = 1;
  parameter id_21 = 1'h0;
  wire id_22;
endmodule
module module_1 #(
    parameter id_3 = 32'd67
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (-1),
        .id_10(1),
        .id_11(id_12),
        .id_13(1'b0),
        .id_14(1)
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_19,
      id_4,
      id_15,
      id_15,
      id_4,
      id_16,
      id_13,
      id_19,
      id_5,
      id_4
  );
  input wire id_1;
  wire id_21;
  always id_17 = -1;
endmodule
