Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto be359c0e26784dc193e50cddbfdee0a2 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_7seg_Br_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_7seg_Br_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 7 into 'io_seg' is out of bounds [C:/MoySandbox/my-fpga/xil_7seg_Cu/xil_7seg_Cu.srcs/sources_1/new/top_7seg_Br_tb.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.IoBd_7segX4
Compiling module xil_defaultlib.top_7seg_Br_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_7seg_Br_tb_time_impl
