{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633430445839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633430445840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 16:10:45 2021 " "Processing started: Tue Oct 05 16:10:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633430445840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430445840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_struct_hw -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_struct_hw -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430445841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633430448319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633430448319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466390 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466497 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466872 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen_struct.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen_struct.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence_generator_structural-struct " "Found design unit 1: sequence_generator_structural-struct" {  } { { "seq_gen_struct.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/seq_gen_struct.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466889 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator_structural " "Found entity 1: sequence_generator_structural" {  } { { "seq_gen_struct.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/seq_gen_struct.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466889 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "dff2 flipflops.vhdl " "Entity \"dff2\" obtained from \"flipflops.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1633430466925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflops.vhdl 9 4 " "Found 9 design units, including 4 entities, in source file flipflops.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflops " "Found design unit 1: flipflops" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dff3-behav " "Found design unit 2: dff3-behav" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dff2-behav " "Found design unit 3: dff2-behav" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dff1-behav " "Found design unit 4: dff1-behav" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 dff0-behav " "Found design unit 5: dff0-behav" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff3 " "Found entity 1: dff3" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff2 " "Found entity 2: dff2" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_ENTITY_NAME" "3 dff1 " "Found entity 3: dff1" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""} { "Info" "ISGN_ENTITY_NAME" "4 dff0 " "Found entity 4: dff0" {  } { { "flipflops.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/flipflops.vhdl" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/DUT.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466952 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633430466952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430466952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633430467361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_generator_structural sequence_generator_structural:add_instance " "Elaborating entity \"sequence_generator_structural\" for hierarchy \"sequence_generator_structural:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/DUT.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633430467694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff0 sequence_generator_structural:add_instance\|dff0:dff_0 " "Elaborating entity \"dff0\" for hierarchy \"sequence_generator_structural:add_instance\|dff0:dff_0\"" {  } { { "seq_gen_struct.vhdl" "dff_0" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/seq_gen_struct.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633430467709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff1 sequence_generator_structural:add_instance\|dff1:dff_1 " "Elaborating entity \"dff1\" for hierarchy \"sequence_generator_structural:add_instance\|dff1:dff_1\"" {  } { { "seq_gen_struct.vhdl" "dff_1" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/seq_gen_struct.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633430467722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff2 sequence_generator_structural:add_instance\|dff2:dff_2 " "Elaborating entity \"dff2\" for hierarchy \"sequence_generator_structural:add_instance\|dff2:dff_2\"" {  } { { "seq_gen_struct.vhdl" "dff_2" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/seq_gen_struct.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633430467733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff3 sequence_generator_structural:add_instance\|dff3:dff_3 " "Elaborating entity \"dff3\" for hierarchy \"sequence_generator_structural:add_instance\|dff3:dff_3\"" {  } { { "seq_gen_struct.vhdl" "dff_3" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/seq_gen_struct.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633430467743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "E:/Third Semester/EE 214/Homework/HW-3/struct/DUT.vhdl" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633430468572 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633430468572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633430468961 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633430468961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633430468961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633430468961 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633430469787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633430469787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633430469919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 16:11:09 2021 " "Processing ended: Tue Oct 05 16:11:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633430469919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633430469919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633430469919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633430469919 ""}
