#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Nov  6 22:01:09 2018
# Process ID: 25049
# Current directory: /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper.vdi
# Journal file: /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/dworpell/BlackScholesPt2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_BLSControllerWrapper_0_0/design_1_BLSControllerWrapper_0_0.dcp' for cell 'design_1_i/BLSControllerWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_BlkSchlsEqEuroNoDiv_0_0/design_1_BlkSchlsEqEuroNoDiv_0_0.dcp' for cell 'design_1_i/BlkSchlsEqEuroNoDiv_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_Constants_0_0/design_1_Constants_0_0.dcp' for cell 'design_1_i/Constants_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_DataManagerWrapper_0_0/design_1_DataManagerWrapper_0_0.dcp' for cell 'design_1_i/DataManagerWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_Mux2to1Wrapper_0_0/design_1_Mux2to1Wrapper_0_0.dcp' for cell 'design_1_i/Mux2to1Wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_PacketRegisterWrapper_0_0/design_1_PacketRegisterWrapper_0_0.dcp' for cell 'design_1_i/PacketRegisterWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Netlist 29-17] Analyzing 1206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2491.074 ; gain = 680.773 ; free physical = 20391 ; free virtual = 32747
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESET'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESET'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_C'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_C'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_W'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_W'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RX'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RX'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_TX'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_TX'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RTS'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RTS'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_CTS'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_CTS'. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:55]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:56]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc:57]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/project_11/project_11.srcs/constrs_1/new/cosntrats.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2504.145 ; gain = 1271.910 ; free physical = 20513 ; free virtual = 32855
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -98 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2576.180 ; gain = 64.031 ; free physical = 20505 ; free virtual = 32847
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "a8e434c26712878a".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "f56f227c623ae3c7".
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2589.297 ; gain = 0.000 ; free physical = 20468 ; free virtual = 32824
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1698c5893

Time (s): cpu = 00:00:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2589.297 ; gain = 13.117 ; free physical = 20468 ; free virtual = 32824
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 112 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1213bd49c

Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2607.297 ; gain = 31.117 ; free physical = 20465 ; free virtual = 32821
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 67 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 1a65d9a9e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2607.297 ; gain = 31.117 ; free physical = 20455 ; free virtual = 32812
INFO: [Opt 31-389] Phase Constant propagation created 498 cells and removed 1921 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d7269e07

Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2607.297 ; gain = 31.117 ; free physical = 20456 ; free virtual = 32812
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 248 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1d7269e07

Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2607.297 ; gain = 31.117 ; free physical = 20454 ; free virtual = 32810
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1d7269e07

Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2607.297 ; gain = 31.117 ; free physical = 20454 ; free virtual = 32810
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2607.297 ; gain = 0.000 ; free physical = 20454 ; free virtual = 32810
Ending Logic Optimization Task | Checksum: 1d7269e07

Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2607.297 ; gain = 31.117 ; free physical = 20454 ; free virtual = 32810

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 211364253

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20433 ; free virtual = 32790
Ending Power Optimization Task | Checksum: 211364253

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.422 ; gain = 249.125 ; free physical = 20442 ; free virtual = 32799
54 Infos, 14 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2856.422 ; gain = 352.270 ; free physical = 20442 ; free virtual = 32799
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20428 ; free virtual = 32796
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -98 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/BlkSchlsEqEuroNoDiv_0/inst/Block_proc34_U0/BlkSchlsEqEuroNoDkbM_U62/BlkSchlsEqEuroNoDiv_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/BlkSchlsEqEuroNoDiv_0/inst/Block_proc36_U0/BlkSchlsEqEuroNoDbkb_x_U67/BlkSchlsEqEuroNoDiv_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/BlkSchlsEqEuroNoDiv_0/inst/Block_proc36_U0/BlkSchlsEqEuroNoDkbM_x_U68/BlkSchlsEqEuroNoDiv_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/BlkSchlsEqEuroNoDiv_0/inst/Block_proc_U0/BlkSchlsEqEuroNoDbkb_U17/BlkSchlsEqEuroNoDiv_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/BlkSchlsEqEuroNoDiv_0/inst/CNDF38_U0/BlkSchlsEqEuroNoDbkb_x_U27/BlkSchlsEqEuroNoDiv_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/BlkSchlsEqEuroNoDiv_0/inst/CNDF_U0/BlkSchlsEqEuroNoDbkb_x_U41/BlkSchlsEqEuroNoDiv_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20411 ; free virtual = 32781
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18a69b183

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20411 ; free virtual = 32781
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20418 ; free virtual = 32788

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d45155a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20368 ; free virtual = 32738

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16e9ebf3b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20360 ; free virtual = 32730

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16e9ebf3b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20360 ; free virtual = 32730
Phase 1 Placer Initialization | Checksum: 16e9ebf3b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20360 ; free virtual = 32730

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1672579fa

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20288 ; free virtual = 32658

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1672579fa

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20288 ; free virtual = 32658

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 233b19492

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20282 ; free virtual = 32652

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c0ed0199

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20280 ; free virtual = 32650

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d0510d1a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20280 ; free virtual = 32650

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b3144081

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20281 ; free virtual = 32651

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 118ac93e0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20267 ; free virtual = 32636

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fc06e08d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20267 ; free virtual = 32637

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fc06e08d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20267 ; free virtual = 32637
Phase 3 Detail Placement | Checksum: 1fc06e08d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20267 ; free virtual = 32637

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29398447f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 29398447f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20242 ; free virtual = 32611
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.050. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19ae6a39e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20242 ; free virtual = 32612
Phase 4.1 Post Commit Optimization | Checksum: 19ae6a39e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20242 ; free virtual = 32612

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ae6a39e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20253 ; free virtual = 32623

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19ae6a39e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20252 ; free virtual = 32622

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18fc6e378

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20252 ; free virtual = 32622
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18fc6e378

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20252 ; free virtual = 32622
Ending Placer Task | Checksum: 18cdb86ea

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20328 ; free virtual = 32698
81 Infos, 14 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20328 ; free virtual = 32698
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20258 ; free virtual = 32695
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20308 ; free virtual = 32695
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20273 ; free virtual = 32661
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20307 ; free virtual = 32694
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2856.422 ; gain = 0.000 ; free physical = 20305 ; free virtual = 32694
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -98 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e94671c7 ConstDB: 0 ShapeSum: a3951523 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ae492d55

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3111.066 ; gain = 254.645 ; free physical = 19945 ; free virtual = 32333

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ae492d55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3111.066 ; gain = 254.645 ; free physical = 19953 ; free virtual = 32342

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ae492d55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3120.539 ; gain = 264.117 ; free physical = 19900 ; free virtual = 32288

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ae492d55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3120.539 ; gain = 264.117 ; free physical = 19900 ; free virtual = 32288
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13aacf624

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19784 ; free virtual = 32243
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.978  | TNS=0.000  | WHS=-0.232 | THS=-339.425|

Phase 2 Router Initialization | Checksum: 193c5e6d2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19832 ; free virtual = 32207

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19dec359c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19682 ; free virtual = 32099

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1387
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.944  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12669f538

Time (s): cpu = 00:02:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19469 ; free virtual = 31946
Phase 4 Rip-up And Reroute | Checksum: 12669f538

Time (s): cpu = 00:02:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19467 ; free virtual = 31944

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12669f538

Time (s): cpu = 00:02:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19467 ; free virtual = 31944

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12669f538

Time (s): cpu = 00:02:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19466 ; free virtual = 31942
Phase 5 Delay and Skew Optimization | Checksum: 12669f538

Time (s): cpu = 00:02:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19466 ; free virtual = 31942

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 149c6ba69

Time (s): cpu = 00:02:08 ; elapsed = 00:00:37 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19558 ; free virtual = 31941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.034  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 149c6ba69

Time (s): cpu = 00:02:08 ; elapsed = 00:00:37 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19558 ; free virtual = 31941
Phase 6 Post Hold Fix | Checksum: 149c6ba69

Time (s): cpu = 00:02:08 ; elapsed = 00:00:37 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19558 ; free virtual = 31941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.580538 %
  Global Horizontal Routing Utilization  = 0.685513 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 153b73693

Time (s): cpu = 00:02:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19556 ; free virtual = 31939

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 153b73693

Time (s): cpu = 00:02:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19555 ; free virtual = 31938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ae8e64d5

Time (s): cpu = 00:02:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19556 ; free virtual = 31939

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.034  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ae8e64d5

Time (s): cpu = 00:02:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19556 ; free virtual = 31940
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:10 ; elapsed = 00:00:38 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19626 ; free virtual = 32019

Routing Is Done.
94 Infos, 14 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:00:39 . Memory (MB): peak = 3184.250 ; gain = 327.828 ; free physical = 19624 ; free virtual = 32020
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3184.250 ; gain = 0.000 ; free physical = 19554 ; free virtual = 32046
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.250 ; gain = 0.000 ; free physical = 19596 ; free virtual = 32026
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/impl_3/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 14 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3272.293 ; gain = 0.000 ; free physical = 19554 ; free virtual = 32015
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov  6 22:04:43 2018...
