// Seed: 3333899722
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output tri id_4,
    input tri0 id_5,
    output wor id_6
    , id_15 = 1'b0,
    input supply1 id_7,
    input wire id_8,
    output wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input uwire id_13
);
  wire id_16;
  wire id_17, id_18;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3
    , id_51,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    output tri1 id_7,
    output wand id_8,
    output tri0 id_9,
    input tri id_10,
    input tri0 id_11
    , id_52,
    input tri1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri0 id_15,
    input tri1 id_16,
    output uwire id_17,
    output tri0 id_18,
    input tri1 id_19,
    input wor id_20,
    output tri id_21,
    input tri1 id_22,
    input tri0 id_23,
    input wor id_24,
    input wor id_25,
    output supply1 id_26,
    input tri0 id_27,
    input uwire id_28,
    input wire id_29,
    input tri1 id_30
    , id_53,
    input wire id_31,
    input wire id_32,
    input supply1 id_33,
    output tri1 id_34,
    input tri1 id_35,
    input wor id_36,
    input wor id_37
    , id_54 = 1 | id_16,
    output uwire id_38,
    input wire id_39,
    input tri1 id_40,
    input tri0 id_41,
    input wand id_42,
    input supply1 id_43,
    output supply1 id_44,
    output supply1 id_45,
    output wand id_46,
    output wire id_47,
    input uwire id_48,
    input uwire id_49
);
  wire id_55, id_56, id_57, id_58;
  module_0(
      id_4, id_6, id_28, id_9, id_17, id_40, id_17, id_39, id_28, id_8, id_18, id_31, id_2, id_27
  );
endmodule
