   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"periph_setup.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	SetupLED
  20              		.thumb
  21              		.thumb_func
  23              	SetupLED:
  24              	.LFB29:
  25              		.file 1 "../periph_setup.c"
   1:../periph_setup.c **** /*
   2:../periph_setup.c ****  * periph_setup.c
   3:../periph_setup.c ****  *
   4:../periph_setup.c ****  *  Created on: 23.12.2012
   5:../periph_setup.c ****  *      Author: dzusan
   6:../periph_setup.c ****  */
   7:../periph_setup.c **** 
   8:../periph_setup.c **** /* Includes ------------------------------------------------------------------*/
   9:../periph_setup.c **** #include "periph_setup.h"
  10:../periph_setup.c **** 
  11:../periph_setup.c **** void SetupLED(void)
  12:../periph_setup.c **** {
  26              		.loc 1 12 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  13:../periph_setup.c **** 	/* ==GPIO== */
  14:../periph_setup.c **** 
  15:../periph_setup.c **** 	//Clocking
  16:../periph_setup.c **** 
  17:../periph_setup.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
  41              		.loc 1 17 0
  42 0006 4FF01000 		mov	r0, #16
  43 000a 4FF00101 		mov	r1, #1
  44 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  18:../periph_setup.c **** 
  19:../periph_setup.c **** 	//Configure
  20:../periph_setup.c **** 
  21:../periph_setup.c **** 	GPIO_DeInit(GPIOC);
  45              		.loc 1 21 0
  46 0012 0B48     		ldr	r0, .L2
  47 0014 FFF7FEFF 		bl	GPIO_DeInit
  22:../periph_setup.c **** 
  23:../periph_setup.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
  24:../periph_setup.c **** 
  25:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_All;
  48              		.loc 1 25 0
  49 0018 4FF6FF73 		movw	r3, #65535
  50 001c BB80     		strh	r3, [r7, #4]	@ movhi
  26:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  51              		.loc 1 26 0
  52 001e 4FF01003 		mov	r3, #16
  53 0022 FB71     		strb	r3, [r7, #7]
  27:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  54              		.loc 1 27 0
  55 0024 4FF00303 		mov	r3, #3
  56 0028 BB71     		strb	r3, [r7, #6]
  28:../periph_setup.c **** 
  29:../periph_setup.c **** 	//Init
  30:../periph_setup.c **** 
  31:../periph_setup.c **** 	GPIO_Init(GPIOC , &GPIO_InitStructure);
  57              		.loc 1 31 0
  58 002a 07F10403 		add	r3, r7, #4
  59 002e 0448     		ldr	r0, .L2
  60 0030 1946     		mov	r1, r3
  61 0032 FFF7FEFF 		bl	GPIO_Init
  32:../periph_setup.c **** 
  33:../periph_setup.c **** 	/* =======*/
  34:../periph_setup.c **** }
  62              		.loc 1 34 0
  63 0036 07F10807 		add	r7, r7, #8
  64 003a BD46     		mov	sp, r7
  65 003c 80BD     		pop	{r7, pc}
  66              	.L3:
  67 003e 00BF     		.align	2
  68              	.L2:
  69 0040 00100140 		.word	1073811456
  70              		.cfi_endproc
  71              	.LFE29:
  73              		.align	2
  74              		.global	SetupRTC
  75              		.thumb
  76              		.thumb_func
  78              	SetupRTC:
  79              	.LFB30:
  35:../periph_setup.c **** 
  36:../periph_setup.c **** void SetupRTC(void)
  37:../periph_setup.c **** {
  80              		.loc 1 37 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 1, uses_anonymous_args = 0
  84 0044 80B5     		push	{r7, lr}
  85              	.LCFI3:
  86              		.cfi_def_cfa_offset 8
  87              		.cfi_offset 7, -8
  88              		.cfi_offset 14, -4
  89 0046 00AF     		add	r7, sp, #0
  90              	.LCFI4:
  91              		.cfi_def_cfa_register 7
  38:../periph_setup.c **** 	/* CK_RTC clock selection */
  39:../periph_setup.c **** 		RCC_APB1PeriphClockCmd( RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE );
  92              		.loc 1 39 0
  93 0048 4FF0C050 		mov	r0, #402653184
  94 004c 4FF00101 		mov	r1, #1
  95 0050 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  40:../periph_setup.c **** 
  41:../periph_setup.c **** 		/* Allow access to BKP Domain */
  42:../periph_setup.c **** 		PWR_BackupAccessCmd( ENABLE );
  96              		.loc 1 42 0
  97 0054 4FF00100 		mov	r0, #1
  98 0058 FFF7FEFF 		bl	PWR_BackupAccessCmd
  43:../periph_setup.c **** 
  44:../periph_setup.c **** 		/* Enable the LSE OSC */
  45:../periph_setup.c **** 		RCC_LSEConfig( RCC_LSE_ON );
  99              		.loc 1 45 0
 100 005c 4FF00100 		mov	r0, #1
 101 0060 FFF7FEFF 		bl	RCC_LSEConfig
  46:../periph_setup.c **** 
  47:../periph_setup.c **** 		/* Wait till LSE is ready */
  48:../periph_setup.c **** 		while ( RCC_GetFlagStatus( RCC_FLAG_LSERDY ) == RESET ){}
 102              		.loc 1 48 0
 103 0064 00BF     		nop
 104              	.L5:
 105              		.loc 1 48 0 is_stmt 0 discriminator 1
 106 0066 4FF04100 		mov	r0, #65
 107 006a FFF7FEFF 		bl	RCC_GetFlagStatus
 108 006e 0346     		mov	r3, r0
 109 0070 002B     		cmp	r3, #0
 110 0072 F8D0     		beq	.L5
  49:../periph_setup.c **** 
  50:../periph_setup.c **** 		/* Select the RTC Clock Source */
  51:../periph_setup.c **** 		RCC_RTCCLKConfig( RCC_RTCCLKSource_LSE );
 111              		.loc 1 51 0 is_stmt 1
 112 0074 4FF48070 		mov	r0, #256
 113 0078 FFF7FEFF 		bl	RCC_RTCCLKConfig
  52:../periph_setup.c **** 
  53:../periph_setup.c **** 		/* Enable the RTC Clock */
  54:../periph_setup.c **** 		RCC_RTCCLKCmd( ENABLE );
 114              		.loc 1 54 0
 115 007c 4FF00100 		mov	r0, #1
 116 0080 FFF7FEFF 		bl	RCC_RTCCLKCmd
  55:../periph_setup.c **** 
  56:../periph_setup.c **** 		/* Wait for RTC registers synchronization */
  57:../periph_setup.c **** 		RTC_WaitForSynchro();
 117              		.loc 1 57 0
 118 0084 FFF7FEFF 		bl	RTC_WaitForSynchro
  58:../periph_setup.c **** 
  59:../periph_setup.c **** 		/* Wait until last write operation on RTC registers has finished */
  60:../periph_setup.c **** 		RTC_WaitForLastTask();
 119              		.loc 1 60 0
 120 0088 FFF7FEFF 		bl	RTC_WaitForLastTask
  61:../periph_setup.c **** 
  62:../periph_setup.c **** 		/* Enable the RTC Second interrupt */
  63:../periph_setup.c **** 		RTC_ITConfig(RTC_IT_SEC, ENABLE);
 121              		.loc 1 63 0
 122 008c 4FF00100 		mov	r0, #1
 123 0090 4FF00101 		mov	r1, #1
 124 0094 FFF7FEFF 		bl	RTC_ITConfig
  64:../periph_setup.c **** 
  65:../periph_setup.c **** 		/* Wait until last write operation on RTC registers has finished */
  66:../periph_setup.c **** 		RTC_WaitForLastTask();
 125              		.loc 1 66 0
 126 0098 FFF7FEFF 		bl	RTC_WaitForLastTask
  67:../periph_setup.c **** 
  68:../periph_setup.c **** 		/* Set RTC prescaler: set RTC period to 1sec */
  69:../periph_setup.c **** 		/* RTC period = RTCCLK/RTC_PR = (32.768 KHz)/(32767+1) */
  70:../periph_setup.c **** 		RTC_SetPrescaler( RTC_PRESCALER );
 127              		.loc 1 70 0
 128 009c 4FF4FA50 		mov	r0, #8000
 129 00a0 FFF7FEFF 		bl	RTC_SetPrescaler
  71:../periph_setup.c **** 
  72:../periph_setup.c **** 		/* Wait until last write operation on RTC registers has finished */
  73:../periph_setup.c **** 		RTC_WaitForLastTask();
 130              		.loc 1 73 0
 131 00a4 FFF7FEFF 		bl	RTC_WaitForLastTask
  74:../periph_setup.c **** 
  75:../periph_setup.c **** 		RTC_EnterConfigMode();
 132              		.loc 1 75 0
 133 00a8 FFF7FEFF 		bl	RTC_EnterConfigMode
  76:../periph_setup.c **** 
  77:../periph_setup.c **** 		RTC_ExitConfigMode();
 134              		.loc 1 77 0
 135 00ac FFF7FEFF 		bl	RTC_ExitConfigMode
  78:../periph_setup.c **** }
 136              		.loc 1 78 0
 137 00b0 80BD     		pop	{r7, pc}
 138              		.cfi_endproc
 139              	.LFE30:
 141 00b2 00BF     		.align	2
 142              		.global	Setup_RTC_NVIC
 143              		.thumb
 144              		.thumb_func
 146              	Setup_RTC_NVIC:
 147              	.LFB31:
  79:../periph_setup.c **** 
  80:../periph_setup.c **** void Setup_RTC_NVIC(void)
  81:../periph_setup.c **** {
 148              		.loc 1 81 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 1, uses_anonymous_args = 0
 152 00b4 80B5     		push	{r7, lr}
 153              	.LCFI5:
 154              		.cfi_def_cfa_offset 8
 155              		.cfi_offset 7, -8
 156              		.cfi_offset 14, -4
 157 00b6 82B0     		sub	sp, sp, #8
 158              	.LCFI6:
 159              		.cfi_def_cfa_offset 16
 160 00b8 00AF     		add	r7, sp, #0
 161              	.LCFI7:
 162              		.cfi_def_cfa_register 7
  82:../periph_setup.c **** 	/* Interrupt structure */
  83:../periph_setup.c **** 		NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 163              		.loc 1 83 0
 164 00ba 4FF4E060 		mov	r0, #1792
 165 00be FFF7FEFF 		bl	NVIC_PriorityGroupConfig
  84:../periph_setup.c **** 
  85:../periph_setup.c **** 		NVIC_InitTypeDef NVIC_InitStructure;
  86:../periph_setup.c **** 		NVIC_InitStructure.NVIC_IRQChannel = RTC_IRQn;
 166              		.loc 1 86 0
 167 00c2 4FF00303 		mov	r3, #3
 168 00c6 3B71     		strb	r3, [r7, #4]
  87:../periph_setup.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 169              		.loc 1 87 0
 170 00c8 4FF00103 		mov	r3, #1
 171 00cc 7B71     		strb	r3, [r7, #5]
  88:../periph_setup.c **** 		NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 172              		.loc 1 88 0
 173 00ce 4FF00303 		mov	r3, #3
 174 00d2 BB71     		strb	r3, [r7, #6]
  89:../periph_setup.c **** 		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 175              		.loc 1 89 0
 176 00d4 4FF00103 		mov	r3, #1
 177 00d8 FB71     		strb	r3, [r7, #7]
  90:../periph_setup.c **** 
  91:../periph_setup.c **** 		NVIC_Init(&NVIC_InitStructure);
 178              		.loc 1 91 0
 179 00da 07F10403 		add	r3, r7, #4
 180 00de 1846     		mov	r0, r3
 181 00e0 FFF7FEFF 		bl	NVIC_Init
  92:../periph_setup.c **** }
 182              		.loc 1 92 0
 183 00e4 07F10807 		add	r7, r7, #8
 184 00e8 BD46     		mov	sp, r7
 185 00ea 80BD     		pop	{r7, pc}
 186              		.cfi_endproc
 187              	.LFE31:
 189              		.align	2
 190              		.global	SetupUSART
 191              		.thumb
 192              		.thumb_func
 194              	SetupUSART:
 195              	.LFB32:
  93:../periph_setup.c **** 
  94:../periph_setup.c **** void SetupUSART(void)
  95:../periph_setup.c **** {
 196              		.loc 1 95 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 24
 199              		@ frame_needed = 1, uses_anonymous_args = 0
 200 00ec 80B5     		push	{r7, lr}
 201              	.LCFI8:
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 7, -8
 204              		.cfi_offset 14, -4
 205 00ee 86B0     		sub	sp, sp, #24
 206              	.LCFI9:
 207              		.cfi_def_cfa_offset 32
 208 00f0 00AF     		add	r7, sp, #0
 209              	.LCFI10:
 210              		.cfi_def_cfa_register 7
  96:../periph_setup.c **** 	/* Enable GPIOB clock                                                   */
  97:../periph_setup.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 211              		.loc 1 97 0
 212 00f2 4FF00800 		mov	r0, #8
 213 00f6 4FF00101 		mov	r1, #1
 214 00fa FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  98:../periph_setup.c **** 
  99:../periph_setup.c **** 	GPIO_DeInit(GPIOB);
 215              		.loc 1 99 0
 216 00fe 2748     		ldr	r0, .L8
 217 0100 FFF7FEFF 		bl	GPIO_DeInit
 100:../periph_setup.c **** 
 101:../periph_setup.c **** 	GPIO_InitTypeDef  GPIO_InitStructure;
 102:../periph_setup.c **** 
 103:../periph_setup.c **** 	/* Configure USART3 Rx (PB11) as input floating                         */
 104:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_11;
 218              		.loc 1 104 0
 219 0104 4FF40063 		mov	r3, #2048
 220 0108 BB82     		strh	r3, [r7, #20]	@ movhi
 105:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 221              		.loc 1 105 0
 222 010a 4FF00303 		mov	r3, #3
 223 010e BB75     		strb	r3, [r7, #22]
 106:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 224              		.loc 1 106 0
 225 0110 4FF00403 		mov	r3, #4
 226 0114 FB75     		strb	r3, [r7, #23]
 107:../periph_setup.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 227              		.loc 1 107 0
 228 0116 07F11403 		add	r3, r7, #20
 229 011a 2048     		ldr	r0, .L8
 230 011c 1946     		mov	r1, r3
 231 011e FFF7FEFF 		bl	GPIO_Init
 108:../periph_setup.c **** 
 109:../periph_setup.c **** 	/* Configure USART3 Tx (PB10) as alternate function push-pull            */
 110:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_10;
 232              		.loc 1 110 0
 233 0122 4FF48063 		mov	r3, #1024
 234 0126 BB82     		strh	r3, [r7, #20]	@ movhi
 111:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 235              		.loc 1 111 0
 236 0128 4FF00303 		mov	r3, #3
 237 012c BB75     		strb	r3, [r7, #22]
 112:../periph_setup.c **** 	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF_PP;
 238              		.loc 1 112 0
 239 012e 4FF01803 		mov	r3, #24
 240 0132 FB75     		strb	r3, [r7, #23]
 113:../periph_setup.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 241              		.loc 1 113 0
 242 0134 07F11403 		add	r3, r7, #20
 243 0138 1848     		ldr	r0, .L8
 244 013a 1946     		mov	r1, r3
 245 013c FFF7FEFF 		bl	GPIO_Init
 114:../periph_setup.c **** 
 115:../periph_setup.c **** 	/* Enable USART3 clock                                                   */
 116:../periph_setup.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 246              		.loc 1 116 0
 247 0140 4FF48020 		mov	r0, #262144
 248 0144 4FF00101 		mov	r1, #1
 249 0148 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 117:../periph_setup.c **** 
 118:../periph_setup.c **** 	USART_InitTypeDef USART_InitStructure;
 119:../periph_setup.c **** 
 120:../periph_setup.c **** 	USART_InitStructure.USART_BaudRate            = 9600;
 250              		.loc 1 120 0
 251 014c 4FF41653 		mov	r3, #9600
 252 0150 7B60     		str	r3, [r7, #4]
 121:../periph_setup.c **** 	USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 253              		.loc 1 121 0
 254 0152 4FF00003 		mov	r3, #0
 255 0156 3B81     		strh	r3, [r7, #8]	@ movhi
 122:../periph_setup.c **** 	USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 256              		.loc 1 122 0
 257 0158 4FF00003 		mov	r3, #0
 258 015c 7B81     		strh	r3, [r7, #10]	@ movhi
 123:../periph_setup.c **** 	USART_InitStructure.USART_Parity              = USART_Parity_No ;
 259              		.loc 1 123 0
 260 015e 4FF00003 		mov	r3, #0
 261 0162 BB81     		strh	r3, [r7, #12]	@ movhi
 124:../periph_setup.c **** 	USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 262              		.loc 1 124 0
 263 0164 4FF00C03 		mov	r3, #12
 264 0168 FB81     		strh	r3, [r7, #14]	@ movhi
 125:../periph_setup.c **** 	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 265              		.loc 1 125 0
 266 016a 4FF00003 		mov	r3, #0
 267 016e 3B82     		strh	r3, [r7, #16]	@ movhi
 126:../periph_setup.c **** 
 127:../periph_setup.c **** 	USART_Init(USART3, &USART_InitStructure);
 268              		.loc 1 127 0
 269 0170 07F10403 		add	r3, r7, #4
 270 0174 0A48     		ldr	r0, .L8+4
 271 0176 1946     		mov	r1, r3
 272 0178 FFF7FEFF 		bl	USART_Init
 128:../periph_setup.c **** 	USART_Cmd(USART3, ENABLE);
 273              		.loc 1 128 0
 274 017c 0848     		ldr	r0, .L8+4
 275 017e 4FF00101 		mov	r1, #1
 276 0182 FFF7FEFF 		bl	USART_Cmd
 129:../periph_setup.c **** 	/*Interrupt after reception or transfer*/
 130:../periph_setup.c **** 	USART_ITConfig(USART3, USART_IT_RXNE | USART_IT_TC, ENABLE);
 277              		.loc 1 130 0
 278 0186 0648     		ldr	r0, .L8+4
 279 0188 40F22771 		movw	r1, #1831
 280 018c 4FF00102 		mov	r2, #1
 281 0190 FFF7FEFF 		bl	USART_ITConfig
 131:../periph_setup.c **** 
 132:../periph_setup.c **** }
 282              		.loc 1 132 0
 283 0194 07F11807 		add	r7, r7, #24
 284 0198 BD46     		mov	sp, r7
 285 019a 80BD     		pop	{r7, pc}
 286              	.L9:
 287              		.align	2
 288              	.L8:
 289 019c 000C0140 		.word	1073810432
 290 01a0 00480040 		.word	1073760256
 291              		.cfi_endproc
 292              	.LFE32:
 294              		.align	2
 295              		.global	Setup_USART_NVIC
 296              		.thumb
 297              		.thumb_func
 299              	Setup_USART_NVIC:
 300              	.LFB33:
 133:../periph_setup.c **** 
 134:../periph_setup.c **** void Setup_USART_NVIC(void)
 135:../periph_setup.c **** {
 301              		.loc 1 135 0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 8
 304              		@ frame_needed = 1, uses_anonymous_args = 0
 305 01a4 80B5     		push	{r7, lr}
 306              	.LCFI11:
 307              		.cfi_def_cfa_offset 8
 308              		.cfi_offset 7, -8
 309              		.cfi_offset 14, -4
 310 01a6 82B0     		sub	sp, sp, #8
 311              	.LCFI12:
 312              		.cfi_def_cfa_offset 16
 313 01a8 00AF     		add	r7, sp, #0
 314              	.LCFI13:
 315              		.cfi_def_cfa_register 7
 136:../periph_setup.c **** 	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 316              		.loc 1 136 0
 317 01aa 4FF4E060 		mov	r0, #1792
 318 01ae FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 137:../periph_setup.c **** 
 138:../periph_setup.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 139:../periph_setup.c **** 
 140:../periph_setup.c **** 	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 319              		.loc 1 140 0
 320 01b2 4FF02703 		mov	r3, #39
 321 01b6 3B71     		strb	r3, [r7, #4]
 141:../periph_setup.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 322              		.loc 1 141 0
 323 01b8 4FF00103 		mov	r3, #1
 324 01bc 7B71     		strb	r3, [r7, #5]
 142:../periph_setup.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 325              		.loc 1 142 0
 326 01be 4FF00303 		mov	r3, #3
 327 01c2 BB71     		strb	r3, [r7, #6]
 143:../periph_setup.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 328              		.loc 1 143 0
 329 01c4 4FF00103 		mov	r3, #1
 330 01c8 FB71     		strb	r3, [r7, #7]
 144:../periph_setup.c **** 
 145:../periph_setup.c **** 	NVIC_Init(&NVIC_InitStructure);
 331              		.loc 1 145 0
 332 01ca 07F10403 		add	r3, r7, #4
 333 01ce 1846     		mov	r0, r3
 334 01d0 FFF7FEFF 		bl	NVIC_Init
 146:../periph_setup.c **** }
 335              		.loc 1 146 0
 336 01d4 07F10807 		add	r7, r7, #8
 337 01d8 BD46     		mov	sp, r7
 338 01da 80BD     		pop	{r7, pc}
 339              		.cfi_endproc
 340              	.LFE33:
 342              	.Letext0:
 343              		.file 2 "/opt/codesourcery/arm-2012.09/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eab
 344              		.file 3 "/home/dzusan/workspace/sensitizer_probe/CMSIS/stm32f10x.h"
 345              		.file 4 "/home/dzusan/workspace/sensitizer_probe/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 346              		.file 5 "/home/dzusan/workspace/sensitizer_probe/STM32F10x_StdPeriph_Driver/inc/stm32f10x_usart.h"
 347              		.file 6 "/home/dzusan/workspace/sensitizer_probe/STM32F10x_StdPeriph_Driver/inc/misc.h"
 348              		.file 7 "/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 periph_setup.c
     /tmp/ccaxNv7d.s:18     .text:00000000 $t
     /tmp/ccaxNv7d.s:23     .text:00000000 SetupLED
     /tmp/ccaxNv7d.s:69     .text:00000040 $d
     /tmp/ccaxNv7d.s:73     .text:00000044 $t
     /tmp/ccaxNv7d.s:78     .text:00000044 SetupRTC
     /tmp/ccaxNv7d.s:146    .text:000000b4 Setup_RTC_NVIC
     /tmp/ccaxNv7d.s:194    .text:000000ec SetupUSART
     /tmp/ccaxNv7d.s:289    .text:0000019c $d
     /tmp/ccaxNv7d.s:294    .text:000001a4 $t
     /tmp/ccaxNv7d.s:299    .text:000001a4 Setup_USART_NVIC
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.f2b32ee49e703f71d2941adfc5f04874
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.968bcf08d813e68e57c280a4da69fa5a
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe

UNDEFINED SYMBOLS
RCC_APB2PeriphClockCmd
GPIO_DeInit
GPIO_Init
RCC_APB1PeriphClockCmd
PWR_BackupAccessCmd
RCC_LSEConfig
RCC_GetFlagStatus
RCC_RTCCLKConfig
RCC_RTCCLKCmd
RTC_WaitForSynchro
RTC_WaitForLastTask
RTC_ITConfig
RTC_SetPrescaler
RTC_EnterConfigMode
RTC_ExitConfigMode
NVIC_PriorityGroupConfig
NVIC_Init
USART_Init
USART_Cmd
USART_ITConfig
