// Seed: 3367528892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7 = id_6;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10
);
  wor  id_12;
  wire id_13;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
