<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/cpu/core_dynrec/risc_x64.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/cpu/core_dynrec/risc_x64.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2019  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License</span>
<a name="l00015"></a>00015 <span class="comment"> *  along with this program; if not, write to the Free Software</span>
<a name="l00016"></a>00016 <span class="comment"> *  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">// some configuring defines that specify the capabilities of this architecture</span>
<a name="l00022"></a>00022 <span class="comment">// or aspects of the recompiling</span>
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// protect FC_ADDR over function calls if necessaray</span>
<a name="l00025"></a>00025 <span class="comment">// #define DRC_PROTECT_ADDR_REG</span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">// try to use non-flags generating functions if possible</span>
<a name="l00028"></a>00028 <span class="preprocessor">#define DRC_FLAGS_INVALIDATION</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="comment">// try to replace _simple functions by code</span>
<a name="l00030"></a>00030 <span class="preprocessor">#define DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="comment">// type with the same size as a pointer</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define DRC_PTR_SIZE_IM Bit64u</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="comment">// calling convention modifier</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define DRC_CALL_CONV   </span><span class="comment">/* nothing */</span>
<a name="l00037"></a>00037 <span class="preprocessor">#define DRC_FC                  </span><span class="comment">/* nothing */</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment">// register mapping</span>
<a name="l00041"></a>00041 <span class="keyword">typedef</span> Bit8u HostReg;
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#define HOST_EAX 0</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define HOST_ECX 1</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define HOST_EDX 2</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define HOST_EBX 3</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define HOST_ESI 6</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define HOST_EDI 7</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="comment">// register that holds function return values</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define FC_RETOP HOST_EAX</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a>00054 <span class="comment">// register used for address calculations, if the ABI does not</span>
<a name="l00055"></a>00055 <span class="comment">// state that this register is preserved across function calls</span>
<a name="l00056"></a>00056 <span class="comment">// then define DRC_PROTECT_ADDR_REG above</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define FC_ADDR HOST_EBX</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="preprocessor">#if defined (_WIN64)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define FC_OP1 HOST_ECX</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define FC_OP2 HOST_EDX</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="comment">// register that holds the first parameter</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define FC_OP1 HOST_EDI</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">// register that holds the second parameter</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define FC_OP2 HOST_ESI</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="comment">// special register that holds the third parameter for _R3 calls (byte accessible)</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define FC_OP3 HOST_EAX</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define FC_TMP_BA1 HOST_ECX</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define FC_TMP_BA2 HOST_EDX</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="comment">// temporary register for LEA</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define TEMP_REG_DRC HOST_ESI</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment">// move a full register from reg_src to reg_dst</span>
<a name="l00085"></a>00085 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regs(HostReg reg_dst,HostReg reg_src) {
<a name="l00086"></a>00086         <span class="keywordflow">if</span> (reg_dst==reg_src) <span class="keywordflow">return</span>;
<a name="l00087"></a>00087         cache_addb(0x8b);                                       <span class="comment">// mov reg_dst,reg_src</span>
<a name="l00088"></a>00088         cache_addb(0xc0+(reg_dst&lt;&lt;3)+reg_src);
<a name="l00089"></a>00089 }
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_reg_qword(HostReg dest_reg,Bit64u imm);
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="comment">// This function generates an instruction with register addressing and a memory location</span>
<a name="l00094"></a>00094 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_reg_memaddr(HostReg reg,<span class="keywordtype">void</span>* data,Bit8u op,Bit8u prefix=0) {
<a name="l00095"></a>00095         Bit64s diff = (Bit64s)data-((Bit64s)cache.pos+(prefix?7:6));
<a name="l00096"></a>00096 <span class="comment">//      if ((diff&lt;0x80000000LL) &amp;&amp; (diff&gt;-0x80000000LL)) { //clang messes itself up on this...</span>
<a name="l00097"></a>00097         <span class="keywordflow">if</span> ( (diff&gt;&gt;63) == (diff&gt;&gt;31) ) { <span class="comment">//signed bit extend, test to see if value fits in a Bit32s</span>
<a name="l00098"></a>00098                 <span class="comment">// mov reg,[rip+diff] (or similar, depending on the op) to fetch *data</span>
<a name="l00099"></a>00099                 <span class="keywordflow">if</span>(prefix) cache_addb(prefix);
<a name="l00100"></a>00100                 cache_addb(op);
<a name="l00101"></a>00101                 cache_addb(0x05+(reg&lt;&lt;3));
<a name="l00102"></a>00102                 <span class="comment">// RIP-relative addressing is offset after the instruction </span>
<a name="l00103"></a>00103                 cache_addd((Bit32u)(((Bit64u)diff)&amp;0xffffffffLL)); 
<a name="l00104"></a>00104         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Bit64u)data&lt;0x100000000LL) {
<a name="l00105"></a>00105                 <span class="comment">// mov reg,[data] (or similar, depending on the op) when absolute address of data is &lt;4GB</span>
<a name="l00106"></a>00106                 <span class="keywordflow">if</span>(prefix) cache_addb(prefix);
<a name="l00107"></a>00107                 cache_addb(op);
<a name="l00108"></a>00108                 cache_addw(0x2504+(reg&lt;&lt;3));
<a name="l00109"></a>00109                 cache_addd((Bit32u)(((Bit64u)data)&amp;0xffffffffLL));
<a name="l00110"></a>00110         } <span class="keywordflow">else</span> {
<a name="l00111"></a>00111                 <span class="comment">// load 64-bit data into tmp_reg and do mov reg,[tmp_reg] (or similar, depending on the op)</span>
<a name="l00112"></a>00112                 HostReg tmp_reg = HOST_EAX;
<a name="l00113"></a>00113                 <span class="keywordflow">if</span>(reg == HOST_EAX) tmp_reg = HOST_ECX;
<a name="l00114"></a>00114 
<a name="l00115"></a>00115                 cache_addb(0x50+tmp_reg);       <span class="comment">// push rax/rcx</span>
<a name="l00116"></a>00116                 gen_mov_reg_qword(tmp_reg,(Bit64u)data);
<a name="l00117"></a>00117 
<a name="l00118"></a>00118                 <span class="keywordflow">if</span>(prefix) cache_addb(prefix);
<a name="l00119"></a>00119                 cache_addb(op);
<a name="l00120"></a>00120                 cache_addb(tmp_reg+(reg&lt;&lt;3));
<a name="l00121"></a>00121 
<a name="l00122"></a>00122                 cache_addb(0x58+tmp_reg);       <span class="comment">// pop rax/rcx</span>
<a name="l00123"></a>00123         }
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 <span class="comment">// Same as above, but with immediate addressing and a memory location</span>
<a name="l00127"></a>00127 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_memaddr(Bit8u modreg,<span class="keywordtype">void</span>* data,Bitu off,Bitu imm,Bit8u op,Bit8u prefix=0) {
<a name="l00128"></a>00128         Bit64s diff = (Bit64s)data-((Bit64s)cache.pos+off+(prefix?7:6));
<a name="l00129"></a>00129 <span class="comment">//      if ((diff&lt;0x80000000LL) &amp;&amp; (diff&gt;-0x80000000LL)) {</span>
<a name="l00130"></a>00130         <span class="keywordflow">if</span> ( (diff&gt;&gt;63) == (diff&gt;&gt;31) ) {
<a name="l00131"></a>00131                 <span class="comment">// RIP-relative addressing is offset after the instruction </span>
<a name="l00132"></a>00132                 <span class="keywordflow">if</span>(prefix) cache_addb(prefix);
<a name="l00133"></a>00133                 cache_addw(op+((modreg+1)&lt;&lt;8));
<a name="l00134"></a>00134                 cache_addd((Bit32u)(((Bit64u)diff)&amp;0xffffffffLL));
<a name="l00135"></a>00135 
<a name="l00136"></a>00136                 <span class="keywordflow">switch</span>(off) {
<a name="l00137"></a>00137                         <span class="keywordflow">case</span> 1: cache_addb(((Bit8u)imm&amp;0xff)); <span class="keywordflow">break</span>;
<a name="l00138"></a>00138                         <span class="keywordflow">case</span> 2: cache_addw(((Bit16u)imm&amp;0xffff)); <span class="keywordflow">break</span>;
<a name="l00139"></a>00139                         <span class="keywordflow">case</span> 4: cache_addd(((Bit32u)imm&amp;0xffffffff)); <span class="keywordflow">break</span>;
<a name="l00140"></a>00140                 }
<a name="l00141"></a>00141 
<a name="l00142"></a>00142         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Bit64u)data&lt;0x100000000LL) {
<a name="l00143"></a>00143                 <span class="keywordflow">if</span>(prefix) cache_addb(prefix);
<a name="l00144"></a>00144                 cache_addw(op+(modreg&lt;&lt;8));
<a name="l00145"></a>00145                 cache_addb(0x25);
<a name="l00146"></a>00146                 cache_addd((Bit32u)(((Bit64u)data)&amp;0xffffffffLL));
<a name="l00147"></a>00147 
<a name="l00148"></a>00148                 <span class="keywordflow">switch</span>(off) {
<a name="l00149"></a>00149                         <span class="keywordflow">case</span> 1: cache_addb(((Bit8u)imm&amp;0xff)); <span class="keywordflow">break</span>;
<a name="l00150"></a>00150                         <span class="keywordflow">case</span> 2: cache_addw(((Bit16u)imm&amp;0xffff)); <span class="keywordflow">break</span>;
<a name="l00151"></a>00151                         <span class="keywordflow">case</span> 4: cache_addd(((Bit32u)imm&amp;0xffffffff)); <span class="keywordflow">break</span>;
<a name="l00152"></a>00152                 }
<a name="l00153"></a>00153 
<a name="l00154"></a>00154         } <span class="keywordflow">else</span> {
<a name="l00155"></a>00155                 HostReg tmp_reg = HOST_EAX;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157                 cache_addb(0x50+tmp_reg);       <span class="comment">// push rax</span>
<a name="l00158"></a>00158                 gen_mov_reg_qword(tmp_reg,(Bit64u)data);
<a name="l00159"></a>00159 
<a name="l00160"></a>00160                 <span class="keywordflow">if</span>(prefix) cache_addb(prefix);
<a name="l00161"></a>00161                 cache_addw(op+((modreg-4+tmp_reg)&lt;&lt;8));
<a name="l00162"></a>00162 
<a name="l00163"></a>00163                 <span class="keywordflow">switch</span>(off) {
<a name="l00164"></a>00164                         <span class="keywordflow">case</span> 1: cache_addb(((Bit8u)imm&amp;0xff)); <span class="keywordflow">break</span>;
<a name="l00165"></a>00165                         <span class="keywordflow">case</span> 2: cache_addw(((Bit16u)imm&amp;0xffff)); <span class="keywordflow">break</span>;
<a name="l00166"></a>00166                         <span class="keywordflow">case</span> 4: cache_addd(((Bit32u)imm&amp;0xffffffff)); <span class="keywordflow">break</span>;
<a name="l00167"></a>00167                 }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169                 cache_addb(0x58+tmp_reg);       <span class="comment">// pop rax</span>
<a name="l00170"></a>00170         }
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from memory into dest_reg</span>
<a name="l00174"></a>00174 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00175"></a>00175 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg(HostReg dest_reg,<span class="keywordtype">void</span>* data,<span class="keywordtype">bool</span> dword,Bit8u prefix=0) {
<a name="l00176"></a>00176         <span class="keywordflow">if</span> (!dword) gen_reg_memaddr(dest_reg,data,0xb7,0x0f);   <span class="comment">// movzx reg,[data] - zero extend data, fixes LLVM compile where the called function does not extend the parameters</span>
<a name="l00177"></a>00177         <span class="keywordflow">else</span> gen_reg_memaddr(dest_reg,data,0x8b,prefix);        <span class="comment">// mov reg,[data]</span>
<a name="l00178"></a>00178 } 
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 <span class="comment">// move a 16bit constant value into dest_reg</span>
<a name="l00181"></a>00181 <span class="comment">// the upper 16bit of the destination register may be destroyed</span>
<a name="l00182"></a>00182 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg_imm(HostReg dest_reg,Bit16u imm) {
<a name="l00183"></a>00183         cache_addb(0xb8+dest_reg);                      <span class="comment">// mov reg,imm</span>
<a name="l00184"></a>00184         cache_addd((Bit32u)imm);
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="comment">// move a 32bit constant value into dest_reg</span>
<a name="l00188"></a>00188 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_dword_to_reg_imm(HostReg dest_reg,Bit32u imm) {
<a name="l00189"></a>00189         cache_addb(0xb8+dest_reg);                      <span class="comment">// mov reg,imm</span>
<a name="l00190"></a>00190         cache_addd(imm);
<a name="l00191"></a>00191 }
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 <span class="comment">// move a 64bit constant value into a full register</span>
<a name="l00194"></a>00194 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_reg_qword(HostReg dest_reg,Bit64u imm) {
<a name="l00195"></a>00195         <span class="keywordflow">if</span> (imm==(Bit32u)imm) {
<a name="l00196"></a>00196                 gen_mov_dword_to_reg_imm(dest_reg, (Bit32u)imm);
<a name="l00197"></a>00197                 <span class="keywordflow">return</span>;
<a name="l00198"></a>00198         }
<a name="l00199"></a>00199         cache_addb(0x48);
<a name="l00200"></a>00200         cache_addb(0xb8+dest_reg);                      <span class="comment">// mov dest_reg,imm</span>
<a name="l00201"></a>00201         cache_addq(imm);
<a name="l00202"></a>00202 }
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into memory</span>
<a name="l00205"></a>00205 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_from_reg(HostReg src_reg,<span class="keywordtype">void</span>* dest,<span class="keywordtype">bool</span> dword,Bit8u prefix=0) {
<a name="l00206"></a>00206         gen_reg_memaddr(src_reg,dest,0x89,(dword?prefix:0x66));         <span class="comment">// mov [data],reg</span>
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00210"></a>00210 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00211"></a>00211 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00212"></a>00212 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00213"></a>00213 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00214"></a>00214         gen_reg_memaddr(dest_reg,data,0xb6,0x0f);       <span class="comment">// movzx reg,[data]</span>
<a name="l00215"></a>00215 }
<a name="l00216"></a>00216 
<a name="l00217"></a>00217 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00218"></a>00218 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00219"></a>00219 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00220"></a>00220 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00221"></a>00221 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low_canuseword(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00222"></a>00222         gen_reg_memaddr(dest_reg,data,0xb6,0x0f);       <span class="comment">// movzx reg,[data]</span>
<a name="l00223"></a>00223 }
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00226"></a>00226 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00227"></a>00227 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00228"></a>00228 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00229"></a>00229 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low_imm(HostReg dest_reg,Bit8u imm) {
<a name="l00230"></a>00230         cache_addb(0xb8+dest_reg);                      <span class="comment">// mov reg,imm</span>
<a name="l00231"></a>00231         cache_addd((Bit32u)imm);
<a name="l00232"></a>00232 }
<a name="l00233"></a>00233 
<a name="l00234"></a>00234 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00235"></a>00235 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00236"></a>00236 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00237"></a>00237 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00238"></a>00238 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low_imm_canuseword(HostReg dest_reg,Bit8u imm) {
<a name="l00239"></a>00239         cache_addb(0xb8+dest_reg);                      <span class="comment">// mov reg,imm</span>
<a name="l00240"></a>00240         cache_addd((Bit32u)imm);
<a name="l00241"></a>00241 }
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 <span class="comment">// move the lowest 8bit of a register into memory</span>
<a name="l00244"></a>00244 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_from_reg_low(HostReg src_reg,<span class="keywordtype">void</span>* dest) {
<a name="l00245"></a>00245         gen_reg_memaddr(src_reg,dest,0x88);     <span class="comment">// mov byte [data],reg</span>
<a name="l00246"></a>00246 }
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 <span class="comment">// convert an 8bit word to a 32bit dword</span>
<a name="l00251"></a>00251 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00252"></a>00252 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_byte(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00253"></a>00253         cache_addw(0xb60f+(sign?0x800:0));              <span class="comment">// movsx/movzx</span>
<a name="l00254"></a>00254         cache_addb(0xc0+(reg&lt;&lt;3)+reg);
<a name="l00255"></a>00255 }
<a name="l00256"></a>00256 
<a name="l00257"></a>00257 <span class="comment">// convert a 16bit word to a 32bit dword</span>
<a name="l00258"></a>00258 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00259"></a>00259 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_word(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00260"></a>00260         cache_addw(0xb70f+(sign?0x800:0));              <span class="comment">// movsx/movzx</span>
<a name="l00261"></a>00261         cache_addb(0xc0+(reg&lt;&lt;3)+reg);
<a name="l00262"></a>00262 }
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 
<a name="l00266"></a>00266 <span class="comment">// add a 32bit value from memory to a full register</span>
<a name="l00267"></a>00267 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add(HostReg reg,<span class="keywordtype">void</span>* op) {
<a name="l00268"></a>00268         gen_reg_memaddr(reg,op,0x03);           <span class="comment">// add reg,[data]</span>
<a name="l00269"></a>00269 }
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 <span class="comment">// add a 32bit constant value to a full register</span>
<a name="l00272"></a>00272 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_imm(HostReg reg,Bit32u imm) {
<a name="l00273"></a>00273         <span class="keywordflow">if</span> (!imm) <span class="keywordflow">return</span>;
<a name="l00274"></a>00274         cache_addw(0xc081+(reg&lt;&lt;8));            <span class="comment">// add reg,imm</span>
<a name="l00275"></a>00275         cache_addd(imm);
<a name="l00276"></a>00276 }
<a name="l00277"></a>00277 
<a name="l00278"></a>00278 <span class="comment">// and a 32bit constant value with a full register</span>
<a name="l00279"></a>00279 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_and_imm(HostReg reg,Bit32u imm) {
<a name="l00280"></a>00280         cache_addw(0xe081+(reg&lt;&lt;8));            <span class="comment">// and reg,imm</span>
<a name="l00281"></a>00281         cache_addd(imm);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 
<a name="l00284"></a>00284 
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 <span class="comment">// move a 32bit constant value into memory</span>
<a name="l00287"></a>00287 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_direct_dword(<span class="keywordtype">void</span>* dest,Bit32u imm) {
<a name="l00288"></a>00288         gen_memaddr(0x4,dest,4,imm,0xc7);       <span class="comment">// mov [data],imm</span>
<a name="l00289"></a>00289 }
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 <span class="comment">// move an address into memory</span>
<a name="l00293"></a>00293 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_direct_ptr(<span class="keywordtype">void</span>* dest,DRC_PTR_SIZE_IM imm) {
<a name="l00294"></a>00294         gen_mov_reg_qword(HOST_EAX,imm);
<a name="l00295"></a>00295         gen_mov_word_from_reg(HOST_EAX,dest,<span class="keyword">true</span>,0x48);         <span class="comment">// 0x48 prefixes full 64-bit mov</span>
<a name="l00296"></a>00296 }
<a name="l00297"></a>00297 
<a name="l00298"></a>00298 
<a name="l00299"></a>00299 <span class="comment">// add an 8bit constant value to a memory value</span>
<a name="l00300"></a>00300 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00301"></a>00301         <span class="keywordflow">if</span> (!imm) <span class="keywordflow">return</span>;
<a name="l00302"></a>00302         gen_memaddr(0x4,dest,1,imm,0x83);       <span class="comment">// add [data],imm</span>
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 
<a name="l00305"></a>00305 <span class="comment">// add a 32bit (dword==true) or 16bit (dword==false) constant value to a memory value</span>
<a name="l00306"></a>00306 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00307"></a>00307         <span class="keywordflow">if</span> (!imm) <span class="keywordflow">return</span>;
<a name="l00308"></a>00308         <span class="keywordflow">if</span> ((imm&lt;128) &amp;&amp; dword) {
<a name="l00309"></a>00309                 gen_add_direct_byte(dest,(Bit8s)imm);
<a name="l00310"></a>00310                 <span class="keywordflow">return</span>;
<a name="l00311"></a>00311         }
<a name="l00312"></a>00312         gen_memaddr(0x4,dest,(dword?4:2),imm,0x81,(dword?0:0x66));      <span class="comment">// add [data],imm</span>
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="comment">// subtract an 8bit constant value from a memory value</span>
<a name="l00316"></a>00316 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_sub_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00317"></a>00317         <span class="keywordflow">if</span> (!imm) <span class="keywordflow">return</span>;
<a name="l00318"></a>00318         gen_memaddr(0x2c,dest,1,imm,0x83);
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="comment">// subtract a 32bit (dword==true) or 16bit (dword==false) constant value from a memory value</span>
<a name="l00322"></a>00322 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_sub_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00323"></a>00323         <span class="keywordflow">if</span> (!imm) <span class="keywordflow">return</span>;
<a name="l00324"></a>00324         <span class="keywordflow">if</span> ((imm&lt;128) &amp;&amp; dword) {
<a name="l00325"></a>00325                 gen_sub_direct_byte(dest,(Bit8s)imm);
<a name="l00326"></a>00326                 <span class="keywordflow">return</span>;
<a name="l00327"></a>00327         }
<a name="l00328"></a>00328         gen_memaddr(0x2c,dest,(dword?4:2),imm,0x81,(dword?0:0x66));     <span class="comment">// sub [data],imm</span>
<a name="l00329"></a>00329 }
<a name="l00330"></a>00330 
<a name="l00331"></a>00331 
<a name="l00332"></a>00332 
<a name="l00333"></a>00333 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00334"></a>00334 <span class="comment">// scale_reg is scaled by scale (scale_reg*(2^scale)) and</span>
<a name="l00335"></a>00335 <span class="comment">// added to dest_reg, then the immediate value is added</span>
<a name="l00336"></a>00336 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,HostReg scale_reg,Bitu scale,Bits imm) {
<a name="l00337"></a>00337         Bit8u rm_base;
<a name="l00338"></a>00338         Bitu imm_size;
<a name="l00339"></a>00339         <span class="keywordflow">if</span> (!imm) {
<a name="l00340"></a>00340                 imm_size=0;     rm_base=0x0;                    <span class="comment">//no imm</span>
<a name="l00341"></a>00341         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm&gt;=-128 &amp;&amp; imm&lt;=127)) {
<a name="l00342"></a>00342                 imm_size=1;     rm_base=0x40;                   <span class="comment">//Signed byte imm</span>
<a name="l00343"></a>00343         } <span class="keywordflow">else</span> {
<a name="l00344"></a>00344                 imm_size=4;     rm_base=0x80;                   <span class="comment">//Signed dword imm</span>
<a name="l00345"></a>00345         }
<a name="l00346"></a>00346 
<a name="l00347"></a>00347         <span class="comment">// ea_reg := ea_reg+scale_reg*(2^scale)+imm</span>
<a name="l00348"></a>00348         cache_addb(0x48);
<a name="l00349"></a>00349         cache_addb(0x8d);                       <span class="comment">//LEA</span>
<a name="l00350"></a>00350         cache_addb(0x04+(dest_reg &lt;&lt; 3)+rm_base);       <span class="comment">//The sib indicator</span>
<a name="l00351"></a>00351         cache_addb((Bit8u)(dest_reg+(scale_reg&lt;&lt;3)+(scale&lt;&lt;6)));
<a name="l00352"></a>00352 
<a name="l00353"></a>00353         <span class="keywordflow">switch</span> (imm_size) {
<a name="l00354"></a>00354         <span class="keywordflow">case</span> 0: <span class="keywordflow">break</span>;
<a name="l00355"></a>00355         <span class="keywordflow">case</span> 1:cache_addb((Bit8u)imm);<span class="keywordflow">break</span>;
<a name="l00356"></a>00356         <span class="keywordflow">case</span> 4:cache_addd((Bit32u)imm);<span class="keywordflow">break</span>;
<a name="l00357"></a>00357         }
<a name="l00358"></a>00358 }
<a name="l00359"></a>00359 
<a name="l00360"></a>00360 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00361"></a>00361 <span class="comment">// dest_reg is scaled by scale (dest_reg*(2^scale)),</span>
<a name="l00362"></a>00362 <span class="comment">// then the immediate value is added</span>
<a name="l00363"></a>00363 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,Bitu scale,Bits imm) {
<a name="l00364"></a>00364         <span class="comment">// ea_reg := ea_reg*(2^scale)+imm</span>
<a name="l00365"></a>00365         <span class="comment">// ea_reg :=   op2 *(2^scale)+imm</span>
<a name="l00366"></a>00366         cache_addb(0x48);
<a name="l00367"></a>00367         cache_addb(0x8d);                       <span class="comment">//LEA</span>
<a name="l00368"></a>00368         cache_addb(0x04+(dest_reg&lt;&lt;3));
<a name="l00369"></a>00369         cache_addb((Bit8u)(0x05+(dest_reg&lt;&lt;3)+(scale&lt;&lt;6)));
<a name="l00370"></a>00370 
<a name="l00371"></a>00371         cache_addd((Bit32u)imm);                <span class="comment">// always add dword immediate</span>
<a name="l00372"></a>00372 }
<a name="l00373"></a>00373 
<a name="l00374"></a>00374 
<a name="l00375"></a>00375 
<a name="l00376"></a>00376 <span class="comment">// generate a call to a parameterless function</span>
<a name="l00377"></a>00377 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_call_function_raw(<span class="keyword">const</span> T func) {
<a name="l00378"></a>00378         cache_addw(0xb848);
<a name="l00379"></a>00379         cache_addq((Bit64u)func);
<a name="l00380"></a>00380         cache_addw(0xd0ff);
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 <span class="comment">// generate a call to a function with paramcount parameters</span>
<a name="l00384"></a>00384 <span class="comment">// note: the parameters are loaded in the architecture specific way</span>
<a name="l00385"></a>00385 <span class="comment">// using the gen_load_param_ functions below</span>
<a name="l00386"></a>00386 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> Bit64u INLINE gen_call_function_setup(<span class="keyword">const</span> T func,Bitu paramcount,<span class="keywordtype">bool</span> fastcall=<span class="keyword">false</span>) {
<a name="l00387"></a>00387         (void)paramcount;
<a name="l00388"></a>00388         (void)fastcall;
<a name="l00389"></a>00389 
<a name="l00390"></a>00390         Bit64u proc_addr = (Bit64u)cache.pos;
<a name="l00391"></a>00391         gen_call_function_raw(func);
<a name="l00392"></a>00392         <span class="keywordflow">return</span> proc_addr;
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 <span class="comment">// load an immediate value as param&#39;th function parameter</span>
<a name="l00397"></a>00397 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_imm(Bitu imm,Bitu param) {
<a name="l00398"></a>00398         <span class="comment">// move an immediate 32bit value into a 64bit param reg</span>
<a name="l00399"></a>00399         <span class="keywordflow">switch</span> (param) {
<a name="l00400"></a>00400                 <span class="keywordflow">case</span> 0:                 <span class="comment">// mov param1,imm32</span>
<a name="l00401"></a>00401                         gen_mov_dword_to_reg_imm(FC_OP1,(Bit32u)imm);
<a name="l00402"></a>00402                         <span class="keywordflow">break</span>;
<a name="l00403"></a>00403                 <span class="keywordflow">case</span> 1:                 <span class="comment">// mov param2,imm32</span>
<a name="l00404"></a>00404                         gen_mov_dword_to_reg_imm(FC_OP2,(Bit32u)imm);
<a name="l00405"></a>00405                         <span class="keywordflow">break</span>;
<a name="l00406"></a>00406 <span class="preprocessor">#if defined (_WIN64)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:                 <span class="comment">// mov r8d,imm32</span>
<a name="l00408"></a>00408                         cache_addw(0xb841);
<a name="l00409"></a>00409                         cache_addd((Bit32u)imm);
<a name="l00410"></a>00410                         <span class="keywordflow">break</span>;
<a name="l00411"></a>00411                 <span class="keywordflow">case</span> 3:                 <span class="comment">// mov r9d,imm32</span>
<a name="l00412"></a>00412                         cache_addw(0xb941);
<a name="l00413"></a>00413                         cache_addd((Bit32u)imm);
<a name="l00414"></a>00414                         <span class="keywordflow">break</span>;
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:                 <span class="comment">// mov rdx,imm32</span>
<a name="l00417"></a>00417                         gen_mov_dword_to_reg_imm(HOST_EDX,(Bit32u)imm);
<a name="l00418"></a>00418                         <span class="keywordflow">break</span>;
<a name="l00419"></a>00419                 <span class="keywordflow">case</span> 3:                 <span class="comment">// mov rcx,imm32</span>
<a name="l00420"></a>00420                         gen_mov_dword_to_reg_imm(HOST_ECX,(Bit32u)imm);
<a name="l00421"></a>00421                         <span class="keywordflow">break</span>;
<a name="l00422"></a>00422 <span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>                <span class="keywordflow">default</span>:
<a name="l00424"></a>00424                         E_Exit(<span class="stringliteral">&quot;I(mm) &gt;4 params unsupported&quot;</span>);
<a name="l00425"></a>00425                         <span class="keywordflow">break</span>;
<a name="l00426"></a>00426         }
<a name="l00427"></a>00427 }
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 <span class="comment">// load an address as param&#39;th function parameter</span>
<a name="l00430"></a>00430 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_addr(DRC_PTR_SIZE_IM addr,Bitu param) {
<a name="l00431"></a>00431         <span class="comment">// move an immediate 64bit value into a 64bit param reg</span>
<a name="l00432"></a>00432         <span class="keywordflow">switch</span> (param) {
<a name="l00433"></a>00433                 <span class="keywordflow">case</span> 0:                 <span class="comment">// mov param1,addr64</span>
<a name="l00434"></a>00434                         gen_mov_reg_qword(FC_OP1,addr);
<a name="l00435"></a>00435                         <span class="keywordflow">break</span>;
<a name="l00436"></a>00436                 <span class="keywordflow">case</span> 1:                 <span class="comment">// mov param2,addr64</span>
<a name="l00437"></a>00437                         gen_mov_reg_qword(FC_OP2,addr);
<a name="l00438"></a>00438                         <span class="keywordflow">break</span>;
<a name="l00439"></a>00439 <span class="preprocessor">#if defined (_WIN64)</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:                 <span class="comment">// mov r8,addr64</span>
<a name="l00441"></a>00441                         cache_addw(0xb849);
<a name="l00442"></a>00442                         cache_addq(addr);
<a name="l00443"></a>00443                         <span class="keywordflow">break</span>;
<a name="l00444"></a>00444                 <span class="keywordflow">case</span> 3:                 <span class="comment">// mov r9,addr64</span>
<a name="l00445"></a>00445                         cache_addw(0xb949);
<a name="l00446"></a>00446                         cache_addq(addr);
<a name="l00447"></a>00447                         <span class="keywordflow">break</span>;
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:                 <span class="comment">// mov rdx,addr64</span>
<a name="l00450"></a>00450                         gen_mov_reg_qword(HOST_EDX,addr);
<a name="l00451"></a>00451                         <span class="keywordflow">break</span>;
<a name="l00452"></a>00452                 <span class="keywordflow">case</span> 3:                 <span class="comment">// mov rcx,addr64</span>
<a name="l00453"></a>00453                         gen_mov_reg_qword(HOST_ECX,addr);
<a name="l00454"></a>00454                         <span class="keywordflow">break</span>;
<a name="l00455"></a>00455 <span class="preprocessor">#endif</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>                <span class="keywordflow">default</span>:
<a name="l00457"></a>00457                         E_Exit(<span class="stringliteral">&quot;A(ddr) &gt;4 params unsupported&quot;</span>);
<a name="l00458"></a>00458                         <span class="keywordflow">break</span>;
<a name="l00459"></a>00459         }
<a name="l00460"></a>00460 }
<a name="l00461"></a>00461 
<a name="l00462"></a>00462 <span class="comment">// load a host-register as param&#39;th function parameter</span>
<a name="l00463"></a>00463 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_reg(Bitu reg,Bitu param) {
<a name="l00464"></a>00464         <span class="comment">// move a register into a 64bit param reg, {inputregs}!={outputregs}</span>
<a name="l00465"></a>00465         <span class="keywordflow">switch</span> (param) {
<a name="l00466"></a>00466                 <span class="keywordflow">case</span> 0:         <span class="comment">// mov param1,reg&amp;7</span>
<a name="l00467"></a>00467                         gen_mov_regs(FC_OP1,reg&amp;7);
<a name="l00468"></a>00468                         <span class="keywordflow">break</span>;
<a name="l00469"></a>00469                 <span class="keywordflow">case</span> 1:         <span class="comment">// mov param2,reg&amp;7</span>
<a name="l00470"></a>00470                         gen_mov_regs(FC_OP2,reg&amp;7);
<a name="l00471"></a>00471                         <span class="keywordflow">break</span>;
<a name="l00472"></a>00472 <span class="preprocessor">#if defined (_WIN64)</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:         <span class="comment">// mov r8,reg&amp;7</span>
<a name="l00474"></a>00474                         cache_addw(0x8949);
<a name="l00475"></a>00475                         cache_addb(0xc0 + ((reg &amp; 7) &lt;&lt; 3));
<a name="l00476"></a>00476                         <span class="keywordflow">break</span>;
<a name="l00477"></a>00477                 <span class="keywordflow">case</span> 3:         <span class="comment">// mov r9,reg&amp;7</span>
<a name="l00478"></a>00478                         cache_addw(0x8949);
<a name="l00479"></a>00479                         cache_addb(0xc1 + ((reg &amp; 7) &lt;&lt; 3));
<a name="l00480"></a>00480                         <span class="keywordflow">break</span>;
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:         <span class="comment">// mov rdx,reg&amp;7</span>
<a name="l00483"></a>00483                         gen_mov_regs(HOST_EDX,reg&amp;7);
<a name="l00484"></a>00484                         <span class="keywordflow">break</span>;
<a name="l00485"></a>00485                 <span class="keywordflow">case</span> 3:         <span class="comment">// mov rcx,reg&amp;7</span>
<a name="l00486"></a>00486                         gen_mov_regs(HOST_ECX,reg&amp;7);
<a name="l00487"></a>00487                         <span class="keywordflow">break</span>;
<a name="l00488"></a>00488 <span class="preprocessor">#endif</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span>                <span class="keywordflow">default</span>:
<a name="l00490"></a>00490                         E_Exit(<span class="stringliteral">&quot;R(eg) &gt;4 params unsupported&quot;</span>);
<a name="l00491"></a>00491                         <span class="keywordflow">break</span>;
<a name="l00492"></a>00492         }
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 
<a name="l00495"></a>00495 <span class="comment">// load a value from memory as param&#39;th function parameter</span>
<a name="l00496"></a>00496 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_mem(Bitu mem,Bitu param) {
<a name="l00497"></a>00497         <span class="comment">// move memory content into a 64bit param reg</span>
<a name="l00498"></a>00498         <span class="keywordflow">switch</span> (param) {
<a name="l00499"></a>00499                 <span class="keywordflow">case</span> 0:         <span class="comment">// mov param1,[mem]</span>
<a name="l00500"></a>00500                         gen_mov_word_to_reg(FC_OP1,(<span class="keywordtype">void</span>*)mem,<span class="keyword">true</span>);
<a name="l00501"></a>00501                         <span class="keywordflow">break</span>;
<a name="l00502"></a>00502                 <span class="keywordflow">case</span> 1:         <span class="comment">// mov param2,[mem]</span>
<a name="l00503"></a>00503                         gen_mov_word_to_reg(FC_OP2,(<span class="keywordtype">void</span>*)mem,<span class="keyword">true</span>);
<a name="l00504"></a>00504                         <span class="keywordflow">break</span>;
<a name="l00505"></a>00505 <span class="preprocessor">#if defined (_WIN64)</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:         <span class="comment">// mov r8d,[mem]</span>
<a name="l00507"></a>00507                         gen_mov_word_to_reg(0,(<span class="keywordtype">void</span>*)mem,<span class="keyword">true</span>,0x44);    <span class="comment">// 0x44, use x64 rXd regs</span>
<a name="l00508"></a>00508                         <span class="keywordflow">break</span>;
<a name="l00509"></a>00509                 <span class="keywordflow">case</span> 3:         <span class="comment">// mov r9d,[mem]</span>
<a name="l00510"></a>00510                         gen_mov_word_to_reg(1,(<span class="keywordtype">void</span>*)mem,<span class="keyword">true</span>,0x44);    <span class="comment">// 0x44, use x64 rXd regs</span>
<a name="l00511"></a>00511                         <span class="keywordflow">break</span>;
<a name="l00512"></a>00512 <span class="preprocessor">#else</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span>                <span class="keywordflow">case</span> 2:         <span class="comment">// mov edx,[mem]</span>
<a name="l00514"></a>00514                         gen_mov_word_to_reg(HOST_EDX,(<span class="keywordtype">void</span>*)mem,<span class="keyword">true</span>);
<a name="l00515"></a>00515                         <span class="keywordflow">break</span>;
<a name="l00516"></a>00516                 <span class="keywordflow">case</span> 3:         <span class="comment">// mov ecx,[mem]</span>
<a name="l00517"></a>00517                         gen_mov_word_to_reg(HOST_ECX,(<span class="keywordtype">void</span>*)mem,<span class="keyword">true</span>);
<a name="l00518"></a>00518                         <span class="keywordflow">break</span>;
<a name="l00519"></a>00519 <span class="preprocessor">#endif</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span>                <span class="keywordflow">default</span>:
<a name="l00521"></a>00521                         E_Exit(<span class="stringliteral">&quot;R(eg) &gt;4 params unsupported&quot;</span>);
<a name="l00522"></a>00522                         <span class="keywordflow">break</span>;
<a name="l00523"></a>00523         }
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 
<a name="l00526"></a>00526 
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="comment">// jump to an address pointed at by ptr, offset is in imm</span>
<a name="l00529"></a>00529 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_jmp_ptr(<span class="keywordtype">void</span> * ptr,Bits imm=0) {
<a name="l00530"></a>00530         cache_addw(0xa148);             <span class="comment">// mov rax,[data]</span>
<a name="l00531"></a>00531         cache_addq((Bit64u)ptr);
<a name="l00532"></a>00532 
<a name="l00533"></a>00533         cache_addb(0xff);               <span class="comment">// jmp [rax+imm]</span>
<a name="l00534"></a>00534         <span class="keywordflow">if</span> (!imm) {
<a name="l00535"></a>00535                 cache_addb(0x20);
<a name="l00536"></a>00536     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm&gt;=-128 &amp;&amp; imm&lt;=127)) {
<a name="l00537"></a>00537                 cache_addb(0x60);
<a name="l00538"></a>00538                 cache_addb((Bit8u)imm);
<a name="l00539"></a>00539         } <span class="keywordflow">else</span> {
<a name="l00540"></a>00540                 cache_addb(0xa0);
<a name="l00541"></a>00541                 cache_addd((Bit32u)imm);
<a name="l00542"></a>00542         }
<a name="l00543"></a>00543 }
<a name="l00544"></a>00544 
<a name="l00545"></a>00545 
<a name="l00546"></a>00546 <span class="comment">// short conditional jump (+-127 bytes) if register is zero</span>
<a name="l00547"></a>00547 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00548"></a>00548 <span class="keyword">static</span> Bit64u gen_create_branch_on_zero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00549"></a>00549         <span class="keywordflow">if</span> (!dword) cache_addb(0x66);
<a name="l00550"></a>00550         cache_addb(0x0b);                                       <span class="comment">// or reg,reg</span>
<a name="l00551"></a>00551         cache_addb(0xc0+reg+(reg&lt;&lt;3));
<a name="l00552"></a>00552 
<a name="l00553"></a>00553         cache_addw(0x0074);                                     <span class="comment">// jz addr</span>
<a name="l00554"></a>00554         <span class="keywordflow">return</span> ((Bit64u)cache.pos-1);
<a name="l00555"></a>00555 }
<a name="l00556"></a>00556 
<a name="l00557"></a>00557 <span class="comment">// short conditional jump (+-127 bytes) if register is nonzero</span>
<a name="l00558"></a>00558 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00559"></a>00559 <span class="keyword">static</span> Bit64u gen_create_branch_on_nonzero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00560"></a>00560         <span class="keywordflow">if</span> (!dword) cache_addb(0x66);
<a name="l00561"></a>00561         cache_addb(0x0b);                                       <span class="comment">// or reg,reg</span>
<a name="l00562"></a>00562         cache_addb(0xc0+reg+(reg&lt;&lt;3));
<a name="l00563"></a>00563 
<a name="l00564"></a>00564         cache_addw(0x0075);                                     <span class="comment">// jnz addr</span>
<a name="l00565"></a>00565         <span class="keywordflow">return</span> ((Bit64u)cache.pos-1);
<a name="l00566"></a>00566 }
<a name="l00567"></a>00567 
<a name="l00568"></a>00568 <span class="comment">// calculate relative offset and fill it into the location pointed to by data</span>
<a name="l00569"></a>00569 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_fill_branch(DRC_PTR_SIZE_IM data) {
<a name="l00570"></a>00570 <span class="preprocessor">#if C_DEBUG</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span>        Bit64s len=(Bit64u)cache.pos-data;
<a name="l00572"></a>00572         if (len&lt;0) len=-len;
<a name="l00573"></a>00573         <span class="keywordflow">if</span> (len&gt;126) LOG_MSG(<span class="stringliteral">&quot;Big jump %d&quot;</span>,(<span class="keywordtype">int</span>)len);
<a name="l00574"></a>00574 <span class="preprocessor">#endif</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>        *(Bit8u*)data=(Bit8u)((Bit64u)cache.pos-data-1);
<a name="l00576"></a>00576 }
<a name="l00577"></a>00577 
<a name="l00578"></a>00578 <span class="comment">// conditional jump if register is nonzero</span>
<a name="l00579"></a>00579 <span class="comment">// for isdword==true the 32bit of the register are tested</span>
<a name="l00580"></a>00580 <span class="comment">// for isdword==false the lowest 8bit of the register are tested</span>
<a name="l00581"></a>00581 <span class="keyword">static</span> Bit64u gen_create_branch_long_nonzero(HostReg reg,<span class="keywordtype">bool</span> isdword) {
<a name="l00582"></a>00582         <span class="comment">// isdword: cmp reg32,0</span>
<a name="l00583"></a>00583         <span class="comment">// not isdword: cmp reg8,0</span>
<a name="l00584"></a>00584         cache_addb(0x0a+(isdword?1:0));                         <span class="comment">// or reg,reg</span>
<a name="l00585"></a>00585         cache_addb(0xc0+reg+(reg&lt;&lt;3));
<a name="l00586"></a>00586 
<a name="l00587"></a>00587         cache_addw(0x850f);             <span class="comment">// jnz</span>
<a name="l00588"></a>00588         cache_addd(0);
<a name="l00589"></a>00589         <span class="keywordflow">return</span> ((Bit64u)cache.pos-4);
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 <span class="comment">// compare 32bit-register against zero and jump if value less/equal than zero</span>
<a name="l00593"></a>00593 <span class="keyword">static</span> Bit64u gen_create_branch_long_leqzero(HostReg reg) {
<a name="l00594"></a>00594         cache_addw(0xf883+(reg&lt;&lt;8));
<a name="l00595"></a>00595         cache_addb(0x00);               <span class="comment">// cmp reg,0</span>
<a name="l00596"></a>00596 
<a name="l00597"></a>00597         cache_addw(0x8e0f);             <span class="comment">// jle</span>
<a name="l00598"></a>00598         cache_addd(0);
<a name="l00599"></a>00599         <span class="keywordflow">return</span> ((Bit64u)cache.pos-4);
<a name="l00600"></a>00600 }
<a name="l00601"></a>00601 
<a name="l00602"></a>00602 <span class="comment">// calculate long relative offset and fill it into the location pointed to by data</span>
<a name="l00603"></a>00603 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_fill_branch_long(Bit64u data) {
<a name="l00604"></a>00604         *(Bit32u*)data=(Bit32u)((Bit64u)cache.pos-data-4);
<a name="l00605"></a>00605 }
<a name="l00606"></a>00606 
<a name="l00607"></a>00607 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_run_code(<span class="keywordtype">void</span>) {
<a name="l00608"></a>00608         cache_addw(0x5355);     <span class="comment">// push rbp,rbx</span>
<a name="l00609"></a>00609         cache_addb(0x56);       <span class="comment">// push rsi</span>
<a name="l00610"></a>00610         cache_addd(0x20EC8348); <span class="comment">// sub rsp, 32</span>
<a name="l00611"></a>00611         cache_addb(0x48);cache_addw(0x2D8D);cache_addd(2); <span class="comment">// lea rbp, [rip+2]</span>
<a name="l00612"></a>00612         cache_addw(0xE0FF+(FC_OP1&lt;&lt;8)); <span class="comment">// jmp FC_OP1</span>
<a name="l00613"></a>00613         cache_addd(0x20C48348); <span class="comment">// add rsp, 32</span>
<a name="l00614"></a>00614         cache_addd(0xC35D5B5E); <span class="comment">// pop rsi,rbx,rbp;ret</span>
<a name="l00615"></a>00615 }
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <span class="comment">// return from a function</span>
<a name="l00618"></a>00618 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_return_function(<span class="keywordtype">void</span>) {
<a name="l00619"></a>00619         cache_addw(0xE5FF); <span class="comment">// jmp rbp</span>
<a name="l00620"></a>00620 }
<a name="l00621"></a>00621 
<a name="l00622"></a>00622 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="comment">// called when a call to a function can be replaced by a</span>
<a name="l00624"></a>00624 <span class="comment">// call to a simpler function</span>
<a name="l00625"></a>00625 <span class="comment">// check gen_call_function_raw and gen_call_function_setup</span>
<a name="l00626"></a>00626 <span class="comment">// for the targeted code</span>
<a name="l00627"></a>00627 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_fill_function_ptr(Bit8u * pos,<span class="keywordtype">void</span>* fct_ptr,Bitu flags_type) {
<a name="l00628"></a>00628 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span>        <span class="comment">// try to avoid function calls but rather directly fill in code</span>
<a name="l00630"></a>00630         <span class="keywordflow">switch</span> (flags_type) {
<a name="l00631"></a>00631                 <span class="keywordflow">case</span> t_ADDb:
<a name="l00632"></a>00632                 <span class="keywordflow">case</span> t_ADDw:
<a name="l00633"></a>00633                 <span class="keywordflow">case</span> t_ADDd:
<a name="l00634"></a>00634                         <span class="comment">// mov eax,FC_OP1; add eax,FC_OP2</span>
<a name="l00635"></a>00635                         *(Bit32u*)(pos+0)=0xc001c089+(FC_OP1&lt;&lt;11)+(FC_OP2&lt;&lt;27);
<a name="l00636"></a>00636                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00637"></a>00637                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00638"></a>00638                         <span class="keywordflow">return</span>;
<a name="l00639"></a>00639                 <span class="keywordflow">case</span> t_ORb:
<a name="l00640"></a>00640                 <span class="keywordflow">case</span> t_ORw:
<a name="l00641"></a>00641                 <span class="keywordflow">case</span> t_ORd:
<a name="l00642"></a>00642                         <span class="comment">// mov eax,FC_OP1; or eax,FC_OP2</span>
<a name="l00643"></a>00643                         *(Bit32u*)(pos+0)=0xc009c089+(FC_OP1&lt;&lt;11)+(FC_OP2&lt;&lt;27);
<a name="l00644"></a>00644                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00645"></a>00645                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00646"></a>00646                         <span class="keywordflow">return</span>;
<a name="l00647"></a>00647                 <span class="keywordflow">case</span> t_ANDb:
<a name="l00648"></a>00648                 <span class="keywordflow">case</span> t_ANDw:
<a name="l00649"></a>00649                 <span class="keywordflow">case</span> t_ANDd:
<a name="l00650"></a>00650                         <span class="comment">// mov eax,FC_OP1; and eax,FC_OP2</span>
<a name="l00651"></a>00651                         *(Bit32u*)(pos+0)=0xc021c089+(FC_OP1&lt;&lt;11)+(FC_OP2&lt;&lt;27);
<a name="l00652"></a>00652                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00653"></a>00653                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00654"></a>00654                         <span class="keywordflow">return</span>;
<a name="l00655"></a>00655                 <span class="keywordflow">case</span> t_SUBb:
<a name="l00656"></a>00656                 <span class="keywordflow">case</span> t_SUBw:
<a name="l00657"></a>00657                 <span class="keywordflow">case</span> t_SUBd:
<a name="l00658"></a>00658                         <span class="comment">// mov eax,FC_OP1; sub eax,FC_OP2</span>
<a name="l00659"></a>00659                         *(Bit32u*)(pos+0)=0xc029c089+(FC_OP1&lt;&lt;11)+(FC_OP2&lt;&lt;27);
<a name="l00660"></a>00660                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00661"></a>00661                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00662"></a>00662                         <span class="keywordflow">return</span>;
<a name="l00663"></a>00663                 <span class="keywordflow">case</span> t_XORb:
<a name="l00664"></a>00664                 <span class="keywordflow">case</span> t_XORw:
<a name="l00665"></a>00665                 <span class="keywordflow">case</span> t_XORd:
<a name="l00666"></a>00666                         <span class="comment">// mov eax,FC_OP1; xor eax,FC_OP2</span>
<a name="l00667"></a>00667                         *(Bit32u*)(pos+0)=0xc031c089+(FC_OP1&lt;&lt;11)+(FC_OP2&lt;&lt;27);
<a name="l00668"></a>00668                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00669"></a>00669                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00670"></a>00670                         <span class="keywordflow">return</span>;
<a name="l00671"></a>00671                 <span class="keywordflow">case</span> t_CMPb:
<a name="l00672"></a>00672                 <span class="keywordflow">case</span> t_CMPw:
<a name="l00673"></a>00673                 <span class="keywordflow">case</span> t_CMPd:
<a name="l00674"></a>00674                 <span class="keywordflow">case</span> t_TESTb:
<a name="l00675"></a>00675                 <span class="keywordflow">case</span> t_TESTw:
<a name="l00676"></a>00676                 <span class="keywordflow">case</span> t_TESTd:
<a name="l00677"></a>00677                         *(Bit32u*)(pos+0)=0x90900aeb;   <span class="comment">// skip</span>
<a name="l00678"></a>00678                         *(Bit32u*)(pos+4)=0x90909090;
<a name="l00679"></a>00679                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00680"></a>00680                         <span class="keywordflow">return</span>;
<a name="l00681"></a>00681                 <span class="keywordflow">case</span> t_INCb:
<a name="l00682"></a>00682                 <span class="keywordflow">case</span> t_INCw:
<a name="l00683"></a>00683                 <span class="keywordflow">case</span> t_INCd:
<a name="l00684"></a>00684                         *(Bit32u*)(pos+0)=0xc0ffc089+(FC_OP1&lt;&lt;11); <span class="comment">// mov eax,ecx; inc eax</span>
<a name="l00685"></a>00685                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00686"></a>00686                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00687"></a>00687                                 <span class="keywordflow">return</span>;
<a name="l00688"></a>00688                 <span class="keywordflow">case</span> t_DECb:
<a name="l00689"></a>00689                 <span class="keywordflow">case</span> t_DECw:
<a name="l00690"></a>00690                 <span class="keywordflow">case</span> t_DECd:
<a name="l00691"></a>00691                         *(Bit32u*)(pos+0)=0xc8ffc089+(FC_OP1&lt;&lt;11); <span class="comment">// mov eax, FC_OP1; dec eax</span>
<a name="l00692"></a>00692                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00693"></a>00693                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00694"></a>00694                         <span class="keywordflow">return</span>;
<a name="l00695"></a>00695                 <span class="keywordflow">case</span> t_NEGb:
<a name="l00696"></a>00696                 <span class="keywordflow">case</span> t_NEGw:
<a name="l00697"></a>00697                 <span class="keywordflow">case</span> t_NEGd:
<a name="l00698"></a>00698                         *(Bit32u*)(pos+0)=0xd8f7c089+(FC_OP1&lt;&lt;11); <span class="comment">// mov eax, FC_OP1; neg eax</span>
<a name="l00699"></a>00699                         *(Bit32u*)(pos+4)=0x909006eb;   <span class="comment">// skip</span>
<a name="l00700"></a>00700                         *(Bit32u*)(pos+8)=0x90909090;
<a name="l00701"></a>00701                         <span class="keywordflow">return</span>;
<a name="l00702"></a>00702         }
<a name="l00703"></a>00703 <span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>        *(Bit64u*)(pos+2)=(Bit64u)fct_ptr;              <span class="comment">// fill function pointer</span>
<a name="l00705"></a>00705 }
<a name="l00706"></a>00706 <span class="preprocessor">#endif</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>
<a name="l00708"></a>00708 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_closing(Bit8u* block_start,Bitu block_size) {
<a name="l00709"></a>00709         (void)block_start;
<a name="l00710"></a>00710         (void)block_size;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 
<a name="l00713"></a>00713 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_before_close(<span class="keywordtype">void</span>) { }
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 1 2019 18:06:24 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
