
Builds/main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  000008e8  0000097c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  00800108  00800108  00000984  2**0
                  ALLOC
  3 .stab         00002a0c  00000000  00000000  00000984  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000016c7  00000000  00000000  00003390  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00004a57  2**0
                  CONTENTS, READONLY
  6 .debug_info   00000576  00000000  00000000  00004a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000052b  00000000  00000000  00004fde  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  00005509  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001d9  00000000  00000000  00005526  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	44 c0       	rjmp	.+136    	; 0x8a <__ctors_end>
   2:	5e c0       	rjmp	.+188    	; 0xc0 <__bad_interrupt>
   4:	5d c0       	rjmp	.+186    	; 0xc0 <__bad_interrupt>
   6:	5c c0       	rjmp	.+184    	; 0xc0 <__bad_interrupt>
   8:	5b c0       	rjmp	.+182    	; 0xc0 <__bad_interrupt>
   a:	ff c3       	rjmp	.+2046   	; 0x80a <__vector_5>
   c:	59 c0       	rjmp	.+178    	; 0xc0 <__bad_interrupt>
   e:	58 c0       	rjmp	.+176    	; 0xc0 <__bad_interrupt>
  10:	57 c0       	rjmp	.+174    	; 0xc0 <__bad_interrupt>
  12:	56 c0       	rjmp	.+172    	; 0xc0 <__bad_interrupt>
  14:	55 c0       	rjmp	.+170    	; 0xc0 <__bad_interrupt>
  16:	54 c0       	rjmp	.+168    	; 0xc0 <__bad_interrupt>
  18:	53 c0       	rjmp	.+166    	; 0xc0 <__bad_interrupt>
  1a:	52 c0       	rjmp	.+164    	; 0xc0 <__bad_interrupt>
  1c:	51 c0       	rjmp	.+162    	; 0xc0 <__bad_interrupt>
  1e:	50 c0       	rjmp	.+160    	; 0xc0 <__bad_interrupt>
  20:	4f c0       	rjmp	.+158    	; 0xc0 <__bad_interrupt>
  22:	4e c0       	rjmp	.+156    	; 0xc0 <__bad_interrupt>
  24:	4d c0       	rjmp	.+154    	; 0xc0 <__bad_interrupt>
  26:	4c c0       	rjmp	.+152    	; 0xc0 <__bad_interrupt>
  28:	7d c2       	rjmp	.+1274   	; 0x524 <Enable_Pcinterrupt+0x30>
  2a:	80 c2       	rjmp	.+1280   	; 0x52c <Enable_Pcinterrupt+0x38>
  2c:	81 c2       	rjmp	.+1282   	; 0x530 <Enable_Pcinterrupt+0x3c>
  2e:	82 c2       	rjmp	.+1284   	; 0x534 <Enable_Pcinterrupt+0x40>
  30:	83 c2       	rjmp	.+1286   	; 0x538 <Enable_Pcinterrupt+0x44>
  32:	84 c2       	rjmp	.+1288   	; 0x53c <Enable_Pcinterrupt+0x48>
  34:	85 c2       	rjmp	.+1290   	; 0x540 <Enable_Pcinterrupt+0x4c>
  36:	9f c2       	rjmp	.+1342   	; 0x576 <Enable_Pcinterrupt+0x82>
  38:	a0 c2       	rjmp	.+1344   	; 0x57a <Enable_Pcinterrupt+0x86>
  3a:	a1 c2       	rjmp	.+1346   	; 0x57e <Enable_Pcinterrupt+0x8a>
  3c:	a2 c2       	rjmp	.+1348   	; 0x582 <Enable_Pcinterrupt+0x8e>
  3e:	a3 c2       	rjmp	.+1350   	; 0x586 <Enable_Pcinterrupt+0x92>
  40:	a4 c2       	rjmp	.+1352   	; 0x58a <Enable_Pcinterrupt+0x96>
  42:	a5 c2       	rjmp	.+1354   	; 0x58e <Enable_Pcinterrupt+0x9a>
  44:	c1 c2       	rjmp	.+1410   	; 0x5c8 <Enable_Pcinterrupt+0xd4>
  46:	c2 c2       	rjmp	.+1412   	; 0x5cc <Enable_Pcinterrupt+0xd8>
  48:	c3 c2       	rjmp	.+1414   	; 0x5d0 <Enable_Pcinterrupt+0xdc>
  4a:	c4 c2       	rjmp	.+1416   	; 0x5d4 <Enable_Pcinterrupt+0xe0>
  4c:	c5 c2       	rjmp	.+1418   	; 0x5d8 <Enable_Pcinterrupt+0xe4>
  4e:	c6 c2       	rjmp	.+1420   	; 0x5dc <Enable_Pcinterrupt+0xe8>
  50:	c7 c2       	rjmp	.+1422   	; 0x5e0 <Enable_Pcinterrupt+0xec>
  52:	fe c2       	rjmp	.+1532   	; 0x650 <Disable_Pcinterrupt+0x12>
  54:	01 c3       	rjmp	.+1538   	; 0x658 <Disable_Pcinterrupt+0x1a>
  56:	06 c3       	rjmp	.+1548   	; 0x664 <Disable_Pcinterrupt+0x26>
  58:	09 c3       	rjmp	.+1554   	; 0x66c <Disable_Pcinterrupt+0x2e>
  5a:	0c c3       	rjmp	.+1560   	; 0x674 <Disable_Pcinterrupt+0x36>
  5c:	0f c3       	rjmp	.+1566   	; 0x67c <Disable_Pcinterrupt+0x3e>
  5e:	12 c3       	rjmp	.+1572   	; 0x684 <Disable_Pcinterrupt+0x46>
  60:	15 c3       	rjmp	.+1578   	; 0x68c <Disable_Pcinterrupt+0x4e>
  62:	18 c3       	rjmp	.+1584   	; 0x694 <Disable_Pcinterrupt+0x56>
  64:	1b c3       	rjmp	.+1590   	; 0x69c <Disable_Pcinterrupt+0x5e>
  66:	1e c3       	rjmp	.+1596   	; 0x6a4 <Disable_Pcinterrupt+0x66>
  68:	21 c3       	rjmp	.+1602   	; 0x6ac <Disable_Pcinterrupt+0x6e>
  6a:	24 c3       	rjmp	.+1608   	; 0x6b4 <Disable_Pcinterrupt+0x76>
  6c:	27 c3       	rjmp	.+1614   	; 0x6bc <Disable_Pcinterrupt+0x7e>
  6e:	2a c3       	rjmp	.+1620   	; 0x6c4 <Disable_Pcinterrupt+0x86>
  70:	2d c3       	rjmp	.+1626   	; 0x6cc <Disable_Pcinterrupt+0x8e>
  72:	32 c3       	rjmp	.+1636   	; 0x6d8 <Disable_Pcinterrupt+0x9a>
  74:	35 c3       	rjmp	.+1642   	; 0x6e0 <Disable_Pcinterrupt+0xa2>
  76:	38 c3       	rjmp	.+1648   	; 0x6e8 <Disable_Pcinterrupt+0xaa>
  78:	3b c3       	rjmp	.+1654   	; 0x6f0 <Disable_Pcinterrupt+0xb2>
  7a:	3e c3       	rjmp	.+1660   	; 0x6f8 <Disable_Pcinterrupt+0xba>
  7c:	41 c3       	rjmp	.+1666   	; 0x700 <Disable_Pcinterrupt+0xc2>
  7e:	44 c3       	rjmp	.+1672   	; 0x708 <Disable_Pcinterrupt+0xca>
  80:	47 c3       	rjmp	.+1678   	; 0x710 <Disable_Pcinterrupt+0xd2>
  82:	4c c3       	rjmp	.+1688   	; 0x71c <Disable_Pcinterrupt+0xde>
  84:	4f c3       	rjmp	.+1694   	; 0x724 <Disable_Pcinterrupt+0xe6>
  86:	52 c3       	rjmp	.+1700   	; 0x72c <Disable_Pcinterrupt+0xee>
  88:	55 c3       	rjmp	.+1706   	; 0x734 <Disable_Pcinterrupt+0xf6>

0000008a <__ctors_end>:
  8a:	11 24       	eor	r1, r1
  8c:	1f be       	out	0x3f, r1	; 63
  8e:	cf ef       	ldi	r28, 0xFF	; 255
  90:	d1 e0       	ldi	r29, 0x01	; 1
  92:	de bf       	out	0x3e, r29	; 62
  94:	cd bf       	out	0x3d, r28	; 61

00000096 <__do_copy_data>:
  96:	11 e0       	ldi	r17, 0x01	; 1
  98:	a0 e0       	ldi	r26, 0x00	; 0
  9a:	b1 e0       	ldi	r27, 0x01	; 1
  9c:	e8 ee       	ldi	r30, 0xE8	; 232
  9e:	f8 e0       	ldi	r31, 0x08	; 8
  a0:	02 c0       	rjmp	.+4      	; 0xa6 <__do_copy_data+0x10>
  a2:	05 90       	lpm	r0, Z+
  a4:	0d 92       	st	X+, r0
  a6:	a8 30       	cpi	r26, 0x08	; 8
  a8:	b1 07       	cpc	r27, r17
  aa:	d9 f7       	brne	.-10     	; 0xa2 <__do_copy_data+0xc>

000000ac <__do_clear_bss>:
  ac:	11 e0       	ldi	r17, 0x01	; 1
  ae:	a8 e0       	ldi	r26, 0x08	; 8
  b0:	b1 e0       	ldi	r27, 0x01	; 1
  b2:	01 c0       	rjmp	.+2      	; 0xb6 <.do_clear_bss_start>

000000b4 <.do_clear_bss_loop>:
  b4:	1d 92       	st	X+, r1

000000b6 <.do_clear_bss_start>:
  b6:	a7 34       	cpi	r26, 0x47	; 71
  b8:	b1 07       	cpc	r27, r17
  ba:	e1 f7       	brne	.-8      	; 0xb4 <.do_clear_bss_loop>
  bc:	b5 d3       	rcall	.+1898   	; 0x828 <main>
  be:	12 c4       	rjmp	.+2084   	; 0x8e4 <_exit>

000000c0 <__bad_interrupt>:
  c0:	9f cf       	rjmp	.-194    	; 0x0 <__vectors>

000000c2 <TWIM_Init>:
 - FALSE:	Bitrate too high
 - TRUE:		Bitrate OK
 
 *******************************************************/
uint8_t TWIM_Init (uint32_t TWI_Bitrate)
{
  c2:	9b 01       	movw	r18, r22
  c4:	ac 01       	movw	r20, r24
    /*
     ** Set TWI bitrate
     ** If bitrate is too high, then error return
     */
    TWBR = ((F_CPU/TWI_Bitrate)-16)/2;
  c6:	60 e0       	ldi	r22, 0x00	; 0
  c8:	72 e1       	ldi	r23, 0x12	; 18
  ca:	8a e7       	ldi	r24, 0x7A	; 122
  cc:	90 e0       	ldi	r25, 0x00	; 0
  ce:	e8 d3       	rcall	.+2000   	; 0x8a0 <__udivmodsi4>
  d0:	da 01       	movw	r26, r20
  d2:	c9 01       	movw	r24, r18
  d4:	40 97       	sbiw	r24, 0x10	; 16
  d6:	a1 09       	sbc	r26, r1
  d8:	b1 09       	sbc	r27, r1
  da:	b6 95       	lsr	r27
  dc:	a7 95       	ror	r26
  de:	97 95       	ror	r25
  e0:	87 95       	ror	r24
  e2:	80 93 b8 00 	sts	0x00B8, r24
    if (TWBR < 11) return FALSE;
  e6:	90 91 b8 00 	lds	r25, 0x00B8
  ea:	81 e0       	ldi	r24, 0x01	; 1
  ec:	9b 30       	cpi	r25, 0x0B	; 11
  ee:	08 f4       	brcc	.+2      	; 0xf2 <TWIM_Init+0x30>
  f0:	80 e0       	ldi	r24, 0x00	; 0
    
    return TRUE;
}
  f2:	08 95       	ret

000000f4 <TWIM_Start>:
{
    uint8_t		twst;
    /*
     ** Send START condition
     */
    TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
  f4:	94 ea       	ldi	r25, 0xA4	; 164
  f6:	90 93 bc 00 	sts	0x00BC, r25
    /*
     ** Wait until transmission completed
     */
    while (!(TWCR & (1<<TWINT)));
  fa:	90 91 bc 00 	lds	r25, 0x00BC
  fe:	97 ff       	sbrs	r25, 7
 100:	fc cf       	rjmp	.-8      	; 0xfa <TWIM_Start+0x6>
    /*
     ** Check value of TWI Status Register. Mask prescaler bits.
     */
    twst = TWSR & 0xF8;
 102:	90 91 b9 00 	lds	r25, 0x00B9
 106:	98 7f       	andi	r25, 0xF8	; 248
    if ((twst != TWI_START) && (twst != TWI_REP_START)) return FALSE;
 108:	98 30       	cpi	r25, 0x08	; 8
 10a:	21 f0       	breq	.+8      	; 0x114 <TWIM_Start+0x20>
 10c:	90 31       	cpi	r25, 0x10	; 16
 10e:	11 f0       	breq	.+4      	; 0x114 <TWIM_Start+0x20>
 110:	80 e0       	ldi	r24, 0x00	; 0
 112:	08 95       	ret
    /*
     ** Send device address
     */
    TWDR = (Address<<1) + TWIM_Type;
 114:	88 0f       	add	r24, r24
 116:	68 0f       	add	r22, r24
 118:	60 93 bb 00 	sts	0x00BB, r22
    TWCR = (1<<TWINT)|(1<<TWEN);
 11c:	84 e8       	ldi	r24, 0x84	; 132
 11e:	80 93 bc 00 	sts	0x00BC, r24
    /*
     ** Wait until transmission completed and ACK/NACK has been received
     */
    while (!(TWCR & (1<<TWINT)));
 122:	80 91 bc 00 	lds	r24, 0x00BC
 126:	87 ff       	sbrs	r24, 7
 128:	fc cf       	rjmp	.-8      	; 0x122 <TWIM_Start+0x2e>
    /*
     ** Check value of TWI Status Register. Mask prescaler bits.
     */
    twst = TWSR & 0xF8;
 12a:	80 91 b9 00 	lds	r24, 0x00B9
 12e:	88 7f       	andi	r24, 0xF8	; 248
    if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) return FALSE;
 130:	88 31       	cpi	r24, 0x18	; 24
 132:	11 f0       	breq	.+4      	; 0x138 <TWIM_Start+0x44>
 134:	80 34       	cpi	r24, 0x40	; 64
 136:	61 f7       	brne	.-40     	; 0x110 <TWIM_Start+0x1c>
    
    return TRUE;
 138:	81 e0       	ldi	r24, 0x01	; 1
}
 13a:	08 95       	ret

0000013c <TWIM_Stop>:
void TWIM_Stop (void)
{
    /*
     ** Send stop condition
     */
    TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
 13c:	84 e9       	ldi	r24, 0x94	; 148
 13e:	80 93 bc 00 	sts	0x00BC, r24
    /*
     ** Wait until stop condition is executed and bus released
     */
    while (TWCR & (1<<TWINT));
 142:	80 91 bc 00 	lds	r24, 0x00BC
 146:	87 fd       	sbrc	r24, 7
 148:	fc cf       	rjmp	.-8      	; 0x142 <TWIM_Stop+0x6>
}
 14a:	08 95       	ret

0000014c <TWIM_Write>:
{
    uint8_t   twst;
    /*
     ** Send data to the previously addressed device
     */
    TWDR = byte;
 14c:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = (1<<TWINT)|(1<<TWEN);
 150:	84 e8       	ldi	r24, 0x84	; 132
 152:	80 93 bc 00 	sts	0x00BC, r24
    /*
     ** Wait until transmission completed
     */
    while (!(TWCR & (1<<TWINT)));
 156:	80 91 bc 00 	lds	r24, 0x00BC
 15a:	87 ff       	sbrs	r24, 7
 15c:	fc cf       	rjmp	.-8      	; 0x156 <TWIM_Write+0xa>
    /*
     ** Check value of TWI Status Register. Mask prescaler bits
     */
    twst = TWSR & 0xF8;
 15e:	90 91 b9 00 	lds	r25, 0x00B9
 162:	98 7f       	andi	r25, 0xF8	; 248
    if (twst != TWI_MTX_DATA_ACK) return 1;
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	98 32       	cpi	r25, 0x28	; 40
 168:	09 f4       	brne	.+2      	; 0x16c <TWIM_Write+0x20>
 16a:	80 e0       	ldi	r24, 0x00	; 0
    
    return 0;
}
 16c:	08 95       	ret

0000016e <TWIM_ReadAck>:
 - uint8_t	Read byte
 
 *******************************************************/
uint8_t TWIM_ReadAck (void)
{
    TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);
 16e:	84 ec       	ldi	r24, 0xC4	; 196
 170:	80 93 bc 00 	sts	0x00BC, r24
    while (!(TWCR & (1<<TWINT)));
 174:	80 91 bc 00 	lds	r24, 0x00BC
 178:	87 ff       	sbrs	r24, 7
 17a:	fc cf       	rjmp	.-8      	; 0x174 <TWIM_ReadAck+0x6>
    
    return TWDR;
 17c:	80 91 bb 00 	lds	r24, 0x00BB
}
 180:	08 95       	ret

00000182 <TWIM_ReadNack>:
 - uint8_t	Read byte
 
 *******************************************************/
uint8_t TWIM_ReadNack (void)
{
    TWCR = (1<<TWINT)|(1<<TWEN);
 182:	84 e8       	ldi	r24, 0x84	; 132
 184:	80 93 bc 00 	sts	0x00BC, r24
    while(!(TWCR & (1<<TWINT)));
 188:	80 91 bc 00 	lds	r24, 0x00BC
 18c:	87 ff       	sbrs	r24, 7
 18e:	fc cf       	rjmp	.-8      	; 0x188 <TWIM_ReadNack+0x6>
    
    return TWDR;
 190:	80 91 bb 00 	lds	r24, 0x00BB
}
 194:	08 95       	ret

00000196 <SpiInit>:
 ****************************************************************/
void SpiInit(void)
{
    
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 196:	84 e0       	ldi	r24, 0x04	; 4
 198:	85 b9       	out	0x05, r24	; 5
    // Configure SPI pins
    DDRB = (1<<DDB3) | (1<<DDB5) | (1<<DDB2);
 19a:	8c e2       	ldi	r24, 0x2C	; 44
 19c:	84 b9       	out	0x04, r24	; 4
    // pinMode(SS_PIN, OUTPUT);
    // pinMode(MOSI_PIN, OUTPUT);
    // pinMode(MISO_PIN, INPUT);
    // pinMode(SCK_PIN, OUTPUT);
    PORTB = (1<<PB5);
 19e:	80 e2       	ldi	r24, 0x20	; 32
 1a0:	85 b9       	out	0x05, r24	; 5
    PORTB &= ~(1<<PB4);
 1a2:	2c 98       	cbi	0x05, 4	; 5
    // digitalWrite(SCK_PIN, HIGH);
    // digitalWrite(MOSI_PIN, LOW);
    
    // SPI speed = clk/4
    SPCR = _BV(SPE) | _BV(MSTR) | _BV(SPI2X);
 1a4:	81 e5       	ldi	r24, 0x51	; 81
 1a6:	8c bd       	out	0x2c, r24	; 44
 1a8:	08 95       	ret

000001aa <SpiTransfer>:
 *INPUT        :value: data to send
 *OUTPUT       :data to receive
 ****************************************************************/
byte SpiTransfer(byte value)
{
    SPDR = value;
 1aa:	8e bd       	out	0x2e, r24	; 46
    while (!(SPSR & (1<<SPIF))) ;
 1ac:	0d b4       	in	r0, 0x2d	; 45
 1ae:	07 fe       	sbrs	r0, 7
 1b0:	fd cf       	rjmp	.-6      	; 0x1ac <SpiTransfer+0x2>
    return SPDR;
 1b2:	8e b5       	in	r24, 0x2e	; 46
}
 1b4:	08 95       	ret

000001b6 <GDO_Set>:
 ****************************************************************/
void GDO_Set (void)
{
    // pinMode(GDO0, INPUT);
    // pinMode(GDO2, INPUT);
    DDRD &= ~(1<<DDD2);
 1b6:	52 98       	cbi	0x0a, 2	; 10
 1b8:	08 95       	ret

000001ba <Reset>:
 *OUTPUT       :none
 ****************************************************************/
void Reset (void)
{
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 1ba:	2a 98       	cbi	0x05, 2	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1bc:	8f ec       	ldi	r24, 0xCF	; 207
 1be:	97 e0       	ldi	r25, 0x07	; 7
 1c0:	01 97       	sbiw	r24, 0x01	; 1
 1c2:	f1 f7       	brne	.-4      	; 0x1c0 <Reset+0x6>
 1c4:	00 c0       	rjmp	.+0      	; 0x1c6 <Reset+0xc>
 1c6:	00 00       	nop
    _delay_ms(1);
    //digitalWrite(SS_PIN, HIGH);
    PORTB |= (1<<PB2);
 1c8:	2a 9a       	sbi	0x05, 2	; 5
 1ca:	8f ec       	ldi	r24, 0xCF	; 207
 1cc:	97 e0       	ldi	r25, 0x07	; 7
 1ce:	01 97       	sbiw	r24, 0x01	; 1
 1d0:	f1 f7       	brne	.-4      	; 0x1ce <Reset+0x14>
 1d2:	00 c0       	rjmp	.+0      	; 0x1d4 <Reset+0x1a>
 1d4:	00 00       	nop
    _delay_ms(1);
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 1d6:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 1d8:	1c 99       	sbic	0x03, 4	; 3
 1da:	fe cf       	rjmp	.-4      	; 0x1d8 <Reset+0x1e>
    SpiTransfer(CC1101_SRES);
 1dc:	80 e3       	ldi	r24, 0x30	; 48
 1de:	e5 df       	rcall	.-54     	; 0x1aa <SpiTransfer>
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 1e0:	1c 99       	sbic	0x03, 4	; 3
 1e2:	fe cf       	rjmp	.-4      	; 0x1e0 <Reset+0x26>
    //digitalWrite(SS_PIN, HIGH);]
    PORTB = (1<<PB2);
 1e4:	84 e0       	ldi	r24, 0x04	; 4
 1e6:	85 b9       	out	0x05, r24	; 5
 1e8:	08 95       	ret

000001ea <SpiWriteReg>:
 *FUNCTION     :CC1101 write data to register
 *INPUT        :addr: register address; value: register value
 *OUTPUT       :none
 ****************************************************************/
void SpiWriteReg(byte addr, byte value)
{
 1ea:	cf 93       	push	r28
 1ec:	df 93       	push	r29
 1ee:	1f 92       	push	r1
 1f0:	cd b7       	in	r28, 0x3d	; 61
 1f2:	de b7       	in	r29, 0x3e	; 62
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 1f4:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 1f6:	1c 99       	sbic	0x03, 4	; 3
 1f8:	fe cf       	rjmp	.-4      	; 0x1f6 <SpiWriteReg+0xc>
    SpiTransfer(addr);
 1fa:	69 83       	std	Y+1, r22	; 0x01
 1fc:	d6 df       	rcall	.-84     	; 0x1aa <SpiTransfer>
    SpiTransfer(value);
 1fe:	69 81       	ldd	r22, Y+1	; 0x01
 200:	86 2f       	mov	r24, r22
    //digitalWrite(SS_PIN, HIGH);
}
 202:	0f 90       	pop	r0
 204:	df 91       	pop	r29
 206:	cf 91       	pop	r28
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
    //while(digitalRead(MISO_PIN));
    wait_Miso();
    SpiTransfer(addr);
    SpiTransfer(value);
 208:	d0 cf       	rjmp	.-96     	; 0x1aa <SpiTransfer>

0000020a <SpiWriteBurstReg>:
 *FUNCTION     :CC1101 write burst data to register
 *INPUT        :addr: register address; buffer:register value array; num:number to write
 *OUTPUT       :none
 ****************************************************************/
void SpiWriteBurstReg(byte addr, byte *buffer, byte num)
{
 20a:	ef 92       	push	r14
 20c:	ff 92       	push	r15
 20e:	0f 93       	push	r16
 210:	1f 93       	push	r17
 212:	cf 93       	push	r28
 214:	df 93       	push	r29
 216:	00 d0       	rcall	.+0      	; 0x218 <SpiWriteBurstReg+0xe>
 218:	cd b7       	in	r28, 0x3d	; 61
 21a:	de b7       	in	r29, 0x3e	; 62
 21c:	14 2f       	mov	r17, r20
    byte i, temp;
    
    temp = addr | WRITE_BURST;
 21e:	80 64       	ori	r24, 0x40	; 64
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 220:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 222:	1c 99       	sbic	0x03, 4	; 3
 224:	fe cf       	rjmp	.-4      	; 0x222 <SpiWriteBurstReg+0x18>
    SpiTransfer(temp);
 226:	69 83       	std	Y+1, r22	; 0x01
 228:	7a 83       	std	Y+2, r23	; 0x02
 22a:	bf df       	rcall	.-130    	; 0x1aa <SpiTransfer>
 22c:	69 81       	ldd	r22, Y+1	; 0x01
 22e:	06 2f       	mov	r16, r22
    for (i = 0; i < num; i++)
 230:	e6 2e       	mov	r14, r22
 232:	7a 81       	ldd	r23, Y+2	; 0x02
 234:	f7 2e       	mov	r15, r23
 236:	8e 2d       	mov	r24, r14
 238:	80 1b       	sub	r24, r16
 23a:	81 17       	cp	r24, r17
 23c:	28 f4       	brcc	.+10     	; 0x248 <SpiWriteBurstReg+0x3e>
    {
        SpiTransfer(buffer[i]);
 23e:	f7 01       	movw	r30, r14
 240:	81 91       	ld	r24, Z+
 242:	7f 01       	movw	r14, r30
 244:	b2 df       	rcall	.-156    	; 0x1aa <SpiTransfer>
 246:	f7 cf       	rjmp	.-18     	; 0x236 <SpiWriteBurstReg+0x2c>
    }
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 248:	84 e0       	ldi	r24, 0x04	; 4
 24a:	85 b9       	out	0x05, r24	; 5
}
 24c:	0f 90       	pop	r0
 24e:	0f 90       	pop	r0
 250:	df 91       	pop	r29
 252:	cf 91       	pop	r28
 254:	1f 91       	pop	r17
 256:	0f 91       	pop	r16
 258:	ff 90       	pop	r15
 25a:	ef 90       	pop	r14
 25c:	08 95       	ret

0000025e <SpiStrobe>:
 *OUTPUT       :none
 ****************************************************************/
void SpiStrobe(byte strobe)
{
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 25e:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 260:	1c 99       	sbic	0x03, 4	; 3
 262:	fe cf       	rjmp	.-4      	; 0x260 <SpiStrobe+0x2>
    SpiTransfer(strobe);
 264:	a2 df       	rcall	.-188    	; 0x1aa <SpiTransfer>
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 266:	84 e0       	ldi	r24, 0x04	; 4
 268:	85 b9       	out	0x05, r24	; 5
 26a:	08 95       	ret

0000026c <SpiReadReg>:
 ****************************************************************/
byte SpiReadReg(byte addr)
{
    byte temp, value;
    
    temp = addr|READ_SINGLE;
 26c:	80 68       	ori	r24, 0x80	; 128
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 26e:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 270:	1c 99       	sbic	0x03, 4	; 3
 272:	fe cf       	rjmp	.-4      	; 0x270 <SpiReadReg+0x4>
    SpiTransfer(temp);
 274:	9a df       	rcall	.-204    	; 0x1aa <SpiTransfer>
    value=SpiTransfer(0);
 276:	80 e0       	ldi	r24, 0x00	; 0
 278:	98 df       	rcall	.-208    	; 0x1aa <SpiTransfer>
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 27a:	94 e0       	ldi	r25, 0x04	; 4
 27c:	95 b9       	out	0x05, r25	; 5
    return value;
}
 27e:	08 95       	ret

00000280 <SpiReadBurstReg>:
 *FUNCTION     :CC1101 read burst data from register
 *INPUT        :addr: register address; buffer:array to store register value; num: number to read
 *OUTPUT       :none
 ****************************************************************/
void SpiReadBurstReg(byte addr, byte *buffer, byte num)
{
 280:	ef 92       	push	r14
 282:	ff 92       	push	r15
 284:	0f 93       	push	r16
 286:	1f 93       	push	r17
 288:	cf 93       	push	r28
 28a:	df 93       	push	r29
 28c:	00 d0       	rcall	.+0      	; 0x28e <SpiReadBurstReg+0xe>
 28e:	cd b7       	in	r28, 0x3d	; 61
 290:	de b7       	in	r29, 0x3e	; 62
 292:	14 2f       	mov	r17, r20
    byte i,temp;
    
    temp = addr | READ_BURST;
 294:	80 6c       	ori	r24, 0xC0	; 192
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 296:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 298:	1c 99       	sbic	0x03, 4	; 3
 29a:	fe cf       	rjmp	.-4      	; 0x298 <SpiReadBurstReg+0x18>
    SpiTransfer(temp);
 29c:	69 83       	std	Y+1, r22	; 0x01
 29e:	7a 83       	std	Y+2, r23	; 0x02
 2a0:	84 df       	rcall	.-248    	; 0x1aa <SpiTransfer>
 2a2:	69 81       	ldd	r22, Y+1	; 0x01
 2a4:	06 2f       	mov	r16, r22
    for(i=0;i<num;i++)
 2a6:	e6 2e       	mov	r14, r22
 2a8:	7a 81       	ldd	r23, Y+2	; 0x02
 2aa:	f7 2e       	mov	r15, r23
 2ac:	8e 2d       	mov	r24, r14
 2ae:	80 1b       	sub	r24, r16
 2b0:	81 17       	cp	r24, r17
 2b2:	30 f4       	brcc	.+12     	; 0x2c0 <SpiReadBurstReg+0x40>
    {
        buffer[i]=SpiTransfer(0);
 2b4:	80 e0       	ldi	r24, 0x00	; 0
 2b6:	79 df       	rcall	.-270    	; 0x1aa <SpiTransfer>
 2b8:	f7 01       	movw	r30, r14
 2ba:	81 93       	st	Z+, r24
 2bc:	7f 01       	movw	r14, r30
 2be:	f6 cf       	rjmp	.-20     	; 0x2ac <SpiReadBurstReg+0x2c>
    }
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 2c0:	84 e0       	ldi	r24, 0x04	; 4
 2c2:	85 b9       	out	0x05, r24	; 5
}
 2c4:	0f 90       	pop	r0
 2c6:	0f 90       	pop	r0
 2c8:	df 91       	pop	r29
 2ca:	cf 91       	pop	r28
 2cc:	1f 91       	pop	r17
 2ce:	0f 91       	pop	r16
 2d0:	ff 90       	pop	r15
 2d2:	ef 90       	pop	r14
 2d4:	08 95       	ret

000002d6 <SpiReadStatus>:
 ****************************************************************/
byte SpiReadStatus(byte addr)
{
    byte value,temp;
    
    temp = addr | READ_BURST;
 2d6:	80 6c       	ori	r24, 0xC0	; 192
    //digitalWrite(SS_PIN, LOW);
    PORTB &= ~(1<<PB2);
 2d8:	2a 98       	cbi	0x05, 2	; 5
    //while(digitalRead(MISO_PIN));
    wait_Miso();
 2da:	1c 99       	sbic	0x03, 4	; 3
 2dc:	fe cf       	rjmp	.-4      	; 0x2da <SpiReadStatus+0x4>
    SpiTransfer(temp);
 2de:	65 df       	rcall	.-310    	; 0x1aa <SpiTransfer>
    value=SpiTransfer(0);
 2e0:	80 e0       	ldi	r24, 0x00	; 0
 2e2:	63 df       	rcall	.-314    	; 0x1aa <SpiTransfer>
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 2e4:	94 e0       	ldi	r25, 0x04	; 4
 2e6:	95 b9       	out	0x05, r25	; 5
    return value;
}
 2e8:	08 95       	ret

000002ea <RegConfigSettings>:
 *INPUT        :none
 *OUTPUT       :none
 ****************************************************************/
void RegConfigSettings(void)
{
    SpiWriteReg(CC1101_FSCTRL1,  0x08);
 2ea:	68 e0       	ldi	r22, 0x08	; 8
 2ec:	8b e0       	ldi	r24, 0x0B	; 11
 2ee:	7d df       	rcall	.-262    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FSCTRL0,  0x00);
 2f0:	60 e0       	ldi	r22, 0x00	; 0
 2f2:	8c e0       	ldi	r24, 0x0C	; 12
 2f4:	7a df       	rcall	.-268    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FREQ2,    0x10);
 2f6:	60 e1       	ldi	r22, 0x10	; 16
 2f8:	8d e0       	ldi	r24, 0x0D	; 13
 2fa:	77 df       	rcall	.-274    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FREQ1,    0xA7);
 2fc:	67 ea       	ldi	r22, 0xA7	; 167
 2fe:	8e e0       	ldi	r24, 0x0E	; 14
 300:	74 df       	rcall	.-280    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FREQ0,    0x62);
 302:	62 e6       	ldi	r22, 0x62	; 98
 304:	8f e0       	ldi	r24, 0x0F	; 15
 306:	71 df       	rcall	.-286    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_MDMCFG4,  0x5B);
 308:	6b e5       	ldi	r22, 0x5B	; 91
 30a:	80 e1       	ldi	r24, 0x10	; 16
 30c:	6e df       	rcall	.-292    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_MDMCFG3,  0xF8);
 30e:	68 ef       	ldi	r22, 0xF8	; 248
 310:	81 e1       	ldi	r24, 0x11	; 17
 312:	6b df       	rcall	.-298    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_MDMCFG2,  0x03);
 314:	63 e0       	ldi	r22, 0x03	; 3
 316:	82 e1       	ldi	r24, 0x12	; 18
 318:	68 df       	rcall	.-304    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_MDMCFG1,  0x22);
 31a:	62 e2       	ldi	r22, 0x22	; 34
 31c:	83 e1       	ldi	r24, 0x13	; 19
 31e:	65 df       	rcall	.-310    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_MDMCFG0,  0xF8);
 320:	68 ef       	ldi	r22, 0xF8	; 248
 322:	84 e1       	ldi	r24, 0x14	; 20
 324:	62 df       	rcall	.-316    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_CHANNR,   0x00);
 326:	60 e0       	ldi	r22, 0x00	; 0
 328:	8a e0       	ldi	r24, 0x0A	; 10
 32a:	5f df       	rcall	.-322    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_DEVIATN,  0x47);
 32c:	67 e4       	ldi	r22, 0x47	; 71
 32e:	85 e1       	ldi	r24, 0x15	; 21
 330:	5c df       	rcall	.-328    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FREND1,   0xB6);
 332:	66 eb       	ldi	r22, 0xB6	; 182
 334:	81 e2       	ldi	r24, 0x21	; 33
 336:	59 df       	rcall	.-334    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FREND0,   0x10);
 338:	60 e1       	ldi	r22, 0x10	; 16
 33a:	82 e2       	ldi	r24, 0x22	; 34
 33c:	56 df       	rcall	.-340    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_MCSM0 ,   0x18);
 33e:	68 e1       	ldi	r22, 0x18	; 24
 340:	88 e1       	ldi	r24, 0x18	; 24
 342:	53 df       	rcall	.-346    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FOCCFG,   0x1D);
 344:	6d e1       	ldi	r22, 0x1D	; 29
 346:	89 e1       	ldi	r24, 0x19	; 25
 348:	50 df       	rcall	.-352    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_BSCFG,    0x1C);
 34a:	6c e1       	ldi	r22, 0x1C	; 28
 34c:	8a e1       	ldi	r24, 0x1A	; 26
 34e:	4d df       	rcall	.-358    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_AGCCTRL2, 0xC7);
 350:	67 ec       	ldi	r22, 0xC7	; 199
 352:	8b e1       	ldi	r24, 0x1B	; 27
 354:	4a df       	rcall	.-364    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_AGCCTRL1, 0x00);
 356:	60 e0       	ldi	r22, 0x00	; 0
 358:	8c e1       	ldi	r24, 0x1C	; 28
 35a:	47 df       	rcall	.-370    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_AGCCTRL0, 0xB2);
 35c:	62 eb       	ldi	r22, 0xB2	; 178
 35e:	8d e1       	ldi	r24, 0x1D	; 29
 360:	44 df       	rcall	.-376    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FSCAL3,   0xEA);
 362:	6a ee       	ldi	r22, 0xEA	; 234
 364:	83 e2       	ldi	r24, 0x23	; 35
 366:	41 df       	rcall	.-382    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FSCAL2,   0x2A);
 368:	6a e2       	ldi	r22, 0x2A	; 42
 36a:	84 e2       	ldi	r24, 0x24	; 36
 36c:	3e df       	rcall	.-388    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FSCAL1,   0x00);
 36e:	60 e0       	ldi	r22, 0x00	; 0
 370:	85 e2       	ldi	r24, 0x25	; 37
 372:	3b df       	rcall	.-394    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FSCAL0,   0x11);
 374:	61 e1       	ldi	r22, 0x11	; 17
 376:	86 e2       	ldi	r24, 0x26	; 38
 378:	38 df       	rcall	.-400    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_FSTEST,   0x59);
 37a:	69 e5       	ldi	r22, 0x59	; 89
 37c:	89 e2       	ldi	r24, 0x29	; 41
 37e:	35 df       	rcall	.-406    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_TEST2,    0x81);
 380:	61 e8       	ldi	r22, 0x81	; 129
 382:	8c e2       	ldi	r24, 0x2C	; 44
 384:	32 df       	rcall	.-412    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_TEST1,    0x35);
 386:	65 e3       	ldi	r22, 0x35	; 53
 388:	8d e2       	ldi	r24, 0x2D	; 45
 38a:	2f df       	rcall	.-418    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_TEST0,    0x09);
 38c:	69 e0       	ldi	r22, 0x09	; 9
 38e:	8e e2       	ldi	r24, 0x2E	; 46
 390:	2c df       	rcall	.-424    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_IOCFG2,   0x0B);     //serial clock.synchronous to the data in synchronous serial mode
 392:	6b e0       	ldi	r22, 0x0B	; 11
 394:	80 e0       	ldi	r24, 0x00	; 0
 396:	29 df       	rcall	.-430    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_IOCFG0,   0x06);     //asserts when sync word has been sent/received, and de-asserts at the end of the packet
 398:	66 e0       	ldi	r22, 0x06	; 6
 39a:	82 e0       	ldi	r24, 0x02	; 2
 39c:	26 df       	rcall	.-436    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_PKTCTRL1, 0x04);     //two status bytes will be appended to the payload of the packet,including RSSI LQI and CRC OK
 39e:	64 e0       	ldi	r22, 0x04	; 4
 3a0:	87 e0       	ldi	r24, 0x07	; 7
 3a2:	23 df       	rcall	.-442    	; 0x1ea <SpiWriteReg>
    //No address check
    SpiWriteReg(CC1101_PKTCTRL0, 0x05);     //whitening off;CRC Enable£»variable length packets, packet length configured by the first byte after sync word
 3a4:	65 e0       	ldi	r22, 0x05	; 5
 3a6:	88 e0       	ldi	r24, 0x08	; 8
 3a8:	20 df       	rcall	.-448    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_ADDR,     0x00);     //address used for packet filtration.
 3aa:	60 e0       	ldi	r22, 0x00	; 0
 3ac:	89 e0       	ldi	r24, 0x09	; 9
 3ae:	1d df       	rcall	.-454    	; 0x1ea <SpiWriteReg>
    SpiWriteReg(CC1101_PKTLEN,   0x3D);     //61 bytes max length
 3b0:	6d e3       	ldi	r22, 0x3D	; 61
 3b2:	86 e0       	ldi	r24, 0x06	; 6
 3b4:	1a cf       	rjmp	.-460    	; 0x1ea <SpiWriteReg>

000003b6 <Init>:
 *INPUT        :none
 *OUTPUT       :none
 ****************************************************************/
void Init(void)
{
    SpiInit();                                      //spi initialization
 3b6:	ef de       	rcall	.-546    	; 0x196 <SpiInit>
    GDO_Set();                                     //GDO set
 3b8:	fe de       	rcall	.-516    	; 0x1b6 <GDO_Set>
    //digitalWrite(SS_PIN, HIGH);
    PORTB = (1<<PB2);
 3ba:	84 e0       	ldi	r24, 0x04	; 4
 3bc:	85 b9       	out	0x05, r24	; 5
    //digitalWrite(SCK_PIN, HIGH);
    PORTB = (1<<PB5);
 3be:	80 e2       	ldi	r24, 0x20	; 32
 3c0:	85 b9       	out	0x05, r24	; 5
    //digitalWrite(MOSI_PIN, LOW);
    PORTB &= ~(1<<PB3);
 3c2:	2b 98       	cbi	0x05, 3	; 5
    Reset();                                       //CC1101 reset
 3c4:	fa de       	rcall	.-524    	; 0x1ba <Reset>
    RegConfigSettings();                           //CC1101 register config
 3c6:	91 df       	rcall	.-222    	; 0x2ea <RegConfigSettings>
    SpiWriteBurstReg(CC1101_PATABLE,PaTabel,8);        //CC1101 PATABLE config
 3c8:	48 e0       	ldi	r20, 0x08	; 8
 3ca:	60 e0       	ldi	r22, 0x00	; 0
 3cc:	71 e0       	ldi	r23, 0x01	; 1
 3ce:	8e e3       	ldi	r24, 0x3E	; 62
 3d0:	1c cf       	rjmp	.-456    	; 0x20a <SpiWriteBurstReg>

000003d2 <SendData>:
 *FUNCTION     :use CC1101 send data
 *INPUT        :txBuffer: data array to send; size: number of data to send, no more than 61
 *OUTPUT       :none
 ****************************************************************/
byte SendData(byte *txBuffer,byte size)
{
 3d2:	0f 93       	push	r16
 3d4:	1f 93       	push	r17
 3d6:	cf 93       	push	r28
 3d8:	df 93       	push	r29
 3da:	1f 92       	push	r1
 3dc:	cd b7       	in	r28, 0x3d	; 61
 3de:	de b7       	in	r29, 0x3e	; 62
 3e0:	8c 01       	movw	r16, r24
 3e2:	46 2f       	mov	r20, r22
    byte res = 0x00;
    SpiWriteReg(CC1101_TXFIFO,size);
 3e4:	8f e3       	ldi	r24, 0x3F	; 63
 3e6:	49 83       	std	Y+1, r20	; 0x01
 3e8:	00 df       	rcall	.-512    	; 0x1ea <SpiWriteReg>
    SpiWriteBurstReg(CC1101_TXFIFO,txBuffer,size);          //write data to send
 3ea:	49 81       	ldd	r20, Y+1	; 0x01
 3ec:	b8 01       	movw	r22, r16
 3ee:	8f e3       	ldi	r24, 0x3F	; 63
 3f0:	0c df       	rcall	.-488    	; 0x20a <SpiWriteBurstReg>
    SpiStrobe(CC1101_STX);                                  //start send
 3f2:	85 e3       	ldi	r24, 0x35	; 53
 3f4:	34 df       	rcall	.-408    	; 0x25e <SpiStrobe>
    //while (!digitalRead(GDO0));                             // Wait for GDO0 to be set -> sync transmitted
    //while (digitalRead(GDO0));                              // Wait for GDO0 to be cleared -> end of packet
    wait_GDO0_high();
 3f6:	4d 9b       	sbis	0x09, 5	; 9
 3f8:	fe cf       	rjmp	.-4      	; 0x3f6 <SendData+0x24>
    wait_GDO0_low();
 3fa:	4d 99       	sbic	0x09, 5	; 9
 3fc:	fe cf       	rjmp	.-4      	; 0x3fa <SendData+0x28>
    if((SpiReadStatus(CC1101_TXBYTES) & 0x7F) == 0)
 3fe:	8a e3       	ldi	r24, 0x3A	; 58
 400:	6a df       	rcall	.-300    	; 0x2d6 <SpiReadStatus>
 402:	18 2f       	mov	r17, r24
        res = 1;
    
    
    SpiStrobe(CC1101_SFTX);                                 //flush TXfifo
 404:	8b e3       	ldi	r24, 0x3B	; 59
 406:	2b df       	rcall	.-426    	; 0x25e <SpiStrobe>
    SpiStrobe(CC1101_STX);                                  //start send
    //while (!digitalRead(GDO0));                             // Wait for GDO0 to be set -> sync transmitted
    //while (digitalRead(GDO0));                              // Wait for GDO0 to be cleared -> end of packet
    wait_GDO0_high();
    wait_GDO0_low();
    if((SpiReadStatus(CC1101_TXBYTES) & 0x7F) == 0)
 408:	1f 77       	andi	r17, 0x7F	; 127
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	09 f0       	breq	.+2      	; 0x410 <SendData+0x3e>
 40e:	80 e0       	ldi	r24, 0x00	; 0
    
    
    SpiStrobe(CC1101_SFTX);                                 //flush TXfifo
    return res;
    
}
 410:	0f 90       	pop	r0
 412:	df 91       	pop	r29
 414:	cf 91       	pop	r28
 416:	1f 91       	pop	r17
 418:	0f 91       	pop	r16
 41a:	08 95       	ret

0000041c <SetReceive>:
 *INPUT        :none
 *OUTPUT       :none
 ****************************************************************/
void SetReceive(void)
{
    SpiStrobe(CC1101_SRX);
 41c:	84 e3       	ldi	r24, 0x34	; 52
 41e:	1f cf       	rjmp	.-450    	; 0x25e <SpiStrobe>

00000420 <ReceiveData>:
 *FUNCTION     :read data received from RXfifo
 *INPUT        :rxBuffer: buffer to store data
 *OUTPUT       :size of data received
 ****************************************************************/
byte ReceiveData(byte *rxBuffer)
{
 420:	ef 92       	push	r14
 422:	ff 92       	push	r15
 424:	1f 93       	push	r17
 426:	cf 93       	push	r28
 428:	df 93       	push	r29
 42a:	00 d0       	rcall	.+0      	; 0x42c <ReceiveData+0xc>
 42c:	cd b7       	in	r28, 0x3d	; 61
 42e:	de b7       	in	r29, 0x3e	; 62
 430:	7c 01       	movw	r14, r24
    byte size;
    byte status[2];
    
    if(SpiReadStatus(CC1101_RXBYTES) & BYTES_IN_RXFIFO)
 432:	8b e3       	ldi	r24, 0x3B	; 59
 434:	50 df       	rcall	.-352    	; 0x2d6 <SpiReadStatus>
 436:	18 2f       	mov	r17, r24
 438:	1f 77       	andi	r17, 0x7F	; 127
 43a:	69 f0       	breq	.+26     	; 0x456 <ReceiveData+0x36>
    {
        size=SpiReadReg(CC1101_RXFIFO);
 43c:	8f e3       	ldi	r24, 0x3F	; 63
 43e:	16 df       	rcall	.-468    	; 0x26c <SpiReadReg>
 440:	18 2f       	mov	r17, r24
        SpiReadBurstReg(CC1101_RXFIFO,rxBuffer,size);
 442:	48 2f       	mov	r20, r24
 444:	b7 01       	movw	r22, r14
 446:	8f e3       	ldi	r24, 0x3F	; 63
 448:	1b df       	rcall	.-458    	; 0x280 <SpiReadBurstReg>
        SpiReadBurstReg(CC1101_RXFIFO,status,2);
 44a:	42 e0       	ldi	r20, 0x02	; 2
 44c:	be 01       	movw	r22, r28
 44e:	6f 5f       	subi	r22, 0xFF	; 255
 450:	7f 4f       	sbci	r23, 0xFF	; 255
 452:	8f e3       	ldi	r24, 0x3F	; 63
 454:	15 df       	rcall	.-470    	; 0x280 <SpiReadBurstReg>
        SpiStrobe(CC1101_SFRX);
        return size;
    }
    else
    {
        SpiStrobe(CC1101_SFRX);
 456:	8a e3       	ldi	r24, 0x3A	; 58
 458:	02 df       	rcall	.-508    	; 0x25e <SpiStrobe>
        return 0;
    }
    
 45a:	81 2f       	mov	r24, r17
 45c:	0f 90       	pop	r0
 45e:	0f 90       	pop	r0
 460:	df 91       	pop	r29
 462:	cf 91       	pop	r28
 464:	1f 91       	pop	r17
 466:	ff 90       	pop	r15
 468:	ef 90       	pop	r14
 46a:	08 95       	ret

0000046c <Configure_Interrupt>:
#include <stdbool.h>

#define byte				uint8_t
void Configure_Interrupt(uint8_t INT_NO, uint8_t INT_MODE)
{
    switch(INT_NO)
 46c:	88 23       	and	r24, r24
 46e:	19 f0       	breq	.+6      	; 0x476 <Configure_Interrupt+0xa>
 470:	81 30       	cpi	r24, 0x01	; 1
 472:	d9 f0       	breq	.+54     	; 0x4aa <Configure_Interrupt+0x3e>
 474:	08 95       	ret
    {
        case 0: switch(INT_MODE)
 476:	61 30       	cpi	r22, 0x01	; 1
 478:	51 f0       	breq	.+20     	; 0x48e <Configure_Interrupt+0x22>
 47a:	28 f0       	brcs	.+10     	; 0x486 <Configure_Interrupt+0x1a>
 47c:	62 30       	cpi	r22, 0x02	; 2
 47e:	61 f0       	breq	.+24     	; 0x498 <Configure_Interrupt+0x2c>
 480:	63 30       	cpi	r22, 0x03	; 3
 482:	79 f0       	breq	.+30     	; 0x4a2 <Configure_Interrupt+0x36>
 484:	08 95       	ret
        {
            case 0:EICRA=(EICRA&(~(1<<ISC01|1<<ISC00)))|(0<<ISC01|0<<ISC00);
 486:	80 91 69 00 	lds	r24, 0x0069
 48a:	8c 7f       	andi	r24, 0xFC	; 252
 48c:	27 c0       	rjmp	.+78     	; 0x4dc <Configure_Interrupt+0x70>
                break;
            case 1:EICRA=(EICRA&(~(1<<ISC01|1<<ISC00)))|(0<<ISC01|1<<ISC00);
 48e:	80 91 69 00 	lds	r24, 0x0069
 492:	8c 7f       	andi	r24, 0xFC	; 252
 494:	81 60       	ori	r24, 0x01	; 1
 496:	22 c0       	rjmp	.+68     	; 0x4dc <Configure_Interrupt+0x70>
                break;
            case 2:EICRA=(EICRA&(~(1<<ISC01|1<<ISC00)))|(1<<ISC01|0<<ISC00);
 498:	80 91 69 00 	lds	r24, 0x0069
 49c:	8c 7f       	andi	r24, 0xFC	; 252
 49e:	82 60       	ori	r24, 0x02	; 2
 4a0:	1d c0       	rjmp	.+58     	; 0x4dc <Configure_Interrupt+0x70>
                break;
            case 3:EICRA=(EICRA&(~(1<<ISC01|1<<ISC00)))|(1<<ISC01|1<<ISC00);
 4a2:	80 91 69 00 	lds	r24, 0x0069
 4a6:	83 60       	ori	r24, 0x03	; 3
 4a8:	19 c0       	rjmp	.+50     	; 0x4dc <Configure_Interrupt+0x70>
                break;
            default:break;
        }
            break;
            
        case 1: switch(INT_MODE)
 4aa:	61 30       	cpi	r22, 0x01	; 1
 4ac:	51 f0       	breq	.+20     	; 0x4c2 <Configure_Interrupt+0x56>
 4ae:	28 f0       	brcs	.+10     	; 0x4ba <Configure_Interrupt+0x4e>
 4b0:	62 30       	cpi	r22, 0x02	; 2
 4b2:	61 f0       	breq	.+24     	; 0x4cc <Configure_Interrupt+0x60>
 4b4:	63 30       	cpi	r22, 0x03	; 3
 4b6:	79 f0       	breq	.+30     	; 0x4d6 <Configure_Interrupt+0x6a>
 4b8:	08 95       	ret
        {
            case 0:EICRA=(EICRA&(~(1<<ISC11|1<<ISC10)))|(0<<ISC11|0<<ISC10);
 4ba:	80 91 69 00 	lds	r24, 0x0069
 4be:	83 7f       	andi	r24, 0xF3	; 243
 4c0:	0d c0       	rjmp	.+26     	; 0x4dc <Configure_Interrupt+0x70>
                break;
            case 1:EICRA=(EICRA&(~(1<<ISC11|1<<ISC10)))|(0<<ISC11|1<<ISC10);
 4c2:	80 91 69 00 	lds	r24, 0x0069
 4c6:	83 7f       	andi	r24, 0xF3	; 243
 4c8:	84 60       	ori	r24, 0x04	; 4
 4ca:	08 c0       	rjmp	.+16     	; 0x4dc <Configure_Interrupt+0x70>
                break;
            case 2:EICRA=(EICRA&(~(1<<ISC11|1<<ISC10)))|(1<<ISC11|0<<ISC10);
 4cc:	80 91 69 00 	lds	r24, 0x0069
 4d0:	83 7f       	andi	r24, 0xF3	; 243
 4d2:	88 60       	ori	r24, 0x08	; 8
 4d4:	03 c0       	rjmp	.+6      	; 0x4dc <Configure_Interrupt+0x70>
                break;
            case 3:EICRA=(EICRA&(~(1<<ISC11|1<<ISC10)))|(1<<ISC11|1<<ISC10);
 4d6:	80 91 69 00 	lds	r24, 0x0069
 4da:	8c 60       	ori	r24, 0x0C	; 12
 4dc:	80 93 69 00 	sts	0x0069, r24
 4e0:	08 95       	ret

000004e2 <Enable_Interrupt>:
 *
 *  \param INT_NO	The interrupt which has to be enabled.
 */
void Enable_Interrupt(uint8_t INT_NO)
{
    switch(INT_NO)
 4e2:	88 23       	and	r24, r24
 4e4:	19 f0       	breq	.+6      	; 0x4ec <Enable_Interrupt+0xa>
 4e6:	81 30       	cpi	r24, 0x01	; 1
 4e8:	19 f0       	breq	.+6      	; 0x4f0 <Enable_Interrupt+0xe>
 4ea:	08 95       	ret
    {
        case 0:EIMSK|=(1<<INT0);
 4ec:	e8 9a       	sbi	0x1d, 0	; 29
            break;
 4ee:	08 95       	ret
        case 1:EIMSK|=(1<<INT1);
 4f0:	e9 9a       	sbi	0x1d, 1	; 29
 4f2:	08 95       	ret

000004f4 <Enable_Pcinterrupt>:
/*! \brief This function enables the external pin change interrupt.
 *
 *  \param PCINT_NO	The pin change interrupt which has to be enabled.
 */
void Enable_Pcinterrupt(uint8_t PCINT_NO)
{
 4f4:	e8 2f       	mov	r30, r24
    if(PCINT_NO>=0 && PCINT_NO<=7)
 4f6:	88 30       	cpi	r24, 0x08	; 8
 4f8:	28 f5       	brcc	.+74     	; 0x544 <Enable_Pcinterrupt+0x50>
    {
        PCICR=(PCICR&(~(1<<PCIE0)))|(1<<PCIE0);
 4fa:	80 91 68 00 	lds	r24, 0x0068
 4fe:	81 60       	ori	r24, 0x01	; 1
 500:	80 93 68 00 	sts	0x0068, r24
        
        switch(PCINT_NO)
 504:	8e 2f       	mov	r24, r30
 506:	90 e0       	ldi	r25, 0x00	; 0
 508:	fc 01       	movw	r30, r24
 50a:	31 97       	sbiw	r30, 0x01	; 1
 50c:	e7 30       	cpi	r30, 0x07	; 7
 50e:	f1 05       	cpc	r31, r1
 510:	28 f4       	brcc	.+10     	; 0x51c <Enable_Pcinterrupt+0x28>
 512:	ec 5e       	subi	r30, 0xEC	; 236
 514:	ff 4f       	sbci	r31, 0xFF	; 255
                break;
            case 5:PCMSK0|=(1<<PCINT5);
                break;
            case 6:PCMSK0|=(1<<PCINT6);
                break;
            case 7:PCMSK0|=(1<<PCINT7);
 516:	80 91 6b 00 	lds	r24, 0x006B
{
    if(PCINT_NO>=0 && PCINT_NO<=7)
    {
        PCICR=(PCICR&(~(1<<PCIE0)))|(1<<PCIE0);
        
        switch(PCINT_NO)
 51a:	09 94       	ijmp
        {
            case 0:PCMSK0|=(1<<PCINT0);
 51c:	80 91 6b 00 	lds	r24, 0x006B
 520:	81 60       	ori	r24, 0x01	; 1
 522:	01 c0       	rjmp	.+2      	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            case 1:PCMSK0|=(1<<PCINT1);
 524:	82 60       	ori	r24, 0x02	; 2
 526:	80 93 6b 00 	sts	0x006B, r24
                break;
 52a:	08 95       	ret
            case 2:PCMSK0|=(1<<PCINT2);
 52c:	84 60       	ori	r24, 0x04	; 4
 52e:	fb cf       	rjmp	.-10     	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            case 3:PCMSK0|=(1<<PCINT3);
 530:	88 60       	ori	r24, 0x08	; 8
 532:	f9 cf       	rjmp	.-14     	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            case 4:PCMSK0|=(1<<PCINT4);
 534:	80 61       	ori	r24, 0x10	; 16
 536:	f7 cf       	rjmp	.-18     	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            case 5:PCMSK0|=(1<<PCINT5);
 538:	80 62       	ori	r24, 0x20	; 32
 53a:	f5 cf       	rjmp	.-22     	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            case 6:PCMSK0|=(1<<PCINT6);
 53c:	80 64       	ori	r24, 0x40	; 64
 53e:	f3 cf       	rjmp	.-26     	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            case 7:PCMSK0|=(1<<PCINT7);
 540:	80 68       	ori	r24, 0x80	; 128
 542:	f1 cf       	rjmp	.-30     	; 0x526 <Enable_Pcinterrupt+0x32>
                break;
            default:break;
        }
    }
    else if(PCINT_NO>=8 && PCINT_NO<=15)
 544:	88 ef       	ldi	r24, 0xF8	; 248
 546:	8e 0f       	add	r24, r30
 548:	88 30       	cpi	r24, 0x08	; 8
 54a:	28 f5       	brcc	.+74     	; 0x596 <Enable_Pcinterrupt+0xa2>
    {
        PCICR=(PCICR&(~(1<<PCIE1)))|(1<<PCIE1);
 54c:	80 91 68 00 	lds	r24, 0x0068
 550:	82 60       	ori	r24, 0x02	; 2
 552:	80 93 68 00 	sts	0x0068, r24
        
        switch(PCINT_NO)
 556:	8e 2f       	mov	r24, r30
 558:	90 e0       	ldi	r25, 0x00	; 0
 55a:	fc 01       	movw	r30, r24
 55c:	39 97       	sbiw	r30, 0x09	; 9
 55e:	e7 30       	cpi	r30, 0x07	; 7
 560:	f1 05       	cpc	r31, r1
 562:	28 f4       	brcc	.+10     	; 0x56e <Enable_Pcinterrupt+0x7a>
 564:	e5 5e       	subi	r30, 0xE5	; 229
 566:	ff 4f       	sbci	r31, 0xFF	; 255
                break;
            case 13:PCMSK1|=(1<<PCINT13);
                break;
            case 14:PCMSK1|=(1<<PCINT14);
                break;
            case 15:PCMSK1|=(1<<PCINT15);
 568:	80 91 6c 00 	lds	r24, 0x006C
    }
    else if(PCINT_NO>=8 && PCINT_NO<=15)
    {
        PCICR=(PCICR&(~(1<<PCIE1)))|(1<<PCIE1);
        
        switch(PCINT_NO)
 56c:	09 94       	ijmp
        {
            case 8:PCMSK1|=(1<<PCINT8);
 56e:	80 91 6c 00 	lds	r24, 0x006C
 572:	81 60       	ori	r24, 0x01	; 1
 574:	0d c0       	rjmp	.+26     	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 9:PCMSK1|=(1<<PCINT9);
 576:	82 60       	ori	r24, 0x02	; 2
 578:	0b c0       	rjmp	.+22     	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 10:PCMSK1|=(1<<PCINT10);
 57a:	84 60       	ori	r24, 0x04	; 4
 57c:	09 c0       	rjmp	.+18     	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 11:PCMSK1|=(1<<PCINT11);
 57e:	88 60       	ori	r24, 0x08	; 8
 580:	07 c0       	rjmp	.+14     	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 12:PCMSK1|=(1<<PCINT12);
 582:	80 61       	ori	r24, 0x10	; 16
 584:	05 c0       	rjmp	.+10     	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 13:PCMSK1|=(1<<PCINT13);
 586:	80 62       	ori	r24, 0x20	; 32
 588:	03 c0       	rjmp	.+6      	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 14:PCMSK1|=(1<<PCINT14);
 58a:	80 64       	ori	r24, 0x40	; 64
 58c:	01 c0       	rjmp	.+2      	; 0x590 <Enable_Pcinterrupt+0x9c>
                break;
            case 15:PCMSK1|=(1<<PCINT15);
 58e:	80 68       	ori	r24, 0x80	; 128
 590:	80 93 6c 00 	sts	0x006C, r24
                break;
 594:	08 95       	ret
            default:break;
        }
    }
    else if(PCINT_NO>=16 && PCINT_NO<=23)
 596:	80 ef       	ldi	r24, 0xF0	; 240
 598:	8e 0f       	add	r24, r30
 59a:	88 30       	cpi	r24, 0x08	; 8
 59c:	28 f5       	brcc	.+74     	; 0x5e8 <Enable_Pcinterrupt+0xf4>
    {
        PCICR=(PCICR&(~(1<<PCIE2)))|(1<<PCIE2);
 59e:	80 91 68 00 	lds	r24, 0x0068
 5a2:	84 60       	ori	r24, 0x04	; 4
 5a4:	80 93 68 00 	sts	0x0068, r24
        
        switch(PCINT_NO)
 5a8:	8e 2f       	mov	r24, r30
 5aa:	90 e0       	ldi	r25, 0x00	; 0
 5ac:	fc 01       	movw	r30, r24
 5ae:	71 97       	sbiw	r30, 0x11	; 17
 5b0:	e7 30       	cpi	r30, 0x07	; 7
 5b2:	f1 05       	cpc	r31, r1
 5b4:	28 f4       	brcc	.+10     	; 0x5c0 <Enable_Pcinterrupt+0xcc>
 5b6:	ee 5d       	subi	r30, 0xDE	; 222
 5b8:	ff 4f       	sbci	r31, 0xFF	; 255
            case 21:
                PCMSK2|=(1<<PCINT21);
                break;
            case 22:PCMSK2|=(1<<PCINT22);
                break;
            case 23:PCMSK2|=(1<<PCINT23);
 5ba:	80 91 6d 00 	lds	r24, 0x006D
    }
    else if(PCINT_NO>=16 && PCINT_NO<=23)
    {
        PCICR=(PCICR&(~(1<<PCIE2)))|(1<<PCIE2);
        
        switch(PCINT_NO)
 5be:	09 94       	ijmp
        {
            case 16:PCMSK2|=(1<<PCINT16);
 5c0:	80 91 6d 00 	lds	r24, 0x006D
 5c4:	81 60       	ori	r24, 0x01	; 1
 5c6:	0d c0       	rjmp	.+26     	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 17:PCMSK2|=(1<<PCINT17);
 5c8:	82 60       	ori	r24, 0x02	; 2
 5ca:	0b c0       	rjmp	.+22     	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 18:PCMSK2|=(1<<PCINT18);
 5cc:	84 60       	ori	r24, 0x04	; 4
 5ce:	09 c0       	rjmp	.+18     	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 19:PCMSK2|=(1<<PCINT19);
 5d0:	88 60       	ori	r24, 0x08	; 8
 5d2:	07 c0       	rjmp	.+14     	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 20:PCMSK2|=(1<<PCINT20);
 5d4:	80 61       	ori	r24, 0x10	; 16
 5d6:	05 c0       	rjmp	.+10     	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 21:
                PCMSK2|=(1<<PCINT21);
 5d8:	80 62       	ori	r24, 0x20	; 32
 5da:	03 c0       	rjmp	.+6      	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 22:PCMSK2|=(1<<PCINT22);
 5dc:	80 64       	ori	r24, 0x40	; 64
 5de:	01 c0       	rjmp	.+2      	; 0x5e2 <Enable_Pcinterrupt+0xee>
                break;
            case 23:PCMSK2|=(1<<PCINT23);
 5e0:	80 68       	ori	r24, 0x80	; 128
 5e2:	80 93 6d 00 	sts	0x006D, r24
                break;
 5e6:	08 95       	ret
            default:break;
        }
    }
    else
    {
        PCICR=(PCICR&(~(1<<PCIE3)))|(1<<PCIE3);
 5e8:	80 91 68 00 	lds	r24, 0x0068
 5ec:	88 60       	ori	r24, 0x08	; 8
 5ee:	80 93 68 00 	sts	0x0068, r24
        
        switch(PCINT_NO)
 5f2:	e9 31       	cpi	r30, 0x19	; 25
 5f4:	69 f0       	breq	.+26     	; 0x610 <Enable_Pcinterrupt+0x11c>
 5f6:	18 f4       	brcc	.+6      	; 0x5fe <Enable_Pcinterrupt+0x10a>
 5f8:	e8 31       	cpi	r30, 0x18	; 24
 5fa:	31 f0       	breq	.+12     	; 0x608 <Enable_Pcinterrupt+0x114>
 5fc:	08 95       	ret
 5fe:	ea 31       	cpi	r30, 0x1A	; 26
 600:	59 f0       	breq	.+22     	; 0x618 <Enable_Pcinterrupt+0x124>
 602:	eb 31       	cpi	r30, 0x1B	; 27
 604:	69 f0       	breq	.+26     	; 0x620 <Enable_Pcinterrupt+0x12c>
 606:	08 95       	ret
        {
            case 24:PCMSK3|=(1<<PCINT24);
 608:	80 91 6a 00 	lds	r24, 0x006A
 60c:	81 60       	ori	r24, 0x01	; 1
 60e:	0b c0       	rjmp	.+22     	; 0x626 <Enable_Pcinterrupt+0x132>
                break;
            case 25:PCMSK3|=(1<<PCINT25);
 610:	80 91 6a 00 	lds	r24, 0x006A
 614:	82 60       	ori	r24, 0x02	; 2
 616:	07 c0       	rjmp	.+14     	; 0x626 <Enable_Pcinterrupt+0x132>
                break;
            case 26:PCMSK3|=(1<<PCINT26);
 618:	80 91 6a 00 	lds	r24, 0x006A
 61c:	84 60       	ori	r24, 0x04	; 4
 61e:	03 c0       	rjmp	.+6      	; 0x626 <Enable_Pcinterrupt+0x132>
                break;
            case 27:PCMSK3|=(1<<PCINT27);
 620:	80 91 6a 00 	lds	r24, 0x006A
 624:	88 60       	ori	r24, 0x08	; 8
 626:	80 93 6a 00 	sts	0x006A, r24
 62a:	08 95       	ret

0000062c <Disable_Interrupt>:
 *
 *  \param INT_NO	The interrupt which has to be disabled.
 */
void Disable_Interrupt(uint8_t INT_NO)
{
    switch(INT_NO)
 62c:	88 23       	and	r24, r24
 62e:	19 f0       	breq	.+6      	; 0x636 <Disable_Interrupt+0xa>
 630:	81 30       	cpi	r24, 0x01	; 1
 632:	19 f0       	breq	.+6      	; 0x63a <Disable_Interrupt+0xe>
 634:	08 95       	ret
    {
        case 0:EIMSK=(EIMSK&(~(1<<INT0)));
 636:	e8 98       	cbi	0x1d, 0	; 29
            break;
 638:	08 95       	ret
        case 1:EIMSK=(EIMSK&(~(1<<INT1)));
 63a:	e9 98       	cbi	0x1d, 1	; 29
 63c:	08 95       	ret

0000063e <Disable_Pcinterrupt>:
 *
 *  \param PCINT_NO	The pin change interrupt which has to be disabled.
 */
void Disable_Pcinterrupt(uint8_t PCINT_NO)
{
    switch(PCINT_NO)
 63e:	90 e0       	ldi	r25, 0x00	; 0
 640:	8c 31       	cpi	r24, 0x1C	; 28
 642:	91 05       	cpc	r25, r1
 644:	08 f0       	brcs	.+2      	; 0x648 <Disable_Pcinterrupt+0xa>
 646:	7b c0       	rjmp	.+246    	; 0x73e <Disable_Pcinterrupt+0x100>
 648:	fc 01       	movw	r30, r24
 64a:	e7 5d       	subi	r30, 0xD7	; 215
 64c:	ff 4f       	sbci	r31, 0xFF	; 255
 64e:	09 94       	ijmp
    {
        case 0:PCMSK0=(PCMSK0&(~(1<<PCINT0)));
 650:	80 91 6b 00 	lds	r24, 0x006B
 654:	8e 7f       	andi	r24, 0xFE	; 254
 656:	03 c0       	rjmp	.+6      	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 1:PCMSK0=(PCMSK0&(~(1<<PCINT1)));
 658:	80 91 6b 00 	lds	r24, 0x006B
 65c:	8d 7f       	andi	r24, 0xFD	; 253
 65e:	80 93 6b 00 	sts	0x006B, r24
            break;
 662:	6d c0       	rjmp	.+218    	; 0x73e <Disable_Pcinterrupt+0x100>
        case 2:PCMSK0=(PCMSK0&(~(1<<PCINT2)));
 664:	80 91 6b 00 	lds	r24, 0x006B
 668:	8b 7f       	andi	r24, 0xFB	; 251
 66a:	f9 cf       	rjmp	.-14     	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 3:PCMSK0=(PCMSK0&(~(1<<PCINT3)));
 66c:	80 91 6b 00 	lds	r24, 0x006B
 670:	87 7f       	andi	r24, 0xF7	; 247
 672:	f5 cf       	rjmp	.-22     	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 4:PCMSK0=(PCMSK0&(~(1<<PCINT4)));
 674:	80 91 6b 00 	lds	r24, 0x006B
 678:	8f 7e       	andi	r24, 0xEF	; 239
 67a:	f1 cf       	rjmp	.-30     	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 5:PCMSK0=(PCMSK0&(~(1<<PCINT5)));
 67c:	80 91 6b 00 	lds	r24, 0x006B
 680:	8f 7d       	andi	r24, 0xDF	; 223
 682:	ed cf       	rjmp	.-38     	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 6:PCMSK0=(PCMSK0&(~(1<<PCINT6)));
 684:	80 91 6b 00 	lds	r24, 0x006B
 688:	8f 7b       	andi	r24, 0xBF	; 191
 68a:	e9 cf       	rjmp	.-46     	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 7:PCMSK0=(PCMSK0&(~(1<<PCINT7)));
 68c:	80 91 6b 00 	lds	r24, 0x006B
 690:	8f 77       	andi	r24, 0x7F	; 127
 692:	e5 cf       	rjmp	.-54     	; 0x65e <Disable_Pcinterrupt+0x20>
            break;
        case 8:PCMSK1=(PCMSK1&(~(1<<PCINT8)));
 694:	80 91 6c 00 	lds	r24, 0x006C
 698:	8e 7f       	andi	r24, 0xFE	; 254
 69a:	1b c0       	rjmp	.+54     	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 9:PCMSK1=(PCMSK1&(~(1<<PCINT9)));
 69c:	80 91 6c 00 	lds	r24, 0x006C
 6a0:	8d 7f       	andi	r24, 0xFD	; 253
 6a2:	17 c0       	rjmp	.+46     	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 10:PCMSK1=(PCMSK1&(~(1<<PCINT10)));
 6a4:	80 91 6c 00 	lds	r24, 0x006C
 6a8:	8b 7f       	andi	r24, 0xFB	; 251
 6aa:	13 c0       	rjmp	.+38     	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 11:PCMSK1=(PCMSK1&(~(1<<PCINT11)));
 6ac:	80 91 6c 00 	lds	r24, 0x006C
 6b0:	87 7f       	andi	r24, 0xF7	; 247
 6b2:	0f c0       	rjmp	.+30     	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 12:PCMSK1=(PCMSK1&(~(1<<PCINT12)));
 6b4:	80 91 6c 00 	lds	r24, 0x006C
 6b8:	8f 7e       	andi	r24, 0xEF	; 239
 6ba:	0b c0       	rjmp	.+22     	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 13:PCMSK1=(PCMSK1&(~(1<<PCINT13)));
 6bc:	80 91 6c 00 	lds	r24, 0x006C
 6c0:	8f 7d       	andi	r24, 0xDF	; 223
 6c2:	07 c0       	rjmp	.+14     	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 14:PCMSK1=(PCMSK1&(~(1<<PCINT14)));
 6c4:	80 91 6c 00 	lds	r24, 0x006C
 6c8:	8f 7b       	andi	r24, 0xBF	; 191
 6ca:	03 c0       	rjmp	.+6      	; 0x6d2 <Disable_Pcinterrupt+0x94>
            break;
        case 15:PCMSK1=(PCMSK1&(~(1<<PCINT15)));
 6cc:	80 91 6c 00 	lds	r24, 0x006C
 6d0:	8f 77       	andi	r24, 0x7F	; 127
 6d2:	80 93 6c 00 	sts	0x006C, r24
            break;
 6d6:	33 c0       	rjmp	.+102    	; 0x73e <Disable_Pcinterrupt+0x100>
        case 16:PCMSK2=(PCMSK2&(~(1<<PCINT16)));
 6d8:	80 91 6d 00 	lds	r24, 0x006D
 6dc:	8e 7f       	andi	r24, 0xFE	; 254
 6de:	1b c0       	rjmp	.+54     	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 17:PCMSK2=(PCMSK2&(~(1<<PCINT17)));
 6e0:	80 91 6d 00 	lds	r24, 0x006D
 6e4:	8d 7f       	andi	r24, 0xFD	; 253
 6e6:	17 c0       	rjmp	.+46     	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 18:PCMSK2=(PCMSK2&(~(1<<PCINT18)));
 6e8:	80 91 6d 00 	lds	r24, 0x006D
 6ec:	8b 7f       	andi	r24, 0xFB	; 251
 6ee:	13 c0       	rjmp	.+38     	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 19:PCMSK2=(PCMSK2&(~(1<<PCINT19)));
 6f0:	80 91 6d 00 	lds	r24, 0x006D
 6f4:	87 7f       	andi	r24, 0xF7	; 247
 6f6:	0f c0       	rjmp	.+30     	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 20:PCMSK2=(PCMSK2&(~(1<<PCINT20)));
 6f8:	80 91 6d 00 	lds	r24, 0x006D
 6fc:	8f 7e       	andi	r24, 0xEF	; 239
 6fe:	0b c0       	rjmp	.+22     	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 21:PCMSK2=(PCMSK2&(~(1<<PCINT21)));
 700:	80 91 6d 00 	lds	r24, 0x006D
 704:	8f 7d       	andi	r24, 0xDF	; 223
 706:	07 c0       	rjmp	.+14     	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 22:PCMSK2=(PCMSK2&(~(1<<PCINT22)));
 708:	80 91 6d 00 	lds	r24, 0x006D
 70c:	8f 7b       	andi	r24, 0xBF	; 191
 70e:	03 c0       	rjmp	.+6      	; 0x716 <Disable_Pcinterrupt+0xd8>
            break;
        case 23:PCMSK2=(PCMSK2&(~(1<<PCINT23)));
 710:	80 91 6d 00 	lds	r24, 0x006D
 714:	8f 77       	andi	r24, 0x7F	; 127
 716:	80 93 6d 00 	sts	0x006D, r24
            break;
 71a:	11 c0       	rjmp	.+34     	; 0x73e <Disable_Pcinterrupt+0x100>
        case 24:PCMSK3=(PCMSK3&(~(1<<PCINT24)));
 71c:	80 91 6a 00 	lds	r24, 0x006A
 720:	8e 7f       	andi	r24, 0xFE	; 254
 722:	0b c0       	rjmp	.+22     	; 0x73a <Disable_Pcinterrupt+0xfc>
            break;
        case 25:PCMSK3=(PCMSK3&(~(1<<PCINT25)));
 724:	80 91 6a 00 	lds	r24, 0x006A
 728:	8d 7f       	andi	r24, 0xFD	; 253
 72a:	07 c0       	rjmp	.+14     	; 0x73a <Disable_Pcinterrupt+0xfc>
            break;
        case 26:PCMSK3=(PCMSK3&(~(1<<PCINT26)));
 72c:	80 91 6a 00 	lds	r24, 0x006A
 730:	8b 7f       	andi	r24, 0xFB	; 251
 732:	03 c0       	rjmp	.+6      	; 0x73a <Disable_Pcinterrupt+0xfc>
            break;
        case 27:PCMSK3=(PCMSK3&(~(1<<PCINT27)));
 734:	80 91 6a 00 	lds	r24, 0x006A
 738:	87 7f       	andi	r24, 0xF7	; 247
 73a:	80 93 6a 00 	sts	0x006A, r24
            break;
        default:break;
    }
    
    if(PCMSK0 == 0x00)
 73e:	80 91 6b 00 	lds	r24, 0x006B
 742:	81 11       	cpse	r24, r1
 744:	04 c0       	rjmp	.+8      	; 0x74e <Disable_Pcinterrupt+0x110>
    {
        PCICR=(PCICR&(~(1<<PCIE0)));
 746:	80 91 68 00 	lds	r24, 0x0068
 74a:	8e 7f       	andi	r24, 0xFE	; 254
 74c:	17 c0       	rjmp	.+46     	; 0x77c <Disable_Pcinterrupt+0x13e>
    }
    else if(PCMSK1 == 0x00)
 74e:	80 91 6c 00 	lds	r24, 0x006C
 752:	81 11       	cpse	r24, r1
 754:	04 c0       	rjmp	.+8      	; 0x75e <Disable_Pcinterrupt+0x120>
    {
        PCICR=(PCICR&(~(1<<PCIE1)));
 756:	80 91 68 00 	lds	r24, 0x0068
 75a:	8d 7f       	andi	r24, 0xFD	; 253
 75c:	0f c0       	rjmp	.+30     	; 0x77c <Disable_Pcinterrupt+0x13e>
    }
    else if(PCMSK2 == 0x00)
 75e:	80 91 6d 00 	lds	r24, 0x006D
 762:	81 11       	cpse	r24, r1
 764:	04 c0       	rjmp	.+8      	; 0x76e <Disable_Pcinterrupt+0x130>
    {
        PCICR=(PCICR&(~(1<<PCIE2)));
 766:	80 91 68 00 	lds	r24, 0x0068
 76a:	8b 7f       	andi	r24, 0xFB	; 251
 76c:	07 c0       	rjmp	.+14     	; 0x77c <Disable_Pcinterrupt+0x13e>
    }
    else if(PCMSK3 == 0x00)
 76e:	80 91 6a 00 	lds	r24, 0x006A
 772:	81 11       	cpse	r24, r1
 774:	05 c0       	rjmp	.+10     	; 0x780 <Disable_Pcinterrupt+0x142>
    {
        PCICR=(PCICR&(~(1<<PCIE3)));
 776:	80 91 68 00 	lds	r24, 0x0068
 77a:	87 7f       	andi	r24, 0xF7	; 247
 77c:	80 93 68 00 	sts	0x0068, r24
 780:	08 95       	ret

00000782 <pciSetup>:
        //pciSetup(5);
    }
}
void pciSetup(byte pin)
{
    *digitalPinToPCMSK(pin) |= bit (digitalPinToPCMSKbit(pin));  // enable pin
 782:	88 30       	cpi	r24, 0x08	; 8
 784:	38 f0       	brcs	.+14     	; 0x794 <pciSetup+0x12>
 786:	8e 30       	cpi	r24, 0x0E	; 14
 788:	40 f0       	brcs	.+16     	; 0x79a <pciSetup+0x18>
 78a:	86 31       	cpi	r24, 0x16	; 22
 78c:	48 f4       	brcc	.+18     	; 0x7a0 <pciSetup+0x1e>
 78e:	ec e6       	ldi	r30, 0x6C	; 108
 790:	f0 e0       	ldi	r31, 0x00	; 0
 792:	08 c0       	rjmp	.+16     	; 0x7a4 <pciSetup+0x22>
 794:	ed e6       	ldi	r30, 0x6D	; 109
 796:	f0 e0       	ldi	r31, 0x00	; 0
 798:	05 c0       	rjmp	.+10     	; 0x7a4 <pciSetup+0x22>
 79a:	eb e6       	ldi	r30, 0x6B	; 107
 79c:	f0 e0       	ldi	r31, 0x00	; 0
 79e:	02 c0       	rjmp	.+4      	; 0x7a4 <pciSetup+0x22>
 7a0:	e0 e0       	ldi	r30, 0x00	; 0
 7a2:	f0 e0       	ldi	r31, 0x00	; 0
 7a4:	90 81       	ld	r25, Z
 7a6:	28 2f       	mov	r18, r24
 7a8:	27 70       	andi	r18, 0x07	; 7
 7aa:	41 e0       	ldi	r20, 0x01	; 1
 7ac:	50 e0       	ldi	r21, 0x00	; 0
 7ae:	60 e0       	ldi	r22, 0x00	; 0
 7b0:	70 e0       	ldi	r23, 0x00	; 0
 7b2:	04 c0       	rjmp	.+8      	; 0x7bc <pciSetup+0x3a>
 7b4:	44 0f       	add	r20, r20
 7b6:	55 1f       	adc	r21, r21
 7b8:	66 1f       	adc	r22, r22
 7ba:	77 1f       	adc	r23, r23
 7bc:	2a 95       	dec	r18
 7be:	d2 f7       	brpl	.-12     	; 0x7b4 <pciSetup+0x32>
 7c0:	49 2b       	or	r20, r25
 7c2:	40 83       	st	Z, r20
    PCIFR  |= bit (digitalPinToPCICRbit(pin)); // clear any outstanding interrupt
 7c4:	2b b3       	in	r18, 0x1b	; 27
 7c6:	88 30       	cpi	r24, 0x08	; 8
 7c8:	30 f0       	brcs	.+12     	; 0x7d6 <pciSetup+0x54>
 7ca:	80 31       	cpi	r24, 0x10	; 16
 7cc:	30 f0       	brcs	.+12     	; 0x7da <pciSetup+0x58>
 7ce:	88 31       	cpi	r24, 0x18	; 24
 7d0:	30 f0       	brcs	.+12     	; 0x7de <pciSetup+0x5c>
 7d2:	91 e0       	ldi	r25, 0x01	; 1
 7d4:	05 c0       	rjmp	.+10     	; 0x7e0 <pciSetup+0x5e>
 7d6:	92 e0       	ldi	r25, 0x02	; 2
 7d8:	03 c0       	rjmp	.+6      	; 0x7e0 <pciSetup+0x5e>
 7da:	98 e0       	ldi	r25, 0x08	; 8
 7dc:	01 c0       	rjmp	.+2      	; 0x7e0 <pciSetup+0x5e>
 7de:	94 e0       	ldi	r25, 0x04	; 4
 7e0:	92 2b       	or	r25, r18
 7e2:	9b bb       	out	0x1b, r25	; 27
    PCICR  |= bit (digitalPinToPCICRbit(pin)); // enable interrupt for the group
 7e4:	90 91 68 00 	lds	r25, 0x0068
 7e8:	88 30       	cpi	r24, 0x08	; 8
 7ea:	30 f0       	brcs	.+12     	; 0x7f8 <pciSetup+0x76>
 7ec:	80 31       	cpi	r24, 0x10	; 16
 7ee:	30 f0       	brcs	.+12     	; 0x7fc <pciSetup+0x7a>
 7f0:	88 31       	cpi	r24, 0x18	; 24
 7f2:	30 f0       	brcs	.+12     	; 0x800 <pciSetup+0x7e>
 7f4:	81 e0       	ldi	r24, 0x01	; 1
 7f6:	05 c0       	rjmp	.+10     	; 0x802 <pciSetup+0x80>
 7f8:	82 e0       	ldi	r24, 0x02	; 2
 7fa:	03 c0       	rjmp	.+6      	; 0x802 <pciSetup+0x80>
 7fc:	88 e0       	ldi	r24, 0x08	; 8
 7fe:	01 c0       	rjmp	.+2      	; 0x802 <pciSetup+0x80>
 800:	84 e0       	ldi	r24, 0x04	; 4
 802:	89 2b       	or	r24, r25
 804:	80 93 68 00 	sts	0x0068, r24
 808:	08 95       	ret

0000080a <__vector_5>:
}
ISR (PCINT2_vect) // handle pin change interrupt for D0 to D7 here
{
 80a:	1f 92       	push	r1
 80c:	0f 92       	push	r0
 80e:	0f b6       	in	r0, 0x3f	; 63
 810:	0f 92       	push	r0
 812:	11 24       	eor	r1, r1
 814:	8f 93       	push	r24
    available = true;
 816:	81 e0       	ldi	r24, 0x01	; 1
 818:	80 93 08 01 	sts	0x0108, r24
}
 81c:	8f 91       	pop	r24
 81e:	0f 90       	pop	r0
 820:	0f be       	out	0x3f, r0	; 63
 822:	0f 90       	pop	r0
 824:	1f 90       	pop	r1
 826:	18 95       	reti

00000828 <main>:
ISR (PCINT2_vect);
int main(void) {
    byte version;
    byte size = 0x00;
    byte marcstate;
    Init();
 828:	c6 dd       	rcall	.-1140   	; 0x3b6 <Init>
    version = SpiReadStatus(CC1101_VERSION);
 82a:	81 e3       	ldi	r24, 0x31	; 49
 82c:	54 dd       	rcall	.-1368   	; 0x2d6 <SpiReadStatus>
 82e:	d8 2f       	mov	r29, r24
    SetReceive();
 830:	f5 dd       	rcall	.-1046   	; 0x41c <SetReceive>
        if (!TWIM_Init (100000))
 832:	60 ea       	ldi	r22, 0xA0	; 160
 834:	76 e8       	ldi	r23, 0x86	; 134
 836:	81 e0       	ldi	r24, 0x01	; 1
 838:	90 e0       	ldi	r25, 0x00	; 0
 83a:	43 dc       	rcall	.-1914   	; 0xc2 <TWIM_Init>
 83c:	81 11       	cpse	r24, r1
 83e:	2a c0       	rjmp	.+84     	; 0x894 <main+0x6c>
        {
    
            while (1);
 840:	ff cf       	rjmp	.-2      	; 0x840 <main+0x18>
        }
        else
        {
        //sent = SendData(TX_buffer,size);
            //byte res;
            TWIM_Write(version);
 842:	8d 2f       	mov	r24, r29
 844:	83 dc       	rcall	.-1786   	; 0x14c <TWIM_Write>
            marcstate = SpiReadStatus(CC1101_MARCSTATE);
 846:	85 e3       	ldi	r24, 0x35	; 53
 848:	46 dd       	rcall	.-1396   	; 0x2d6 <SpiReadStatus>
            if(SpiReadStatus(CC1101_MARCSTATE) != 1){
 84a:	85 e3       	ldi	r24, 0x35	; 53
 84c:	44 dd       	rcall	.-1400   	; 0x2d6 <SpiReadStatus>
 84e:	81 30       	cpi	r24, 0x01	; 1
 850:	59 f0       	breq	.+22     	; 0x868 <main+0x40>
                marcstate = SpiReadStatus(CC1101_MARCSTATE);
 852:	85 e3       	ldi	r24, 0x35	; 53
 854:	40 dd       	rcall	.-1408   	; 0x2d6 <SpiReadStatus>
 856:	2f ef       	ldi	r18, 0xFF	; 255
 858:	89 e6       	ldi	r24, 0x69	; 105
 85a:	98 e1       	ldi	r25, 0x18	; 24
 85c:	21 50       	subi	r18, 0x01	; 1
 85e:	80 40       	sbci	r24, 0x00	; 0
 860:	90 40       	sbci	r25, 0x00	; 0
 862:	e1 f7       	brne	.-8      	; 0x85c <main+0x34>
 864:	00 c0       	rjmp	.+0      	; 0x866 <main+0x3e>
 866:	00 00       	nop
                _delay_ms(1000);
            }
            size=ReceiveData(RX_buffer);
 868:	89 e0       	ldi	r24, 0x09	; 9
 86a:	91 e0       	ldi	r25, 0x01	; 1
 86c:	d9 dd       	rcall	.-1102   	; 0x420 <ReceiveData>
 86e:	c8 2f       	mov	r28, r24
            
            if (size>0) {
 870:	88 23       	and	r24, r24
 872:	19 f0       	breq	.+6      	; 0x87a <main+0x52>
                TWIM_Write(RX_buffer[8]);
 874:	80 91 11 01 	lds	r24, 0x0111
 878:	69 dc       	rcall	.-1838   	; 0x14c <TWIM_Write>
            }
            TWIM_Write(size);
 87a:	8c 2f       	mov	r24, r28
 87c:	67 dc       	rcall	.-1842   	; 0x14c <TWIM_Write>
            TWIM_Stop ();
 87e:	5e dc       	rcall	.-1860   	; 0x13c <TWIM_Stop>
 880:	2f ef       	ldi	r18, 0xFF	; 255
 882:	87 ea       	ldi	r24, 0xA7	; 167
 884:	91 e6       	ldi	r25, 0x61	; 97
 886:	21 50       	subi	r18, 0x01	; 1
 888:	80 40       	sbci	r24, 0x00	; 0
 88a:	90 40       	sbci	r25, 0x00	; 0
 88c:	e1 f7       	brne	.-8      	; 0x886 <main+0x5e>
 88e:	00 c0       	rjmp	.+0      	; 0x890 <main+0x68>
 890:	00 00       	nop
        }
        
        _delay_ms(4000);
        SetReceive();
 892:	c4 dd       	rcall	.-1144   	; 0x41c <SetReceive>
     ** Endless loop
     */
    while (1)
    {
        
        if (!TWIM_Start (slaveaddress, TWIM_WRITE))
 894:	60 e0       	ldi	r22, 0x00	; 0
 896:	84 e0       	ldi	r24, 0x04	; 4
 898:	2d dc       	rcall	.-1958   	; 0xf4 <TWIM_Start>
 89a:	81 11       	cpse	r24, r1
 89c:	d2 cf       	rjmp	.-92     	; 0x842 <main+0x1a>
 89e:	ef cf       	rjmp	.-34     	; 0x87e <main+0x56>

000008a0 <__udivmodsi4>:
 8a0:	a1 e2       	ldi	r26, 0x21	; 33
 8a2:	1a 2e       	mov	r1, r26
 8a4:	aa 1b       	sub	r26, r26
 8a6:	bb 1b       	sub	r27, r27
 8a8:	fd 01       	movw	r30, r26
 8aa:	0d c0       	rjmp	.+26     	; 0x8c6 <__udivmodsi4_ep>

000008ac <__udivmodsi4_loop>:
 8ac:	aa 1f       	adc	r26, r26
 8ae:	bb 1f       	adc	r27, r27
 8b0:	ee 1f       	adc	r30, r30
 8b2:	ff 1f       	adc	r31, r31
 8b4:	a2 17       	cp	r26, r18
 8b6:	b3 07       	cpc	r27, r19
 8b8:	e4 07       	cpc	r30, r20
 8ba:	f5 07       	cpc	r31, r21
 8bc:	20 f0       	brcs	.+8      	; 0x8c6 <__udivmodsi4_ep>
 8be:	a2 1b       	sub	r26, r18
 8c0:	b3 0b       	sbc	r27, r19
 8c2:	e4 0b       	sbc	r30, r20
 8c4:	f5 0b       	sbc	r31, r21

000008c6 <__udivmodsi4_ep>:
 8c6:	66 1f       	adc	r22, r22
 8c8:	77 1f       	adc	r23, r23
 8ca:	88 1f       	adc	r24, r24
 8cc:	99 1f       	adc	r25, r25
 8ce:	1a 94       	dec	r1
 8d0:	69 f7       	brne	.-38     	; 0x8ac <__udivmodsi4_loop>
 8d2:	60 95       	com	r22
 8d4:	70 95       	com	r23
 8d6:	80 95       	com	r24
 8d8:	90 95       	com	r25
 8da:	9b 01       	movw	r18, r22
 8dc:	ac 01       	movw	r20, r24
 8de:	bd 01       	movw	r22, r26
 8e0:	cf 01       	movw	r24, r30
 8e2:	08 95       	ret

000008e4 <_exit>:
 8e4:	f8 94       	cli

000008e6 <__stop_program>:
 8e6:	ff cf       	rjmp	.-2      	; 0x8e6 <__stop_program>
