--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone II" LPM_SIZE=5 LPM_WIDTH=9 LPM_WIDTHS=3 data result sel
--VERSION_BEGIN 13.0 cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 27 
SUBDESIGN mux_nib
( 
	data[44..0]	:	input;
	result[8..0]	:	output;
	sel[2..0]	:	input;
) 
VARIABLE 
	muxlut_data0w[4..0]	: WIRE;
	muxlut_data1w[4..0]	: WIRE;
	muxlut_data2w[4..0]	: WIRE;
	muxlut_data3w[4..0]	: WIRE;
	muxlut_data4w[4..0]	: WIRE;
	muxlut_data5w[4..0]	: WIRE;
	muxlut_data6w[4..0]	: WIRE;
	muxlut_data7w[4..0]	: WIRE;
	muxlut_data8w[4..0]	: WIRE;
	muxlut_result0w	: WIRE;
	muxlut_result1w	: WIRE;
	muxlut_result2w	: WIRE;
	muxlut_result3w	: WIRE;
	muxlut_result4w	: WIRE;
	muxlut_result5w	: WIRE;
	muxlut_result6w	: WIRE;
	muxlut_result7w	: WIRE;
	muxlut_result8w	: WIRE;
	muxlut_select0w[2..0]	: WIRE;
	muxlut_select1w[2..0]	: WIRE;
	muxlut_select2w[2..0]	: WIRE;
	muxlut_select3w[2..0]	: WIRE;
	muxlut_select4w[2..0]	: WIRE;
	muxlut_select5w[2..0]	: WIRE;
	muxlut_select6w[2..0]	: WIRE;
	muxlut_select7w[2..0]	: WIRE;
	muxlut_select8w[2..0]	: WIRE;
	result_node[8..0]	: WIRE;
	sel_ffs_wire[2..0]	: WIRE;
	sel_node[2..0]	: WIRE;
	w307w[3..0]	: WIRE;
	w309w[1..0]	: WIRE;
	w332w[0..0]	: WIRE;
	w355w[3..0]	: WIRE;
	w357w[1..0]	: WIRE;
	w380w[0..0]	: WIRE;
	w403w[3..0]	: WIRE;
	w405w[1..0]	: WIRE;
	w428w[0..0]	: WIRE;
	w451w[3..0]	: WIRE;
	w453w[1..0]	: WIRE;
	w476w[0..0]	: WIRE;
	w499w[3..0]	: WIRE;
	w501w[1..0]	: WIRE;
	w524w[0..0]	: WIRE;
	w547w[3..0]	: WIRE;
	w549w[1..0]	: WIRE;
	w572w[0..0]	: WIRE;
	w595w[3..0]	: WIRE;
	w597w[1..0]	: WIRE;
	w620w[0..0]	: WIRE;
	w643w[3..0]	: WIRE;
	w645w[1..0]	: WIRE;
	w668w[0..0]	: WIRE;
	w691w[3..0]	: WIRE;
	w693w[1..0]	: WIRE;
	w716w[0..0]	: WIRE;
	w_mux_outputs305w[1..0]	: WIRE;
	w_mux_outputs353w[1..0]	: WIRE;
	w_mux_outputs401w[1..0]	: WIRE;
	w_mux_outputs449w[1..0]	: WIRE;
	w_mux_outputs497w[1..0]	: WIRE;
	w_mux_outputs545w[1..0]	: WIRE;
	w_mux_outputs593w[1..0]	: WIRE;
	w_mux_outputs641w[1..0]	: WIRE;
	w_mux_outputs689w[1..0]	: WIRE;

BEGIN 
	muxlut_data0w[] = ( data[36..36], data[27..27], data[18..18], data[9..9], data[0..0]);
	muxlut_data1w[] = ( data[37..37], data[28..28], data[19..19], data[10..10], data[1..1]);
	muxlut_data2w[] = ( data[38..38], data[29..29], data[20..20], data[11..11], data[2..2]);
	muxlut_data3w[] = ( data[39..39], data[30..30], data[21..21], data[12..12], data[3..3]);
	muxlut_data4w[] = ( data[40..40], data[31..31], data[22..22], data[13..13], data[4..4]);
	muxlut_data5w[] = ( data[41..41], data[32..32], data[23..23], data[14..14], data[5..5]);
	muxlut_data6w[] = ( data[42..42], data[33..33], data[24..24], data[15..15], data[6..6]);
	muxlut_data7w[] = ( data[43..43], data[34..34], data[25..25], data[16..16], data[7..7]);
	muxlut_data8w[] = ( data[44..44], data[35..35], data[26..26], data[17..17], data[8..8]);
	muxlut_result0w = ((w_mux_outputs305w[0..0] & (! w332w[0..0])) # (w_mux_outputs305w[1..1] & w332w[0..0]));
	muxlut_result1w = ((w_mux_outputs353w[0..0] & (! w380w[0..0])) # (w_mux_outputs353w[1..1] & w380w[0..0]));
	muxlut_result2w = ((w_mux_outputs401w[0..0] & (! w428w[0..0])) # (w_mux_outputs401w[1..1] & w428w[0..0]));
	muxlut_result3w = ((w_mux_outputs449w[0..0] & (! w476w[0..0])) # (w_mux_outputs449w[1..1] & w476w[0..0]));
	muxlut_result4w = ((w_mux_outputs497w[0..0] & (! w524w[0..0])) # (w_mux_outputs497w[1..1] & w524w[0..0]));
	muxlut_result5w = ((w_mux_outputs545w[0..0] & (! w572w[0..0])) # (w_mux_outputs545w[1..1] & w572w[0..0]));
	muxlut_result6w = ((w_mux_outputs593w[0..0] & (! w620w[0..0])) # (w_mux_outputs593w[1..1] & w620w[0..0]));
	muxlut_result7w = ((w_mux_outputs641w[0..0] & (! w668w[0..0])) # (w_mux_outputs641w[1..1] & w668w[0..0]));
	muxlut_result8w = ((w_mux_outputs689w[0..0] & (! w716w[0..0])) # (w_mux_outputs689w[1..1] & w716w[0..0]));
	muxlut_select0w[] = sel_node[];
	muxlut_select1w[] = sel_node[];
	muxlut_select2w[] = sel_node[];
	muxlut_select3w[] = sel_node[];
	muxlut_select4w[] = sel_node[];
	muxlut_select5w[] = sel_node[];
	muxlut_select6w[] = sel_node[];
	muxlut_select7w[] = sel_node[];
	muxlut_select8w[] = sel_node[];
	result[] = result_node[];
	result_node[] = ( muxlut_result8w, muxlut_result7w, muxlut_result6w, muxlut_result5w, muxlut_result4w, muxlut_result3w, muxlut_result2w, muxlut_result1w, muxlut_result0w);
	sel_ffs_wire[] = ( sel[2..0]);
	sel_node[] = ( sel_ffs_wire[2..2], sel[1..0]);
	w307w[3..0] = muxlut_data0w[3..0];
	w309w[1..0] = muxlut_select0w[1..0];
	w332w[0..0] = muxlut_select0w[2..2];
	w355w[3..0] = muxlut_data1w[3..0];
	w357w[1..0] = muxlut_select1w[1..0];
	w380w[0..0] = muxlut_select1w[2..2];
	w403w[3..0] = muxlut_data2w[3..0];
	w405w[1..0] = muxlut_select2w[1..0];
	w428w[0..0] = muxlut_select2w[2..2];
	w451w[3..0] = muxlut_data3w[3..0];
	w453w[1..0] = muxlut_select3w[1..0];
	w476w[0..0] = muxlut_select3w[2..2];
	w499w[3..0] = muxlut_data4w[3..0];
	w501w[1..0] = muxlut_select4w[1..0];
	w524w[0..0] = muxlut_select4w[2..2];
	w547w[3..0] = muxlut_data5w[3..0];
	w549w[1..0] = muxlut_select5w[1..0];
	w572w[0..0] = muxlut_select5w[2..2];
	w595w[3..0] = muxlut_data6w[3..0];
	w597w[1..0] = muxlut_select6w[1..0];
	w620w[0..0] = muxlut_select6w[2..2];
	w643w[3..0] = muxlut_data7w[3..0];
	w645w[1..0] = muxlut_select7w[1..0];
	w668w[0..0] = muxlut_select7w[2..2];
	w691w[3..0] = muxlut_data8w[3..0];
	w693w[1..0] = muxlut_select8w[1..0];
	w716w[0..0] = muxlut_select8w[2..2];
	w_mux_outputs305w[] = ( muxlut_data0w[4..4], ((((! w309w[1..1]) # (w309w[0..0] & w307w[3..3])) # ((! w309w[0..0]) & w307w[2..2])) & ((w309w[1..1] # (w309w[0..0] & w307w[1..1])) # ((! w309w[0..0]) & w307w[0..0]))));
	w_mux_outputs353w[] = ( muxlut_data1w[4..4], ((((! w357w[1..1]) # (w357w[0..0] & w355w[3..3])) # ((! w357w[0..0]) & w355w[2..2])) & ((w357w[1..1] # (w357w[0..0] & w355w[1..1])) # ((! w357w[0..0]) & w355w[0..0]))));
	w_mux_outputs401w[] = ( muxlut_data2w[4..4], ((((! w405w[1..1]) # (w405w[0..0] & w403w[3..3])) # ((! w405w[0..0]) & w403w[2..2])) & ((w405w[1..1] # (w405w[0..0] & w403w[1..1])) # ((! w405w[0..0]) & w403w[0..0]))));
	w_mux_outputs449w[] = ( muxlut_data3w[4..4], ((((! w453w[1..1]) # (w453w[0..0] & w451w[3..3])) # ((! w453w[0..0]) & w451w[2..2])) & ((w453w[1..1] # (w453w[0..0] & w451w[1..1])) # ((! w453w[0..0]) & w451w[0..0]))));
	w_mux_outputs497w[] = ( muxlut_data4w[4..4], ((((! w501w[1..1]) # (w501w[0..0] & w499w[3..3])) # ((! w501w[0..0]) & w499w[2..2])) & ((w501w[1..1] # (w501w[0..0] & w499w[1..1])) # ((! w501w[0..0]) & w499w[0..0]))));
	w_mux_outputs545w[] = ( muxlut_data5w[4..4], ((((! w549w[1..1]) # (w549w[0..0] & w547w[3..3])) # ((! w549w[0..0]) & w547w[2..2])) & ((w549w[1..1] # (w549w[0..0] & w547w[1..1])) # ((! w549w[0..0]) & w547w[0..0]))));
	w_mux_outputs593w[] = ( muxlut_data6w[4..4], ((((! w597w[1..1]) # (w597w[0..0] & w595w[3..3])) # ((! w597w[0..0]) & w595w[2..2])) & ((w597w[1..1] # (w597w[0..0] & w595w[1..1])) # ((! w597w[0..0]) & w595w[0..0]))));
	w_mux_outputs641w[] = ( muxlut_data7w[4..4], ((((! w645w[1..1]) # (w645w[0..0] & w643w[3..3])) # ((! w645w[0..0]) & w643w[2..2])) & ((w645w[1..1] # (w645w[0..0] & w643w[1..1])) # ((! w645w[0..0]) & w643w[0..0]))));
	w_mux_outputs689w[] = ( muxlut_data8w[4..4], ((((! w693w[1..1]) # (w693w[0..0] & w691w[3..3])) # ((! w693w[0..0]) & w691w[2..2])) & ((w693w[1..1] # (w693w[0..0] & w691w[1..1])) # ((! w693w[0..0]) & w691w[0..0]))));
END;
--VALID FILE
