
*** Running vivado
    with args -log pl_top_fc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pl_top_fc.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pl_top_fc.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/GitHub/ASIC-PYNQ/lab8/prj/ip2'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/GitHub/ASIC-PYNQ/lab8/prj/ip_package'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top pl_top_fc -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.852 ; gain = 27.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pl_top_fc' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/pl_top_fc.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_rd_interface_fc' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/axis_rd_interface_fc.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_AW bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b01 
	Parameter FETCH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'asy_fifo' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/asy_fifo.v:6]
	Parameter data_width bound to: 64 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
	Parameter data_depth bound to: 64 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'asy_fifo' (1#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/asy_fifo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_rd_interface_fc' (2#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/axis_rd_interface_fc.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_top_wrap' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/fc_top_wrap.v:3]
	Parameter AXIS_W bound to: 64 - type: integer 
	Parameter IN_WORDS bound to: 4 - type: integer 
	Parameter WORD_W bound to: 1024 - type: integer 
	Parameter BEATS_PER_WORD bound to: 16 - type: integer 
	Parameter OUT_BYTES bound to: 2 - type: integer 
	Parameter P_IDLE bound to: 2'b00 
	Parameter P_RECV bound to: 2'b01 
	Parameter P_RUN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fc_top_ip' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:4]
	Parameter INPUT_BLOCK_SIZE bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_FC1 bound to: 2'b01 
	Parameter S_FC2 bound to: 2'b10 
	Parameter S_FC3 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'weight_ram_rd3' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/weight_ram_rd3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_ram_rd3' (3#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/weight_ram_rd3_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (9) of module 'weight_ram_rd3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:67]
WARNING: [Synth 8-7071] port 'rsta' of module 'weight_ram_rd3' is unconnected for instance 'u_weight_ram' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:65]
WARNING: [Synth 8-7071] port 'wea' of module 'weight_ram_rd3' is unconnected for instance 'u_weight_ram' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:65]
WARNING: [Synth 8-7071] port 'dina' of module 'weight_ram_rd3' is unconnected for instance 'u_weight_ram' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:65]
WARNING: [Synth 8-7023] instance 'u_weight_ram' of module 'weight_ram_rd3' has 6 connections declared, but only 3 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:65]
INFO: [Synth 8-6157] synthesizing module 'bias_ram_rd3' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/bias_ram_rd3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias_ram_rd3' (4#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/bias_ram_rd3_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'bias_ram_rd3' is unconnected for instance 'u_bias_ram' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:72]
WARNING: [Synth 8-7071] port 'wea' of module 'bias_ram_rd3' is unconnected for instance 'u_bias_ram' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:72]
WARNING: [Synth 8-7071] port 'dina' of module 'bias_ram_rd3' is unconnected for instance 'u_bias_ram' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:72]
WARNING: [Synth 8-7023] instance 'u_bias_ram' of module 'bias_ram_rd3' has 6 connections declared, but only 3 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:72]
INFO: [Synth 8-6157] synthesizing module 'fc_1' [F:/GitHub/ASIC-PYNQ/lab8/rtl/fc.v:3]
	Parameter INPUT_DIM bound to: 512 - type: integer 
	Parameter OUTPUT_DIM bound to: 128 - type: integer 
	Parameter GROUP_SIZE bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [F:/GitHub/ASIC-PYNQ/lab8/rtl/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 128 - type: integer 
	Parameter S1 bound to: 64 - type: integer 
	Parameter S2 bound to: 32 - type: integer 
	Parameter S3 bound to: 16 - type: integer 
	Parameter S4 bound to: 8 - type: integer 
	Parameter S5 bound to: 4 - type: integer 
	Parameter S6 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (5#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_1' (6#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/fc.v:3]
INFO: [Synth 8-6157] synthesizing module 'weight_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/weight_ram_fc2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_ram_fc2' (7#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/weight_ram_fc2_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'weight_ram_fc2' is unconnected for instance 'u_weight_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:149]
WARNING: [Synth 8-7071] port 'wea' of module 'weight_ram_fc2' is unconnected for instance 'u_weight_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:149]
WARNING: [Synth 8-7071] port 'dina' of module 'weight_ram_fc2' is unconnected for instance 'u_weight_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:149]
WARNING: [Synth 8-7023] instance 'u_weight_ram_fc2' of module 'weight_ram_fc2' has 6 connections declared, but only 3 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:149]
INFO: [Synth 8-6157] synthesizing module 'bias_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/bias_ram_fc2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias_ram_fc2' (8#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/bias_ram_fc2_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'bias_ram_fc2' is unconnected for instance 'u_bias_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:156]
WARNING: [Synth 8-7071] port 'wea' of module 'bias_ram_fc2' is unconnected for instance 'u_bias_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:156]
WARNING: [Synth 8-7071] port 'dina' of module 'bias_ram_fc2' is unconnected for instance 'u_bias_ram_fc2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:156]
WARNING: [Synth 8-7023] instance 'u_bias_ram_fc2' of module 'bias_ram_fc2' has 6 connections declared, but only 3 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:156]
INFO: [Synth 8-6157] synthesizing module 'fc_2' [F:/GitHub/ASIC-PYNQ/lab8/rtl/fc_2.v:3]
	Parameter INPUT_DIM bound to: 128 - type: integer 
	Parameter OUTPUT_DIM bound to: 32 - type: integer 
	Parameter GROUP_SIZE bound to: 128 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter COMPUTE bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fc_2' (9#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/fc_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'weight_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/weight_ram_fc3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_ram_fc3' (10#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/weight_ram_fc3_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'weight_ram_fc3' is unconnected for instance 'u_weight_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:215]
WARNING: [Synth 8-7071] port 'wea' of module 'weight_ram_fc3' is unconnected for instance 'u_weight_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:215]
WARNING: [Synth 8-7071] port 'dina' of module 'weight_ram_fc3' is unconnected for instance 'u_weight_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:215]
WARNING: [Synth 8-7023] instance 'u_weight_ram_fc3' of module 'weight_ram_fc3' has 6 connections declared, but only 3 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:215]
INFO: [Synth 8-6157] synthesizing module 'bias_weight_fc3' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/bias_weight_fc3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias_weight_fc3' (11#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/bias_weight_fc3_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'bias_weight_fc3' is unconnected for instance 'u_bias_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:222]
WARNING: [Synth 8-7071] port 'wea' of module 'bias_weight_fc3' is unconnected for instance 'u_bias_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:222]
WARNING: [Synth 8-7071] port 'dina' of module 'bias_weight_fc3' is unconnected for instance 'u_bias_ram_fc3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:222]
WARNING: [Synth 8-7023] instance 'u_bias_ram_fc3' of module 'bias_weight_fc3' has 6 connections declared, but only 3 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:222]
INFO: [Synth 8-6157] synthesizing module 'fc_3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/fc_3.v:3]
	Parameter INPUT_DIM bound to: 32 - type: integer 
	Parameter OUTPUT_DIM bound to: 2 - type: integer 
	Parameter GROUP_SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter COMPUTE bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'adder_tree3' [F:/GitHub/ASIC-PYNQ/lab8/rtl/adder_tree3.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 32 - type: integer 
	Parameter S1 bound to: 16 - type: integer 
	Parameter S2 bound to: 8 - type: integer 
	Parameter S3 bound to: 4 - type: integer 
	Parameter S5 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree3' (12#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/adder_tree3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_3' (13#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/fc_3.v:3]
INFO: [Synth 8-226] default block is never used [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:295]
INFO: [Synth 8-6157] synthesizing module 'multiplier_array' [F:/GitHub/ASIC-PYNQ/lab8/rtl/multi_array.v:3]
	Parameter NUM_MULTIPLIERS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_8' [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/mult_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_8' (14#1) [F:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.runs/synth_1/.Xil/Vivado-43364-everlasting/realtime/mult_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_array' (15#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/multi_array.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_top_ip' (16#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/top.v:4]
WARNING: [Synth 8-7071] port 'fc_out' of module 'fc_top_ip' is unconnected for instance 'u_core' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/fc_top_wrap.v:123]
WARNING: [Synth 8-7023] instance 'u_core' of module 'fc_top_ip' has 9 connections declared, but only 8 given [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/fc_top_wrap.v:123]
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "input_buf_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'fc_top_wrap' (17#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/fc_top_wrap.v:3]
INFO: [Synth 8-6157] synthesizing module 'axis_wr_interface_fc' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/axis_wr_interface_fc.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_AW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asy_fifo__parameterized0' [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/asy_fifo.v:6]
	Parameter data_width bound to: 64 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_depth bound to: 16 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'asy_fifo__parameterized0' (17#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/asy_fifo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_wr_interface_fc' (18#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/axis_wr_interface_fc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pl_top_fc' (19#1) [F:/GitHub/ASIC-PYNQ/lab8/rtl/warp_ip/pl_top_fc.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.281 ; gain = 157.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.281 ; gain = 157.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.281 ; gain = 157.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1299.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2/bias_ram_fc2_in_context.xdc] for cell 'u_wrap/u_core/u_bias_ram_fc2'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2/bias_ram_fc2_in_context.xdc] for cell 'u_wrap/u_core/u_bias_ram_fc2'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3/bias_ram_rd3_in_context.xdc] for cell 'u_wrap/u_core/u_bias_ram'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3/bias_ram_rd3_in_context.xdc] for cell 'u_wrap/u_core/u_bias_ram'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3/bias_weight_fc3_in_context.xdc] for cell 'u_wrap/u_core/u_bias_ram_fc3'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3/bias_weight_fc3_in_context.xdc] for cell 'u_wrap/u_core/u_bias_ram_fc3'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[0].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[0].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[1].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[1].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[2].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[2].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[3].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[3].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[4].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[4].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[5].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[5].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[6].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[6].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[7].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[7].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[8].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[8].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[9].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[9].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[10].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[10].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[11].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[11].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[12].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[12].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[13].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[13].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[14].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[14].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[15].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[15].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[16].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[16].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[17].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[17].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[18].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[18].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[19].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[19].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[20].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[20].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[21].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[21].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[22].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[22].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[23].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[23].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[24].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[24].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[25].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[25].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[26].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[26].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[27].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[27].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[28].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[28].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[29].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[29].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[30].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[30].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[31].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[31].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[32].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[32].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[33].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[33].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[34].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[34].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[35].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[35].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[36].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[36].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[37].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[37].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[38].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[38].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[39].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[39].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[40].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[40].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[41].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[41].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[42].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[42].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[43].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[43].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[44].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[44].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[45].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[45].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[46].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[46].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[47].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[47].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[48].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[48].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[49].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[49].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[50].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[50].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[51].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[51].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[52].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[52].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[53].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[53].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[54].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[54].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[55].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[55].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[56].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[56].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[57].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[57].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[58].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[58].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[59].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[59].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[60].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[60].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[61].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[61].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[62].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[62].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[63].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[63].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[64].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[64].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[65].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[65].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[66].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[66].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[67].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[67].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[68].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[68].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[69].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[69].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[70].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[70].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[71].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[71].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[72].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[72].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[73].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[73].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[74].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[74].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[75].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[75].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[76].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[76].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[77].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[77].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[78].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[78].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[79].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[79].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[80].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[80].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[81].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[81].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[82].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[82].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[83].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[83].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[84].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[84].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[85].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[85].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[86].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[86].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[87].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[87].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[88].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[88].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[89].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[89].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[90].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[90].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[91].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[91].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[92].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[92].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[93].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[93].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[94].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[94].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[95].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[95].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[96].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[96].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[97].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[97].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[98].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[98].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[99].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[99].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[100].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[100].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[101].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[101].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[102].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[102].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[103].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[103].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[104].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[104].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[105].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[105].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[106].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[106].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[107].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[107].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[108].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[108].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[109].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[109].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[110].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[110].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[111].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[111].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[112].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[112].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[113].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[113].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[114].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[114].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[115].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[115].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[116].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[116].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[117].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[117].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[118].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[118].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[119].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[119].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[120].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[120].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[121].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[121].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[122].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[122].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[123].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[123].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[124].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[124].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[125].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[125].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[126].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[126].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[127].mul_inst'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8/mult_8_in_context.xdc] for cell 'u_wrap/u_core/u_mult_array_shared/mult_array[127].mul_inst'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2/weight_ram_fc2_in_context.xdc] for cell 'u_wrap/u_core/u_weight_ram_fc2'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2/weight_ram_fc2_in_context.xdc] for cell 'u_wrap/u_core/u_weight_ram_fc2'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3/weight_ram_fc3_in_context.xdc] for cell 'u_wrap/u_core/u_weight_ram_fc3'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3/weight_ram_fc3_in_context.xdc] for cell 'u_wrap/u_core/u_weight_ram_fc3'
Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3/weight_ram_rd3_in_context.xdc] for cell 'u_wrap/u_core/u_weight_ram'
Finished Parsing XDC File [f:/GitHub/ASIC-PYNQ/lab8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3/weight_ram_rd3_in_context.xdc] for cell 'u_wrap/u_core/u_weight_ram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1470.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1470.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1470.082 ; gain = 327.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1470.082 ; gain = 327.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_bias_ram_fc2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_bias_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_bias_ram_fc3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[0].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[100].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[101].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[102].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[103].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[104].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[105].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[106].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[107].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[108].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[109].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[10].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[110].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[111].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[112].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[113].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[114].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[115].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[116].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[117].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[118].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[119].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[11].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[120].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[121].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[122].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[123].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[124].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[125].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[126].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[127].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[12].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[13].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[14].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[15].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[16].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[17].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[18].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[19].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[1].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[20].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[21].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[22].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[23].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[24].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[25].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[26].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[27].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[28].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[29].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[2].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[30].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[31].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[32].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[33].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[34].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[35].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[36].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[37].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[38].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[39].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[3].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[40].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[41].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[42].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[43].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[44].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[45].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[46].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[47].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[48].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[49].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[4].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[50].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[51].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[52].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[53].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[54].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[55].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[56].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[57].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[58].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[59].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[5].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[60].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[61].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[62].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[63].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[64].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[65].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[66].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[67].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[68].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[69].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[6].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[70].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[71].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[72].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[73].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[74].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[75].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[76].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[77].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[78].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[79].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[7].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[80].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[81].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[82].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[83].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[84].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[85].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[86].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[87].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[88].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[89].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[8].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[90].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[91].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[92].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[93].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[94].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[95].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[96].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[97].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[98].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[99].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_mult_array_shared/\mult_array[9].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_weight_ram_fc2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_weight_ram_fc3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_wrap/u_core/u_weight_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.082 ; gain = 327.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'axis_rd_interface_fc'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_3'
INFO: [Synth 8-802] inferred FSM for state register 'fc_state_reg' in module 'fc_top_ip'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'fc_top_wrap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
                   FETCH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'c_state_reg' in module 'axis_rd_interface_fc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    LOAD |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fc_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    LOAD |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fc_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_FC1 |                               01 |                               01
                   S_FC2 |                               10 |                               10
                   S_FC3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fc_state_reg' using encoding 'sequential' in module 'fc_top_ip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                              001 |                               00
                  P_RECV |                              010 |                               01
                   P_RUN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'one-hot' in module 'fc_top_wrap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1470.082 ; gain = 327.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   18 Bit       Adders := 76    
	   8 Input   18 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 5     
	               64 Bit    Registers := 84    
	               18 Bit    Registers := 215   
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 34    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 189   
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input 1024 Bit        Muxes := 3     
	   2 Input 1024 Bit        Muxes := 5     
	   3 Input 1024 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 423   
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
