SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[50:0] SST Core: #main() My rank is (50.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[51:0] SST Core: #main() My rank is (51.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[54:0] SST Core: #main() My rank is (54.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[60:0] SST Core: #main() My rank is (60.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[48:0] SST Core: #main() My rank is (48.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[56:0] SST Core: #main() My rank is (56.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[57:0] SST Core: #main() My rank is (57.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[53:0] SST Core: #main() My rank is (53.0), on 64/1 nodes/threads
[59:0] SST Core: #main() My rank is (59.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[52:0] SST Core: #main() My rank is (52.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[55:0] SST Core: #main() My rank is (55.0), on 64/1 nodes/threads
[61:0] SST Core: #main() My rank is (61.0), on 64/1 nodes/threads
[63:0] SST Core: #main() My rank is (63.0), on 64/1 nodes/threads
[62:0] SST Core: #main() My rank is (62.0), on 64/1 nodes/threads
[49:0] SST Core: #main() My rank is (49.0), on 64/1 nodes/threads
[58:0] SST Core: #main() My rank is (58.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[33:0] SST Core: #main() My rank is (33.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[35:0] SST Core: #main() My rank is (35.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[36:0] SST Core: #main() My rank is (36.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[38:0] SST Core: #main() My rank is (38.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[39:0] SST Core: #main() My rank is (39.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[41:0] SST Core: #main() My rank is (41.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[42:0] SST Core: #main() My rank is (42.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[43:0] SST Core: #main() My rank is (43.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[45:0] SST Core: #main() My rank is (45.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[47:0] SST Core: #main() My rank is (47.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[44:0] SST Core: #main() My rank is (44.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[32:0] SST Core: #main() My rank is (32.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[34:0] SST Core: #main() My rank is (34.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[37:0] SST Core: #main() My rank is (37.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 64/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 64/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 64/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 64/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 64/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[40:0] SST Core: #main() My rank is (40.0), on 64/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[46:0] SST Core: #main() My rank is (46.0), on 64/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 64/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 64/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 64/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 64/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 64/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 64/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 64/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 64/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 64/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 64/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 64/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 64/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 64/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 64/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 64/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 64/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  819200 
2) Links:  2611200 
3) Containers:  51200 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 301.636509 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                     3481601
LinearPartition - Approx. Components per Rank:           54400
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 7.63092 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 20030588 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[46:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[44:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[32:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[58:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[34:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[60:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[36:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[61:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[37:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[50:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[59:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[39:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[53:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[53:0] SST Core: Signal handler registration is completed
[41:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[51:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[47:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[63:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[43:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[48:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[48:0] SST Core: Signal handler registration is completed
[40:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[56:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[56:0] SST Core: Signal handler registration is completed
[45:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[62:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[62:0] SST Core: Signal handler registration is completed
[41:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handler registration is completed
[57:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[57:0] SST Core: Signal handler registration is completed
[33:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[54:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[35:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[52:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[52:0] SST Core: Signal handler registration is completed
[38:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[49:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[49:0] SST Core: Signal handler registration is completed
[42:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[55:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[55:0] SST Core: Signal handler registration is completed
[43:0] SST Core: Signal handler registration is completed
[54:0] SST Core: Signal handler registration is completed
[40:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handler registration is completed
[58:0] SST Core: Signal handler registration is completed
[44:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handler registration is completed
[60:0] SST Core: Signal handler registration is completed
[36:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handler registration is completed
[61:0] SST Core: Signal handler registration is completed
[45:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handler registration is completed
[50:0] SST Core: Signal handler registration is completed
[38:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handler registration is completed
[35:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handler registration is completed
[37:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handler registration is completed
[59:0] SST Core: Signal handler registration is completed
[46:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handler registration is completed
[51:0] SST Core: Signal handler registration is completed
[33:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handler registration is completed
[63:0] SST Core: Signal handler registration is completed
[32:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handler registration is completed
[34:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handler registration is completed
[39:0] SST Core: Signal handler registration is completed
[47:0] SST Core: Signal handler registration is completed
[42:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[63:0] SST Core: # Starting main event loop
[44:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[54:0] SST Core: # Starting main event loop
[35:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[58:0] SST Core: # Starting main event loop
[34:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[60:0] SST Core: # Starting main event loop
[45:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[61:0] SST Core: # Starting main event loop
[36:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[50:0] SST Core: # Starting main event loop
[39:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[53:0] SST Core: # Starting main event loop
[47:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[59:0] SST Core: # Starting main event loop
[43:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[27:0] SST Core: # Starting main event loop
[51:0] SST Core: # Starting main event loop
[42:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[48:0] SST Core: # Starting main event loop
[37:0] SST Core: # Starting main event loop
[56:0] SST Core: # Starting main event loop
[40:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[62:0] SST Core: # Starting main event loop
[41:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[57:0] SST Core: # Starting main event loop
[46:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[55:0] SST Core: # Starting main event loop
[33:0] SST Core: # Starting main event loop
[52:0] SST Core: # Starting main event loop
[32:0] SST Core: # Starting main event loop
[49:0] SST Core: # Starting main event loop
[38:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[63:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[61:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[13:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[3:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[7:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[29:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[11:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[21:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[17:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[19:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[33:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[27:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[35:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[47:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[41:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[5:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[9:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[15:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[39:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[37:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[43:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[55:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[53:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[59:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[51:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[23:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[57:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[25:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[31:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[49:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[45:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[62:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[10:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[2:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[6:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[14:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[42:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[50:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[38:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[34:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[46:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[30:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[22:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[18:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[58:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[54:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[26:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[60:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[4:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[12:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[52:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[36:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[44:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[20:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[28:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[56:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[8:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[40:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[24:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[48:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[16:0] SST Core: # Start time: 2017/10/22 at: 14:54:40
[32:0] SST Core: # Start time: 2017/10/22 at: 14:54:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      401.762406 seconds
Simulation time:                 48967.567012 seconds
Total time:                      49362.459201 seconds
Simulated time:                  62.376 ms

Simulation Resource Information:
Max Resident Set Size:           28.4416 GB
Approx. Global Max RSS Size:     175.544 GB
Max Local Page Faults:           49 faults
Global Page Faults:              924 faults
Max Output Blocks:               29848 blocks
Max Input Blocks:                155688 blocks
Max mempool usage:               15.4624 MB
Global mempool usage:            857.667 MB
Global active activities:        128 activities
Current global TimeVortex depth: 128 entries
Max TimeVortex depth:            22304 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 62.376 ms
