--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ordbur.twr ordbur.ncd ordbur.pcf

Design file:              ordbur.ncd
Physical constraint file: ordbur.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 41209 paths analyzed, 11783 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.849ns.
--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_3 (FF)
  Destination:          r3/SR[4].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_3 to r3/SR[4].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<3>
                                                       FSM/SR[0].shiftCtl_i/state_3
    SLICE_X45Y28.D6      net (fanout=5)        0.424   FSM/SR[0].shiftCtl_i/state<3>
    SLICE_X45Y28.D       Tilo                  0.086   r3_wen
                                                       r3_wen1
    SLICE_X58Y32.CE      net (fanout=28)       1.661   r3_wen
    SLICE_X58Y32.CLK     Tceck                 0.268   r3/SR[4].shift_i/state<4>
                                                       r3/SR[4].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.729ns logic, 2.085ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_15 (FF)
  Destination:          fadd1_in1_r/register_21 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.808ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_15 to fadd1_in1_r/register_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<15>
                                                       FSM/SR[0].shiftCtl_i/state_15
    SLICE_X20Y41.B4      net (fanout=71)       1.010   FSM/SR[0].shiftCtl_i/state<15>
    SLICE_X20Y41.B       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<36>
                                                       mux23/Z<0>61
    SLICE_X30Y37.D3      net (fanout=24)       1.308   N63
    SLICE_X30Y37.CLK     Tas                   0.029   fadd1_in1_r/register<21>
                                                       mux23/Z<21>
                                                       fadd1_in1_r/register_21
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (0.490ns logic, 2.318ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_5 (FF)
  Destination:          fmul1_in1_r/register_5 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.806ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_5 to fmul1_in1_r/register_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_5
    SLICE_X40Y34.B4      net (fanout=36)       0.816   FSM/SR[0].shiftCtl_i/state<5>
    SLICE_X40Y34.B       Tilo                  0.086   r14/SR[27].shift_i/state<3>
                                                       mux11/Z<0>111
    SLICE_X55Y32.C3      net (fanout=32)       1.499   N79
    SLICE_X55Y32.CLK     Tas                   0.030   fmul1_in1_r/register<5>
                                                       mux11/Z<5>
                                                       fmul1_in1_r/register_5
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.491ns logic, 2.315ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5_ctl/wen (FF)
  Destination:          r5/SR[15].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5_ctl/wen to r5/SR[15].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.375   r5_ctl/wen
                                                       r5_ctl/wen
    SLICE_X41Y31.A6      net (fanout=1)        0.519   r5_ctl/wen
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X54Y27.CE      net (fanout=28)       1.545   r5_wen
    SLICE_X54Y27.CLK     Tceck                 0.268   r5/SR[15].shift_i/state<4>
                                                       r5/SR[15].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.729ns logic, 2.064ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5_ctl/wen (FF)
  Destination:          r5/SR[14].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5_ctl/wen to r5/SR[14].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.375   r5_ctl/wen
                                                       r5_ctl/wen
    SLICE_X41Y31.A6      net (fanout=1)        0.519   r5_ctl/wen
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X54Y27.CE      net (fanout=28)       1.545   r5_wen
    SLICE_X54Y27.CLK     Tceck                 0.268   r5/SR[15].shift_i/state<4>
                                                       r5/SR[14].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.729ns logic, 2.064ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5_ctl/wen (FF)
  Destination:          r5/SR[9].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5_ctl/wen to r5/SR[9].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.375   r5_ctl/wen
                                                       r5_ctl/wen
    SLICE_X41Y31.A6      net (fanout=1)        0.519   r5_ctl/wen
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X56Y28.CE      net (fanout=28)       1.541   r5_wen
    SLICE_X56Y28.CLK     Tceck                 0.268   r5/SR[9].shift_i/state<4>
                                                       r5/SR[9].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (0.729ns logic, 2.060ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_3 (FF)
  Destination:          r3/SR[4].shift_i/state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_3 to r3/SR[4].shift_i/state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<3>
                                                       FSM/SR[0].shiftCtl_i/state_3
    SLICE_X45Y28.D6      net (fanout=5)        0.424   FSM/SR[0].shiftCtl_i/state<3>
    SLICE_X45Y28.D       Tilo                  0.086   r3_wen
                                                       r3_wen1
    SLICE_X58Y32.CE      net (fanout=28)       1.661   r3_wen
    SLICE_X58Y32.CLK     Tceck                 0.195   r3/SR[4].shift_i/state<4>
                                                       r3/SR[4].shift_i/state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.656ns logic, 2.085ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5_ctl/wen (FF)
  Destination:          r5/SR[14].shift_i/state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5_ctl/wen to r5/SR[14].shift_i/state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.375   r5_ctl/wen
                                                       r5_ctl/wen
    SLICE_X41Y31.A6      net (fanout=1)        0.519   r5_ctl/wen
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X54Y27.CE      net (fanout=28)       1.545   r5_wen
    SLICE_X54Y27.CLK     Tceck                 0.195   r5/SR[15].shift_i/state<4>
                                                       r5/SR[14].shift_i/state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.656ns logic, 2.064ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5_ctl/wen (FF)
  Destination:          r5/SR[15].shift_i/state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5_ctl/wen to r5/SR[15].shift_i/state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.375   r5_ctl/wen
                                                       r5_ctl/wen
    SLICE_X41Y31.A6      net (fanout=1)        0.519   r5_ctl/wen
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X54Y27.CE      net (fanout=28)       1.545   r5_wen
    SLICE_X54Y27.CLK     Tceck                 0.195   r5/SR[15].shift_i/state<4>
                                                       r5/SR[15].shift_i/state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.656ns logic, 2.064ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_15 (FF)
  Destination:          fadd1_in1_r/register_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_15 to fadd1_in1_r/register_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<15>
                                                       FSM/SR[0].shiftCtl_i/state_15
    SLICE_X20Y41.B4      net (fanout=71)       1.010   FSM/SR[0].shiftCtl_i/state<15>
    SLICE_X20Y41.B       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<36>
                                                       mux23/Z<0>61
    SLICE_X30Y38.D4      net (fanout=24)       1.219   N63
    SLICE_X30Y38.CLK     Tas                   0.029   fadd1_in1_r/register<1>
                                                       mux23/Z<1>
                                                       fadd1_in1_r/register_1
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.490ns logic, 2.229ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r3_ctl/wen (FF)
  Destination:          r3/SR[4].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r3_ctl/wen to r3/SR[4].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y28.AQ      Tcko                  0.375   r3_ctl/wen
                                                       r3_ctl/wen
    SLICE_X45Y28.D5      net (fanout=1)        0.327   r3_ctl/wen
    SLICE_X45Y28.D       Tilo                  0.086   r3_wen
                                                       r3_wen1
    SLICE_X58Y32.CE      net (fanout=28)       1.661   r3_wen
    SLICE_X58Y32.CLK     Tceck                 0.268   r3/SR[4].shift_i/state<4>
                                                       r3/SR[4].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.729ns logic, 1.988ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5_ctl/wen (FF)
  Destination:          r5/SR[9].shift_i/state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5_ctl/wen to r5/SR[9].shift_i/state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.375   r5_ctl/wen
                                                       r5_ctl/wen
    SLICE_X41Y31.A6      net (fanout=1)        0.519   r5_ctl/wen
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X56Y28.CE      net (fanout=28)       1.541   r5_wen
    SLICE_X56Y28.CLK     Tceck                 0.195   r5/SR[9].shift_i/state<4>
                                                       r5/SR[9].shift_i/state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.656ns logic, 2.060ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_7 (FF)
  Destination:          fmul1_in0_r/register_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.715ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_7 to fmul1_in0_r/register_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_7
    SLICE_X54Y31.D4      net (fanout=38)       1.808   FSM/SR[0].shiftCtl_i/state<7>
    SLICE_X54Y31.D       Tilo                  0.086   r15/register<3>
                                                       mux10/Z<4>32_SW0
    SLICE_X55Y31.A4      net (fanout=1)        0.418   N811
    SLICE_X55Y31.CLK     Tas                   0.028   fmul1_in0_r/register<7>
                                                       mux10/Z<4>32
                                                       fmul1_in0_r/register_4
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (0.489ns logic, 2.226ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_3 (FF)
  Destination:          r3/SR[6].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_3 to r3/SR[6].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<3>
                                                       FSM/SR[0].shiftCtl_i/state_3
    SLICE_X45Y28.D6      net (fanout=5)        0.424   FSM/SR[0].shiftCtl_i/state<3>
    SLICE_X45Y28.D       Tilo                  0.086   r3_wen
                                                       r3_wen1
    SLICE_X58Y31.CE      net (fanout=28)       1.552   r3_wen
    SLICE_X58Y31.CLK     Tceck                 0.268   r3/SR[6].shift_i/state<4>
                                                       r3/SR[6].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.729ns logic, 1.976ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_50 (FF)
  Destination:          fmul1_in1_r/register_5 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.702ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_50 to fmul1_in1_r/register_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y32.CQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<51>
                                                       FSM/SR[0].shiftCtl_i/state_50
    SLICE_X40Y34.B3      net (fanout=37)       0.712   FSM/SR[0].shiftCtl_i/state<50>
    SLICE_X40Y34.B       Tilo                  0.086   r14/SR[27].shift_i/state<3>
                                                       mux11/Z<0>111
    SLICE_X55Y32.C3      net (fanout=32)       1.499   N79
    SLICE_X55Y32.CLK     Tas                   0.030   fmul1_in1_r/register<5>
                                                       mux11/Z<5>
                                                       fmul1_in1_r/register_5
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.491ns logic, 2.211ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_28 (FF)
  Destination:          fadd1_in0_r/register_12 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_28 to fadd1_in0_r/register_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<28>
                                                       FSM/SR[0].shiftCtl_i/state_28
    SLICE_X41Y38.A6      net (fanout=44)       1.210   FSM/SR[0].shiftCtl_i/state<28>
    SLICE_X41Y38.A       Tilo                  0.086   r7/register<7>
                                                       mux22/Z<12>_SW2_SW0_SW0
    SLICE_X27Y39.B6      net (fanout=1)        0.983   N921
    SLICE_X27Y39.CLK     Tas                   0.029   fadd1_in0_r/register<14>
                                                       mux22/Z<12>
                                                       fadd1_in0_r/register_12
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.490ns logic, 2.193ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_80 (FF)
  Destination:          fadd1_in1_r/register_21 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.680ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_80 to fadd1_in1_r/register_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<80>
                                                       FSM/SR[0].shiftCtl_i/state_80
    SLICE_X20Y41.B6      net (fanout=69)       0.882   FSM/SR[0].shiftCtl_i/state<80>
    SLICE_X20Y41.B       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<36>
                                                       mux23/Z<0>61
    SLICE_X30Y37.D3      net (fanout=24)       1.308   N63
    SLICE_X30Y37.CLK     Tas                   0.029   fadd1_in1_r/register<21>
                                                       mux23/Z<21>
                                                       fadd1_in1_r/register_21
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.490ns logic, 2.190ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_5 (FF)
  Destination:          fmul1_in1_r/register_6 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_5 to fmul1_in1_r/register_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_5
    SLICE_X40Y34.B4      net (fanout=36)       0.816   FSM/SR[0].shiftCtl_i/state<5>
    SLICE_X40Y34.B       Tilo                  0.086   r14/SR[27].shift_i/state<3>
                                                       mux11/Z<0>111
    SLICE_X53Y32.A3      net (fanout=32)       1.374   N79
    SLICE_X53Y32.CLK     Tas                   0.028   fmul1_in1_r/register<7>
                                                       mux11/Z<6>
                                                       fmul1_in1_r/register_6
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.489ns logic, 2.190ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_7 (FF)
  Destination:          r5/SR[15].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_7 to r5/SR[15].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_7
    SLICE_X41Y31.A5      net (fanout=38)       0.400   FSM/SR[0].shiftCtl_i/state<7>
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X54Y27.CE      net (fanout=28)       1.545   r5_wen
    SLICE_X54Y27.CLK     Tceck                 0.268   r5/SR[15].shift_i/state<4>
                                                       r5/SR[15].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.729ns logic, 1.945ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_7 (FF)
  Destination:          r5/SR[14].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_7 to r5/SR[14].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_7
    SLICE_X41Y31.A5      net (fanout=38)       0.400   FSM/SR[0].shiftCtl_i/state<7>
    SLICE_X41Y31.A       Tilo                  0.086   r3/SR[20].shift_i/state<0>
                                                       r5_wen1
    SLICE_X54Y27.CE      net (fanout=28)       1.545   r5_wen
    SLICE_X54Y27.CLK     Tceck                 0.268   r5/SR[15].shift_i/state<4>
                                                       r5/SR[14].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.729ns logic, 1.945ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y15.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X1Y14.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r6/SR[15].shift_i/state<4>/CLK
  Logical resource: r6/SR[15].shift_i/Mshreg_state_4/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r6/SR[15].shift_i/state<4>/CLK
  Logical resource: r6/SR[15].shift_i/Mshreg_state_4/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e3/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e3/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[12].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[12].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[9].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[9].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[26].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[26].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[27].shift_i/state<1>/CLK
  Logical resource: r10/SR[27].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_31 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_31 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.396   fdiv1_out_r<31>
                                                       fdiv1_out_r_31
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_30 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_30 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.396   fdiv1_out_r<31>
                                                       fdiv1_out_r_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_29 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_29 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.396   fdiv1_out_r<31>
                                                       fdiv1_out_r_29
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_28 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_28 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.396   fdiv1_out_r<31>
                                                       fdiv1_out_r_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_3 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_3 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.DQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_2 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_2 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.CQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_1 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_1 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.BQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_0 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_0 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.AQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_23 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_23 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.396   fdiv1_out_r<23>
                                                       fdiv1_out_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_22 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_22 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.396   fdiv1_out_r<23>
                                                       fdiv1_out_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_21 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_21 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.396   fdiv1_out_r<23>
                                                       fdiv1_out_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_20 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_20 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.396   fdiv1_out_r<23>
                                                       fdiv1_out_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_8 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_8 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_17 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_17 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.BQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_27 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_27 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.DQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_25 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_25 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_out0_rdy_r (FF)
  Destination:          ordbur_out0_rdy_r
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_out0_rdy_r to ordbur_out0_rdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.AQ      Tcko                  0.375   ordbur_out0_rdy_r
                                                       ordbur_out0_rdy_r
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_19 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_19 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.DQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_5 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_5 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.BQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_4 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_4 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.AQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_11 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_11 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.DQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_10 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_10 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.CQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_9 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_9 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.BQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_6 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_6 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_18 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_18 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.CQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_15 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_15 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.DQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_16 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_16 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_14 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_14 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.CQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_26 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_26 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.CQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_13 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_13 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.BQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_24 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_24 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_12 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_12 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.AQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_7 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_7 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.DQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41242 paths, 0 nets, and 8752 connections

Design statistics:
   Minimum period:   2.849ns{1}   (Maximum frequency: 351.000MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep  7 17:29:42 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 785 MB



