// Seed: 473472064
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7
    , id_24,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output wire id_11,
    output tri0 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15
    , id_25,
    input wire id_16,
    input uwire id_17,
    input tri1 id_18,
    output wor id_19,
    input supply0 id_20,
    output wand id_21,
    output tri0 id_22
);
  always @(posedge id_20) id_10 = 1;
  wire id_26;
  assign id_22 = id_7;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input tri id_2,
    output logic id_3,
    input uwire id_4,
    output supply0 id_5
);
  always @(posedge 1 != 1'b0)
    if (1'b0) id_3 <= #1 1;
    else #1;
  module_0(
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_5,
      id_4,
      id_2,
      id_0,
      id_5,
      id_1,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5
  );
  wire id_7;
endmodule
