reg [9:0] i1;
wire [9:0] o1;

divider_10_11 divider_10_11(.i1(i1), .o1(o1));
