{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598828664695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598828664705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 04:34:24 2020 " "Processing started: Mon Aug 31 04:34:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598828664705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828664705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PARTIII -c PARTIII " "Command: quartus_map --read_settings_files=on --write_settings_files=off PARTIII -c PARTIII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828664705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598828665000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598828665000 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1598828678135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598828678135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828678135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PART3 " "Found entity 1: PART3" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598828678135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828678135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m mux.v(5) " "Verilog HDL Implicit Net warning at mux.v(5): created implicit net for \"m\"" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598828678135 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "U PART3.v(8) " "Verilog HDL Function Call or Function Declaration error at PART3.v(8): identifier \"U\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 8 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678135 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "V PART3.v(8) " "Verilog HDL Function Call or Function Declaration error at PART3.v(8): identifier \"V\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 8 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "S PART3.v(8) " "Verilog HDL Function Call or Function Declaration error at PART3.v(8): identifier \"S\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 8 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "Y PART3.v(8) " "Verilog HDL Function Call or Function Declaration error at PART3.v(8): identifier \"Y\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 8 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "Y PART3.v(9) " "Verilog HDL Function Call or Function Declaration error at PART3.v(9): identifier \"Y\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 9 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "W PART3.v(9) " "Verilog HDL Function Call or Function Declaration error at PART3.v(9): identifier \"W\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 9 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "S PART3.v(9) " "Verilog HDL Function Call or Function Declaration error at PART3.v(9): identifier \"S\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 9 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "M PART3.v(9) " "Verilog HDL Function Call or Function Declaration error at PART3.v(9): identifier \"M\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 9 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "Y PART3.v(10) " "Verilog HDL Function Call or Function Declaration error at PART3.v(10): identifier \"Y\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 10 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "W PART3.v(10) " "Verilog HDL Function Call or Function Declaration error at PART3.v(10): identifier \"W\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 10 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "S PART3.v(10) " "Verilog HDL Function Call or Function Declaration error at PART3.v(10): identifier \"S\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 10 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "M PART3.v(10) " "Verilog HDL Function Call or Function Declaration error at PART3.v(10): identifier \"M\" is not a function" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 10 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1598828678151 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598828678307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 31 04:34:38 2020 " "Processing ended: Mon Aug 31 04:34:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598828678307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598828678307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598828678307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828678307 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828678979 ""}
