// Seed: 1602204121
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_4, id_6, id_7
  );
  wire id_8;
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    input  tri   id_2
);
  wire id_4 = id_4;
  module_0(
      id_4, id_4, id_4
  );
endmodule
