Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 14:36:41 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             261 |          119 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------+------------------+------------------+----------------+
|                Clock Signal                |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/index[3]_i_1_n_0 | btnC_IBUF        |                2 |              5 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[95]_i_1_n_0  | btnC_IBUF        |               10 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[63]_i_1_n_0  | btnC_IBUF        |               14 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0  | btnC_IBUF        |               11 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[47]_i_1_n_0  | btnC_IBUF        |               11 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[111]_i_1_n_0 | btnC_IBUF        |               11 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[127]_i_1_n_0 | btnC_IBUF        |                7 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[31]_i_1_n_0  | btnC_IBUF        |               10 |             16 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/aux[15]_i_1_n_0  | btnC_IBUF        |               10 |             16 |
|  design_1_i/clock_divider_0/U0/divided_clk |                                             |                  |               10 |             16 |
|  clk_IBUF_BUFG                             |                                             |                  |               15 |             50 |
|  clk_IBUF_BUFG                             | design_1_i/bubbleSort_0/U0/res[127]_i_1_n_0 | btnC_IBUF        |               33 |            128 |
+--------------------------------------------+---------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


