// Seed: 4127860174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[1 : 1],
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2  = 32'd35,
    parameter id_28 = 32'd14,
    parameter id_30 = 32'd64
) (
    id_1,
    _id_2,
    id_3,
    id_4[id_2 :-1'b0],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15[-1 : id_30],
    id_16,
    id_17,
    id_18,
    id_19,
    id_20[-1 : id_28&-1'b0],
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    _id_30
);
  output wire _id_30;
  output wire id_29;
  inout wire _id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  inout logic [7:0] id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  module_0 modCall_1 (
      id_19,
      id_17,
      id_6,
      id_20,
      id_13,
      id_7,
      id_12,
      id_26
  );
  output logic [7:0] id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  logic id_31;
  wire  id_32;
endmodule
