-- generated by newgenasym Mon Sep 13 12:15:18 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74act175 is
    port (    
	CLK:       IN     STD_LOGIC;    
	D:         IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\mr*\:     IN     STD_LOGIC;    
	Q:         OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\q*\:      OUT    STD_LOGIC_VECTOR (3 DOWNTO 0));
end sn74act175;
