%Tillegg. Flere tillegg legges til ved Ã¥ lage flere sections:-----------------
\appendix

\section{Tillegg}

\subsection{Go Board Clock Constraint}
\begin{verilogcode}
# iCEcube SDC                                               
# Version:            2014.12.27052                         
# File Generated:     Jun 25 2015 09:54:02                  

####---- CreateClock list ----1
create_clock  -period 40.00 -name {i_Clk} [get_ports {i_Clk}] 
\end{verilogcode}

\subsection{Go Board Pinout Constraint}
\begin{verilogcode}
# iCEcube PCF                                               
# Version:            2014.12.27052                         
# File Generated:     Apr 27 2015 09:46:33                  
# Family & Device:    iCE40HX1K                             
# Package:            VQ100                                 

# IO
set_io i_Clk 15
set_io i_Switch_1 53
set_io i_Switch_2 51
set_io i_Switch_3 54
set_io i_Switch_4 52
set_io io_PMOD_1 65
set_io io_PMOD_2 64
set_io io_PMOD_3 63
set_io io_PMOD_4 62
set_io io_PMOD_7 78
set_io io_PMOD_8 79
set_io io_PMOD_9 80
set_io io_PMOD_10 81
\end{verilogcode}

\subsection{Dice verilog kode}
\begin{verilogcode}
module Dice
    (input i_Clk, input i_Switch_1,
     output io_PMOD_1, output io_PMOD_2,
     output io_PMOD_3, output io_PMOD_4,
     output io_PMOD_7, output io_PMOD_8,
     output io_PMOD_9);

 wire w_Switch_1;
 wire [6:0] r_Dice;
 reg  r_Switch_1 = 1'b0;
 reg [2:0] r_Number_Counter = 3'b000;
 reg [2:0] r_Number_Output = 3'b110;

 Debounce_Switch Debounce_Switch_Inst
    (.i_Clk(i_Clk),
     .i_Switch(i_Switch_1),
     .o_Switch(w_Switch_1));

 always @(posedge i_Clk) begin
     if (r_Number_Counter >= 3'b110) begin
         r_Number_Counter = 3'b000;
     end
     r_Number_Counter = r_Number_Counter + 1;
     r_Switch_1 <= w_Switch_1;
     
     if (w_Switch_1 == 1'b0 && r_Switch_1 == 1'b1) begin
         r_Number_Output <= r_Number_Counter;
     end
 end

 Number_To_Dice Number_To_Dice_Inst
    (.i_Clk(i_Clk),
     .i_Number(r_Number_Output),
     .o_Dice(r_Dice));

 assign io_PMOD_1 = r_Dice[6];
 assign io_PMOD_2 = r_Dice[5];
 assign io_PMOD_3 = r_Dice[4];
 assign io_PMOD_4 = r_Dice[3];
 assign io_PMOD_7 = r_Dice[2];
 assign io_PMOD_8 = r_Dice[1];
 assign io_PMOD_9 = r_Dice[0];
endmodule  
\end{verilogcode}

\subsection{Debounce verilog kode}
\begin{verilogcode}
module Debounce_Switch
    (input i_Clk,
     input i_Switch,
     output o_Switch);

 parameter c_DEBOUNCE_LIMIT = 250000; // 10ms ved 25 MHz

 reg        r_State = 1'b0;
 reg [17:0] r_Count = 0;

 always @(posedge i_Clk)
 begin
    if (i_Switch !== r_State && r_Count < c_DEBOUNCE_LIMIT)
         r_Count <= r_Count + 1; // Counter
    else if (r_Count == c_DEBOUNCE_LIMIT)
    begin
        r_Count <= 0;
        r_State <= i_Switch;
    end
    else
        r_Count <= 0;
 end

 assign o_Switch = r_State;

endmodule
\end{verilogcode}

\subsection{Number\_To\_Dice verilog kode}
\begin{verilogcode}
module Number_To_Dice
    (input i_Clk,
     input [2:0] i_Number,
     output [6:0] o_Dice);

 reg [6:0] r_Dice = 7'b0000000;

 // Se bit-order i Designnotat 
 always @(posedge i_Clk)
    begin
        case (i_Number)
            3'b001 : r_Dice = 7'b0000001;
            3'b010 : r_Dice = 7'b1000010;
            3'b011 : r_Dice = 7'b1000011;
            3'b100 : r_Dice = 7'b1100110;
            3'b101 : r_Dice = 7'b1100111;
            3'b110 : r_Dice = 7'b1111110;
        endcase
    end

 assign o_Dice = r_Dice;

endmodule
\end{verilogcode}
