<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>cnn_lenet</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>15.327</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>218617</Best-caseLatency>
            <Average-caseLatency>218617</Average-caseLatency>
            <Worst-caseLatency>218617</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.372 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.372 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.372 ms</Worst-caseRealTimeLatency>
            <Interval-min>218618</Interval-min>
            <Interval-max>218618</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>cnn_lenet.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>19</DSP>
            <FF>23432</FF>
            <LUT>20506</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWADDR</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WDATA</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WSTRB</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARADDR</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RDATA</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RRESP</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BRESP</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_lenet</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cnn_lenet</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cnn_lenet</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_address0</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_ce0</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_we0</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_d0</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_q0</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_address1</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_ce1</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Neurons_CPU_q1</name>
            <Object>Layer2_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_address0</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_ce0</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_we0</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_d0</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_q0</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_address1</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_ce1</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Neurons_CPU_q1</name>
            <Object>Layer3_Neurons_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Addr_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_EN_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_WEN_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Din_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Dout_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Clk_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Rst_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Addr_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_EN_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_WEN_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Din_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Dout_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Clk_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Rst_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Addr_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_EN_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_WEN_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Din_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Dout_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Clk_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Rst_A</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Addr_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_EN_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_WEN_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Din_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Dout_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Clk_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_CPU_Rst_B</name>
            <Object>Layer2_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Addr_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_EN_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_WEN_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Din_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Dout_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Clk_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Rst_A</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Addr_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_EN_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_WEN_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Din_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Dout_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Clk_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_CPU_Rst_B</name>
            <Object>Layer3_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>cnn_lenet</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96</InstName>
                    <ModuleName>cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SIGMOID_fu_499</InstName>
                            <ModuleName>SIGMOID</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>499</ID>
                            <BindInstances>dmul_64ns_64ns_64_4_max_dsp_1_U5 add_ln486_fu_269_p2 sub_ln18_fu_283_p2 result_2_fu_349_p2 sigmoidLUT_1_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln31_fu_597_p2 add_ln31_1_fu_650_p2 add_ln32_fu_664_p2 mul_3ns_6ns_8_1_1_U14 mac_muladd_3ns_8ns_4ns_10_4_1_U15 empty_205_fu_1099_p2 empty_207_fu_861_p2 empty_208_fu_871_p2 empty_209_fu_884_p2 empty_210_fu_894_p2 empty_211_fu_904_p2 empty_212_fu_914_p2 empty_213_fu_924_p2 empty_214_fu_934_p2 empty_215_fu_944_p2 empty_216_fu_954_p2 empty_217_fu_1019_p2 empty_218_fu_1029_p2 empty_219_fu_1039_p2 empty_220_fu_1049_p2 empty_221_fu_1059_p2 empty_222_fu_1069_p2 empty_223_fu_1079_p2 empty_224_fu_1089_p2 empty_225_fu_1109_p2 empty_226_fu_1216_p2 empty_227_fu_1226_p2 empty_228_fu_1253_p2 empty_229_fu_1263_p2 mul_4ns_7ns_10_1_1_U13 mac_muladd_4ns_4ns_10ns_10_4_1_U16 tmp1_fu_1125_p2 empty_232_fu_1135_p2 empty_233_fu_1392_p2 tmp2_fu_1140_p2 empty_234_fu_1150_p2 empty_235_fu_1311_p2 tmp3_fu_1155_p2 empty_236_fu_1165_p2 empty_237_fu_1182_p2 tmp4_fu_967_p2 empty_238_fu_977_p2 empty_239_fu_994_p2 empty_240_fu_814_p2 empty_241_fu_831_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U15 mac_muladd_4ns_4ns_10ns_10_4_1_U16 add_ln33_fu_730_p2 add_ln32_1_fu_736_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110</InstName>
                    <ModuleName>cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SIGMOID_fu_2895</InstName>
                            <ModuleName>SIGMOID</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2895</ID>
                            <BindInstances>dmul_64ns_64ns_64_4_max_dsp_1_U5 add_ln486_fu_269_p2 sub_ln18_fu_283_p2 result_2_fu_349_p2 sigmoidLUT_1_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln49_fu_3377_p2 add_ln49_1_fu_3395_p2 add_ln50_fu_3502_p2 mul_6ns_9ns_14_1_1_U26 mac_muladd_6ns_5ns_3ns_11_4_1_U28 empty_25_fu_6781_p2 empty_28_fu_3627_p2 empty_29_fu_3637_p2 empty_30_fu_3688_p2 empty_31_fu_3698_p2 empty_32_fu_3777_p2 empty_33_fu_3787_p2 empty_34_fu_3845_p2 empty_35_fu_3855_p2 empty_36_fu_3897_p2 empty_37_fu_3907_p2 empty_38_fu_3949_p2 empty_39_fu_3959_p2 empty_40_fu_4012_p2 empty_41_fu_4022_p2 empty_42_fu_4064_p2 empty_43_fu_4074_p2 empty_44_fu_4116_p2 empty_45_fu_4126_p2 empty_46_fu_4179_p2 empty_47_fu_4189_p2 empty_48_fu_4231_p2 empty_49_fu_4241_p2 empty_50_fu_4283_p2 empty_51_fu_4293_p2 empty_52_fu_4346_p2 empty_53_fu_4356_p2 empty_54_fu_4398_p2 empty_55_fu_4408_p2 empty_56_fu_4450_p2 empty_57_fu_4460_p2 empty_58_fu_4510_p2 empty_59_fu_4520_p2 empty_60_fu_4570_p2 empty_61_fu_4580_p2 empty_62_fu_4634_p2 empty_63_fu_4644_p2 empty_64_fu_4694_p2 empty_65_fu_4704_p2 empty_66_fu_4742_p2 empty_67_fu_4752_p2 empty_68_fu_4794_p2 empty_69_fu_4804_p2 empty_70_fu_4837_p2 empty_71_fu_4847_p2 empty_72_fu_4885_p2 empty_73_fu_4895_p2 empty_74_fu_4937_p2 empty_75_fu_4947_p2 empty_76_fu_4989_p2 empty_77_fu_4999_p2 empty_78_fu_5037_p2 empty_79_fu_5047_p2 empty_80_fu_5089_p2 empty_81_fu_5099_p2 empty_82_fu_5141_p2 empty_83_fu_5151_p2 empty_84_fu_5189_p2 empty_85_fu_5199_p2 empty_86_fu_5241_p2 empty_87_fu_5251_p2 empty_88_fu_5305_p2 empty_89_fu_5315_p2 empty_90_fu_5365_p2 empty_91_fu_5375_p2 empty_92_fu_5429_p2 empty_93_fu_5439_p2 empty_94_fu_5477_p2 empty_95_fu_5487_p2 empty_96_fu_5525_p2 empty_97_fu_5535_p2 empty_98_fu_5577_p2 empty_99_fu_5587_p2 empty_100_fu_5629_p2 empty_101_fu_5639_p2 empty_102_fu_5677_p2 empty_103_fu_5687_p2 empty_104_fu_5729_p2 empty_105_fu_5739_p2 empty_106_fu_5777_p2 empty_107_fu_5787_p2 empty_108_fu_5825_p2 empty_109_fu_5835_p2 empty_110_fu_5877_p2 empty_111_fu_5887_p2 empty_112_fu_5925_p2 empty_113_fu_5935_p2 empty_114_fu_5973_p2 empty_115_fu_5983_p2 empty_116_fu_6025_p2 empty_117_fu_6035_p2 empty_118_fu_6085_p2 empty_119_fu_6095_p2 empty_120_fu_6145_p2 empty_121_fu_6155_p2 empty_122_fu_6209_p2 empty_123_fu_6219_p2 empty_124_fu_6257_p2 empty_125_fu_6267_p2 empty_126_fu_6305_p2 empty_127_fu_6315_p2 empty_128_fu_6357_p2 empty_129_fu_6367_p2 empty_130_fu_6405_p2 empty_131_fu_6415_p2 empty_132_fu_6453_p2 empty_133_fu_6463_p2 empty_134_fu_6505_p2 empty_135_fu_6515_p2 empty_136_fu_6553_p2 empty_137_fu_6563_p2 empty_138_fu_6601_p2 empty_139_fu_6611_p2 empty_140_fu_6695_p2 empty_141_fu_6705_p2 empty_142_fu_6738_p2 empty_143_fu_6748_p2 empty_144_fu_6791_p2 empty_145_fu_6828_p2 empty_146_fu_6838_p2 empty_147_fu_6877_p2 empty_148_fu_6887_p2 empty_149_fu_6941_p2 empty_150_fu_6951_p2 empty_151_fu_7005_p2 empty_152_fu_7015_p2 empty_153_fu_7048_p2 empty_154_fu_7058_p2 empty_155_fu_7100_p2 empty_156_fu_7110_p2 empty_157_fu_7152_p2 empty_158_fu_7162_p2 empty_159_fu_7195_p2 empty_160_fu_7205_p2 empty_161_fu_7247_p2 empty_162_fu_7257_p2 empty_163_fu_7299_p2 empty_164_fu_7309_p2 empty_165_fu_7342_p2 empty_166_fu_7352_p2 empty_167_fu_7422_p2 empty_168_fu_7432_p2 empty_169_fu_7464_p2 empty_170_fu_7474_p2 empty_171_fu_7502_p2 empty_172_fu_7512_p2 empty_173_fu_7544_p2 mul_3ns_6ns_8_1_1_U27 empty_176_fu_3567_p2 empty_177_fu_3650_p2 empty_178_fu_3655_p2 empty_179_fu_3723_p2 empty_180_fu_3728_p2 empty_181_fu_4475_p2 empty_182_fu_4480_p2 empty_183_fu_4535_p2 empty_184_fu_4540_p2 empty_185_fu_4595_p2 empty_186_fu_4600_p2 empty_187_fu_5266_p2 empty_188_fu_5271_p2 empty_189_fu_5330_p2 empty_190_fu_5335_p2 empty_191_fu_5390_p2 empty_192_fu_5395_p2 empty_193_fu_6050_p2 empty_194_fu_6055_p2 empty_195_fu_6110_p2 empty_196_fu_6115_p2 empty_197_fu_6170_p2 empty_198_fu_6175_p2 empty_199_fu_6853_p2 empty_200_fu_6626_p2 empty_201_fu_6902_p2 empty_202_fu_6907_p2 empty_203_fu_6966_p2 empty_204_fu_6971_p2 add_ln56_fu_3589_p2 add_ln57_fu_3600_p2 add_ln58_fu_3667_p2 add_ln59_fu_3677_p2 add_ln60_fu_3738_p2 add_ln61_fu_3748_p2 add_ln56_1_fu_3820_p2 add_ln57_1_fu_3830_p2 add_ln58_1_fu_3878_p2 add_ln59_1_fu_3887_p2 add_ln60_1_fu_3927_p2 add_ln61_1_fu_3936_p2 add_ln56_2_fu_3979_p2 add_ln56_3_fu_3992_p2 add_ln57_2_fu_4002_p2 add_ln58_2_fu_4045_p2 add_ln59_2_fu_4054_p2 add_ln60_2_fu_4094_p2 add_ln61_2_fu_4103_p2 add_ln56_4_fu_4146_p2 add_ln56_5_fu_4159_p2 add_ln57_3_fu_4169_p2 add_ln58_3_fu_4212_p2 add_ln59_3_fu_4221_p2 add_ln60_3_fu_4261_p2 add_ln61_3_fu_4270_p2 add_ln56_6_fu_4313_p2 add_ln56_7_fu_4326_p2 add_ln57_4_fu_4336_p2 add_ln58_4_fu_4379_p2 add_ln59_4_fu_4388_p2 add_ln60_4_fu_4428_p2 add_ln61_4_fu_4437_p2 add_ln56_8_fu_4490_p2 add_ln57_5_fu_4500_p2 add_ln58_5_fu_4550_p2 add_ln59_5_fu_4560_p2 add_ln60_5_fu_4610_p2 add_ln61_5_fu_4620_p2 add_ln56_9_fu_4670_p2 add_ln57_6_fu_4681_p2 add_ln58_6_fu_4724_p2 add_ln59_6_fu_4733_p2 add_ln60_6_fu_4772_p2 add_ln61_6_fu_4781_p2 add_ln56_10_fu_4690_p2 add_ln57_7_fu_4828_p2 add_ln58_7_fu_4867_p2 add_ln59_7_fu_4876_p2 add_ln60_7_fu_4915_p2 add_ln61_7_fu_4924_p2 add_ln56_11_fu_4970_p2 add_ln57_8_fu_4980_p2 add_ln58_8_fu_5019_p2 add_ln59_8_fu_5028_p2 add_ln60_8_fu_5067_p2 add_ln61_8_fu_5076_p2 add_ln56_12_fu_5122_p2 add_ln57_9_fu_5132_p2 add_ln58_9_fu_5171_p2 add_ln59_9_fu_5180_p2 add_ln60_9_fu_5219_p2 add_ln61_9_fu_5228_p2 add_ln56_13_fu_5284_p2 add_ln57_10_fu_5295_p2 add_ln58_10_fu_5345_p2 add_ln59_10_fu_5355_p2 add_ln60_10_fu_5405_p2 add_ln61_10_fu_5415_p2 add_ln56_14_fu_5459_p2 add_ln57_11_fu_5468_p2 add_ln58_11_fu_5507_p2 add_ln59_11_fu_5516_p2 add_ln60_11_fu_5555_p2 add_ln61_11_fu_5564_p2 add_ln56_15_fu_5610_p2 add_ln57_12_fu_5620_p2 add_ln58_12_fu_5659_p2 add_ln59_12_fu_5668_p2 add_ln60_12_fu_5707_p2 add_ln61_12_fu_5716_p2 add_ln56_16_fu_5759_p2 add_ln57_13_fu_5768_p2 add_ln58_13_fu_5807_p2 add_ln59_13_fu_5816_p2 add_ln60_13_fu_5855_p2 add_ln61_13_fu_5864_p2 add_ln56_17_fu_5907_p2 add_ln57_14_fu_5916_p2 add_ln58_14_fu_5955_p2 add_ln59_14_fu_5964_p2 add_ln60_14_fu_6003_p2 add_ln61_14_fu_6012_p2 add_ln56_18_fu_6065_p2 add_ln57_15_fu_6075_p2 add_ln58_15_fu_6125_p2 add_ln59_15_fu_6135_p2 add_ln60_15_fu_6185_p2 add_ln61_15_fu_6195_p2 add_ln56_19_fu_6239_p2 add_ln57_16_fu_6248_p2 add_ln58_16_fu_6287_p2 add_ln59_16_fu_6296_p2 add_ln60_16_fu_6335_p2 add_ln61_16_fu_6344_p2 add_ln56_20_fu_6387_p2 add_ln57_17_fu_6396_p2 add_ln58_17_fu_6435_p2 add_ln59_17_fu_6444_p2 add_ln60_17_fu_6483_p2 add_ln61_17_fu_6492_p2 add_ln56_21_fu_6535_p2 add_ln57_18_fu_6544_p2 add_ln58_18_fu_6583_p2 add_ln59_18_fu_6592_p2 add_ln60_18_fu_6636_p2 add_ln61_18_fu_6645_p2 add_ln56_22_fu_6725_p2 add_ln57_19_fu_6658_p2 add_ln58_19_fu_6662_p2 add_ln59_19_fu_6772_p2 add_ln60_19_fu_6811_p2 add_ln61_19_fu_6666_p2 add_ln56_23_fu_6863_p2 add_ln57_20_fu_6670_p2 add_ln58_20_fu_6917_p2 add_ln59_20_fu_6931_p2 add_ln60_20_fu_6981_p2 add_ln61_20_fu_6991_p2 add_ln56_24_fu_7035_p2 add_ln57_21_fu_6675_p2 add_ln58_21_fu_7078_p2 add_ln59_21_fu_7091_p2 add_ln60_21_fu_7130_p2 add_ln61_21_fu_7139_p2 add_ln56_25_fu_7182_p2 add_ln57_22_fu_6680_p2 add_ln58_22_fu_7225_p2 add_ln59_22_fu_7238_p2 add_ln60_22_fu_7277_p2 add_ln61_22_fu_7286_p2 add_ln56_26_fu_7329_p2 add_ln57_23_fu_6685_p2 add_ln58_23_fu_7372_p2 add_ln59_23_fu_7385_p2 add_ln60_23_fu_7394_p2 add_ln61_23_fu_7398_p2 add_ln56_27_fu_7402_p2 add_ln57_24_fu_6690_p2 add_ln58_24_fu_7406_p2 add_ln59_24_fu_7410_p2 add_ln60_24_fu_7414_p2 add_ln61_24_fu_7418_p2 add_ln64_1_fu_3762_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U28 add_ln64_fu_3772_p2 add_ln51_fu_3611_p2 add_ln50_1_fu_3443_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122</InstName>
                    <ModuleName>cnn_lenet_Pipeline_calculateLayer4_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SIGMOID_fu_639</InstName>
                            <ModuleName>SIGMOID</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>639</ID>
                            <BindInstances>dmul_64ns_64ns_64_4_max_dsp_1_U5 add_ln486_fu_269_p2 sub_ln18_fu_283_p2 result_2_fu_349_p2 sigmoidLUT_1_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln70_fu_765_p2 next_mul_fu_774_p2 add_ln76_fu_785_p2 add_ln76_1_fu_806_p2 add_ln76_2_fu_816_p2 add_ln76_3_fu_836_p2 add_ln76_4_fu_846_p2 add_ln76_5_fu_866_p2 add_ln76_6_fu_876_p2 add_ln76_7_fu_901_p2 add_ln76_8_fu_911_p2 add_ln76_9_fu_931_p2 add_ln76_10_fu_941_p2 add_ln76_11_fu_961_p2 add_ln76_12_fu_971_p2 add_ln76_13_fu_991_p2 add_ln76_14_fu_1001_p2 add_ln76_15_fu_1021_p2 add_ln76_16_fu_1031_p2 add_ln76_17_fu_1051_p2 add_ln76_18_fu_1061_p2 add_ln76_19_fu_1081_p2 add_ln76_20_fu_1091_p2 add_ln76_21_fu_1111_p2 add_ln76_22_fu_1121_p2 add_ln76_23_fu_1141_p2 add_ln76_24_fu_1151_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>CTRL_bus_s_axi_U control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SIGMOID</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>13.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>10</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sigmoid.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>11</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>778</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2001</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U5" SOURCE="sigmoid.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="p_op"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_269_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_283_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_349_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="sigmoidLUT_1_U" SOURCE="" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="sigmoidLUT_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
            <Loops>
                <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25449</Best-caseLatency>
                    <Average-caseLatency>25449</Average-caseLatency>
                    <Worst-caseLatency>25449</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.509 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.509 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.509 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25449</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                        <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>1014</TripCount>
                        <Latency>25447</Latency>
                        <AbsoluteTimeLatency>0.509 ms</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>123</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_SIGMOID_fu_499</Instance>
                        </InstanceList>
                    </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                            <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:32</SourceLocation>
                        </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3266</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2327</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_597_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_650_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_664_p2" SOURCE="cnn_lenet.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U14" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U15" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_1099_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_861_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_871_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_209_fu_884_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_210_fu_894_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_904_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_914_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_924_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_934_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_944_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_954_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_217_fu_1019_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_1029_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_1039_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_1049_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_221_fu_1059_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_222_fu_1069_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_1079_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_1089_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_1109_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_1216_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_1226_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_1253_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_1263_p2" SOURCE="cnn_lenet.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_10_1_1_U13" SOURCE="cnn_lenet.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_10ns_10_4_1_U16" SOURCE="cnn_lenet.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1125_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_1135_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_1392_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_1140_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_1150_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_1311_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_1155_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_1165_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_1182_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_967_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_977_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_994_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_814_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_831_p2" SOURCE="cnn_lenet.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U15" SOURCE="cnn_lenet.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_10ns_10_4_1_U16" SOURCE="cnn_lenet.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_730_p2" SOURCE="cnn_lenet.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_736_p2" SOURCE="cnn_lenet.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop</Name>
            <Loops>
                <calculateLayer3_loop_row_Loop_col_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>15.327</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>190467</Best-caseLatency>
                    <Average-caseLatency>190467</Average-caseLatency>
                    <Worst-caseLatency>190467</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.809 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.809 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.809 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>190467</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer3_loop_row_Loop_col_loop>
                        <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>190465</Latency>
                        <AbsoluteTimeLatency>3.809 ms</AbsoluteTimeLatency>
                        <PipelineII>152</PipelineII>
                        <PipelineDepth>618</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_SIGMOID_fu_2895</Instance>
                        </InstanceList>
                    </calculateLayer3_loop_row_Loop_col_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer3_loop_row_Loop_col_loop>
                            <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:49</SourceLocation>
                        </calculateLayer3_loop_row_Loop_col_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>15155</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>12014</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_3377_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_3395_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_3502_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_9ns_14_1_1_U26" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U28" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_6781_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_3627_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_3637_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_3688_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_3698_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_3777_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_3787_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_3845_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_3855_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_3897_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_3907_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_3949_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_3959_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_4012_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_4022_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_4064_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_4074_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_4116_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_4126_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_4179_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_4189_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_4231_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_4241_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_4283_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_4293_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_4346_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_4356_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_4398_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_4408_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_4450_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_4460_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_4510_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_4520_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_4570_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_4580_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_4634_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_4644_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_4694_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_4704_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_4742_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_4752_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_4794_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_4804_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_4837_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_4847_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_4885_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_4895_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_4937_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_4947_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_4989_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_4999_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_5037_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_5047_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_5089_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_5099_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_5141_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_5151_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_5189_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_5199_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_5241_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_5251_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_5305_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_5315_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_5365_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_5375_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_5429_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_5439_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_5477_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_5487_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_5525_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_5535_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_5577_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_5587_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_5629_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_5639_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_5677_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_5687_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_5729_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_5739_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_5777_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_5787_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_5825_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_5835_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_5877_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_5887_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_5925_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_5935_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_5973_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_5983_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_6025_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_6035_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_6085_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_6095_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_6145_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_6155_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_6209_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_6219_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_6257_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_6267_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_6305_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_6315_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_6357_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_6367_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_6405_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_6415_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_6453_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_6463_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_6505_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_6515_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_6553_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_6563_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_6601_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_6611_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_6695_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_6705_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_6738_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_6748_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_6791_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_6828_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_6838_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_6877_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_6887_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_6941_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_6951_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_7005_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_7015_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_7048_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_7058_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_7100_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_7110_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_7152_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_7162_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_7195_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_7205_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_7247_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_7257_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_7299_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_7309_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_7342_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_7352_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_7422_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_7432_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_7464_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_7474_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_7502_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_7512_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_7544_p2" SOURCE="cnn_lenet.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U27" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_3567_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_3650_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_3655_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_3723_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_3728_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_4475_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_4480_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_183_fu_4535_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_4540_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_4595_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_186_fu_4600_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_5266_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_188_fu_5271_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_5330_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_190_fu_5335_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_5390_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_5395_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_193_fu_6050_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_6055_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_6110_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_6115_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_6170_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_6175_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_6853_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_6626_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_6902_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_6907_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_6966_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_6971_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_3589_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_3600_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_3667_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_3677_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_3738_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_3748_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_3820_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_3830_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_3878_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_3887_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_3927_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_3936_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_3979_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_3_fu_3992_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_4002_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_4045_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_4054_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_4094_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_4103_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_4_fu_4146_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_5_fu_4159_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_4169_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_4212_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_4221_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_4261_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_4270_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_6_fu_4313_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_7_fu_4326_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_4336_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_4379_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_4_fu_4388_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_4_fu_4428_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_4437_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_8_fu_4490_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_4500_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_4550_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_5_fu_4560_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_5_fu_4610_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_4620_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_9_fu_4670_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_4681_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_4724_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_6_fu_4733_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_6_fu_4772_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_4781_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_10_fu_4690_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_4828_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_4867_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_7_fu_4876_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_7_fu_4915_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_4924_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_11_fu_4970_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_8_fu_4980_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_5019_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_8_fu_5028_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_8_fu_5067_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_5076_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_12_fu_5122_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_9_fu_5132_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_9_fu_5171_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_9_fu_5180_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_9_fu_5219_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_5228_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_13_fu_5284_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_10_fu_5295_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_10_fu_5345_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_10_fu_5355_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_10_fu_5405_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_5415_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_14_fu_5459_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_5468_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_11_fu_5507_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_11_fu_5516_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_11_fu_5555_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_5564_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_15_fu_5610_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_12_fu_5620_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_12_fu_5659_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_12_fu_5668_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_12_fu_5707_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_5716_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_16_fu_5759_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_13_fu_5768_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_13_fu_5807_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_13_fu_5816_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_13_fu_5855_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_13_fu_5864_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_17_fu_5907_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_14_fu_5916_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_14_fu_5955_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_14_fu_5964_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_14_fu_6003_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_14_fu_6012_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_18_fu_6065_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_15_fu_6075_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_15_fu_6125_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_15_fu_6135_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_15_fu_6185_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_15_fu_6195_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_19_fu_6239_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_16_fu_6248_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_16_fu_6287_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_16_fu_6296_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_16_fu_6335_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_16_fu_6344_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_20_fu_6387_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_17_fu_6396_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_17_fu_6435_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_17_fu_6444_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_17_fu_6483_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_17_fu_6492_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_21_fu_6535_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_18_fu_6544_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_18_fu_6583_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_18_fu_6592_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_18_fu_6636_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_18_fu_6645_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_22_fu_6725_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_19_fu_6658_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_19_fu_6662_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_19_fu_6772_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_19_fu_6811_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_19_fu_6666_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_23_fu_6863_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_20_fu_6670_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_20_fu_6917_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_20_fu_6931_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_20_fu_6981_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_20_fu_6991_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_24_fu_7035_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_21_fu_6675_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_21_fu_7078_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_21_fu_7091_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_21_fu_7130_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_21_fu_7139_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_25_fu_7182_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_22_fu_6680_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_22_fu_7225_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_22_fu_7238_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_22_fu_7277_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_22_fu_7286_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_26_fu_7329_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_23_fu_6685_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_23_fu_7372_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_23_fu_7385_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_23_fu_7394_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_23_fu_7398_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_27_fu_7402_p2" SOURCE="cnn_lenet.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_24_fu_6690_p2" SOURCE="cnn_lenet.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_24_fu_7406_p2" SOURCE="cnn_lenet.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_24_fu_7410_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_24_fu_7414_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_24_fu_7418_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_3762_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U28" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_3772_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_3611_p2" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_3443_p2" SOURCE="cnn_lenet.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet_Pipeline_calculateLayer4_loop</Name>
            <Loops>
                <calculateLayer4_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2691</Best-caseLatency>
                    <Average-caseLatency>2691</Average-caseLatency>
                    <Worst-caseLatency>2691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>53.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>53.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>53.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer4_loop>
                        <Name>calculateLayer4_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>100</TripCount>
                        <Latency>2689</Latency>
                        <AbsoluteTimeLatency>53.780 us</AbsoluteTimeLatency>
                        <PipelineII>26</PipelineII>
                        <PipelineDepth>116</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_SIGMOID_fu_639</Instance>
                        </InstanceList>
                    </calculateLayer4_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer4_loop>
                            <Name>calculateLayer4_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:70</SourceLocation>
                        </calculateLayer4_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2702</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1933</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_765_p2" SOURCE="cnn_lenet.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_774_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_785_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_806_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_816_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_3_fu_836_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_4_fu_846_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_5_fu_866_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_6_fu_876_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_7_fu_901_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_8_fu_911_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_9_fu_931_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_10_fu_941_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_11_fu_961_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_12_fu_971_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_13_fu_991_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_14_fu_1001_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_15_fu_1021_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_16_fu_1031_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_17_fu_1051_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_18_fu_1061_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_19_fu_1081_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_20_fu_1091_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_21_fu_1111_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_22_fu_1121_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_23_fu_1141_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_24_fu_1151_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>15.327</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>218617</Best-caseLatency>
                    <Average-caseLatency>218617</Average-caseLatency>
                    <Worst-caseLatency>218617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.372 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.372 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.372 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>218618</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>23432</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>20506</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL_bus" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_bus_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="port"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Layer1_Neurons_CPU" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Layer1_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer1_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer2_Neurons_CPU" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Layer2_Neurons_CPU_address0" name="Layer2_Neurons_CPU_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_ce0" name="Layer2_Neurons_CPU_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_we0" name="Layer2_Neurons_CPU_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_d0" name="Layer2_Neurons_CPU_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_q0" name="Layer2_Neurons_CPU_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_address1" name="Layer2_Neurons_CPU_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_ce1" name="Layer2_Neurons_CPU_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Layer2_Neurons_CPU_q1" name="Layer2_Neurons_CPU_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer3_Neurons_CPU" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Layer3_Neurons_CPU_address0" name="Layer3_Neurons_CPU_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_ce0" name="Layer3_Neurons_CPU_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_we0" name="Layer3_Neurons_CPU_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_d0" name="Layer3_Neurons_CPU_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_q0" name="Layer3_Neurons_CPU_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_address1" name="Layer3_Neurons_CPU_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_ce1" name="Layer3_Neurons_CPU_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Layer3_Neurons_CPU_q1" name="Layer3_Neurons_CPU_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer1_Weights_CPU" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer1_Weights_CPU_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="Layer1_Weights_CPU_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer2_Weights_CPU" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer2_Weights_CPU_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="Layer2_Weights_CPU_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer3_Weights_CPU" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer3_Weights_CPU_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="Layer3_Weights_CPU_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer4_Neurons_CPU" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer4_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer4_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_bus" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_CTRL_bus_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_bus_ARADDR</port>
                <port>s_axi_CTRL_bus_ARREADY</port>
                <port>s_axi_CTRL_bus_ARVALID</port>
                <port>s_axi_CTRL_bus_AWADDR</port>
                <port>s_axi_CTRL_bus_AWREADY</port>
                <port>s_axi_CTRL_bus_AWVALID</port>
                <port>s_axi_CTRL_bus_BREADY</port>
                <port>s_axi_CTRL_bus_BRESP</port>
                <port>s_axi_CTRL_bus_BVALID</port>
                <port>s_axi_CTRL_bus_RDATA</port>
                <port>s_axi_CTRL_bus_RREADY</port>
                <port>s_axi_CTRL_bus_RRESP</port>
                <port>s_axi_CTRL_bus_RVALID</port>
                <port>s_axi_CTRL_bus_WDATA</port>
                <port>s_axi_CTRL_bus_WREADY</port>
                <port>s_axi_CTRL_bus_WSTRB</port>
                <port>s_axi_CTRL_bus_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="Layer4_Neurons_CPU_1" access="W" description="Data signal of Layer4_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer4_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer4_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x14" name="Layer4_Neurons_CPU_2" access="W" description="Data signal of Layer4_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer4_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer4_Neurons_CPU"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Layer4_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="Layer1_Neurons_CPU_1" access="W" description="Data signal of Layer1_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer1_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x14" name="Layer1_Neurons_CPU_2" access="W" description="Data signal of Layer1_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer1_Neurons_CPU"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Layer1_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_bus:s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer4_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer4_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Neurons_CPU_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="Layer2_Neurons_CPU_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Neurons_CPU_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Neurons_CPU_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="Layer2_Neurons_CPU_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Neurons_CPU_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Neurons_CPU_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Layer2_Neurons_CPU_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Neurons_CPU_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Neurons_CPU_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="Layer2_Neurons_CPU_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Neurons_CPU_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Neurons_CPU_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Layer2_Neurons_CPU_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Neurons_CPU_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Neurons_CPU_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="Layer3_Neurons_CPU_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Neurons_CPU_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Neurons_CPU_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="Layer3_Neurons_CPU_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Neurons_CPU_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Neurons_CPU_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Layer3_Neurons_CPU_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Neurons_CPU_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Neurons_CPU_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="Layer3_Neurons_CPU_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Neurons_CPU_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Neurons_CPU_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Layer3_Neurons_CPU_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Neurons_CPU_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Layer3_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer1_Weights_CPU_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer1_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer1_Weights_CPU_Addr_A">ADDR</portMap>
                <portMap portMapName="Layer1_Weights_CPU_EN_A">EN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_WEN_A">WE</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Din_A">DIN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Dout_A">DOUT</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Clk_A">CLK</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer1_Weights_CPU_Addr_A</port>
                <port>Layer1_Weights_CPU_Clk_A</port>
                <port>Layer1_Weights_CPU_Din_A</port>
                <port>Layer1_Weights_CPU_Dout_A</port>
                <port>Layer1_Weights_CPU_EN_A</port>
                <port>Layer1_Weights_CPU_Rst_A</port>
                <port>Layer1_Weights_CPU_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer1_Weights_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer1_Weights_CPU_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer1_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer1_Weights_CPU_Addr_B">ADDR</portMap>
                <portMap portMapName="Layer1_Weights_CPU_EN_B">EN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_WEN_B">WE</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Din_B">DIN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Dout_B">DOUT</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Clk_B">CLK</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer1_Weights_CPU_Addr_B</port>
                <port>Layer1_Weights_CPU_Clk_B</port>
                <port>Layer1_Weights_CPU_Din_B</port>
                <port>Layer1_Weights_CPU_Dout_B</port>
                <port>Layer1_Weights_CPU_EN_B</port>
                <port>Layer1_Weights_CPU_Rst_B</port>
                <port>Layer1_Weights_CPU_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer1_Weights_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Weights_CPU_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer2_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer2_Weights_CPU_Addr_A">ADDR</portMap>
                <portMap portMapName="Layer2_Weights_CPU_EN_A">EN</portMap>
                <portMap portMapName="Layer2_Weights_CPU_WEN_A">WE</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Din_A">DIN</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Dout_A">DOUT</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Clk_A">CLK</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Weights_CPU_Addr_A</port>
                <port>Layer2_Weights_CPU_Clk_A</port>
                <port>Layer2_Weights_CPU_Din_A</port>
                <port>Layer2_Weights_CPU_Dout_A</port>
                <port>Layer2_Weights_CPU_EN_A</port>
                <port>Layer2_Weights_CPU_Rst_A</port>
                <port>Layer2_Weights_CPU_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer2_Weights_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Weights_CPU_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer2_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer2_Weights_CPU_Addr_B">ADDR</portMap>
                <portMap portMapName="Layer2_Weights_CPU_EN_B">EN</portMap>
                <portMap portMapName="Layer2_Weights_CPU_WEN_B">WE</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Din_B">DIN</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Dout_B">DOUT</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Clk_B">CLK</portMap>
                <portMap portMapName="Layer2_Weights_CPU_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer2_Weights_CPU_Addr_B</port>
                <port>Layer2_Weights_CPU_Clk_B</port>
                <port>Layer2_Weights_CPU_Din_B</port>
                <port>Layer2_Weights_CPU_Dout_B</port>
                <port>Layer2_Weights_CPU_EN_B</port>
                <port>Layer2_Weights_CPU_Rst_B</port>
                <port>Layer2_Weights_CPU_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer2_Weights_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Weights_CPU_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer3_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer3_Weights_CPU_Addr_A">ADDR</portMap>
                <portMap portMapName="Layer3_Weights_CPU_EN_A">EN</portMap>
                <portMap portMapName="Layer3_Weights_CPU_WEN_A">WE</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Din_A">DIN</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Dout_A">DOUT</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Clk_A">CLK</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Weights_CPU_Addr_A</port>
                <port>Layer3_Weights_CPU_Clk_A</port>
                <port>Layer3_Weights_CPU_Din_A</port>
                <port>Layer3_Weights_CPU_Dout_A</port>
                <port>Layer3_Weights_CPU_EN_A</port>
                <port>Layer3_Weights_CPU_Rst_A</port>
                <port>Layer3_Weights_CPU_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer3_Weights_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Weights_CPU_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer3_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer3_Weights_CPU_Addr_B">ADDR</portMap>
                <portMap portMapName="Layer3_Weights_CPU_EN_B">EN</portMap>
                <portMap portMapName="Layer3_Weights_CPU_WEN_B">WE</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Din_B">DIN</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Dout_B">DOUT</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Clk_B">CLK</portMap>
                <portMap portMapName="Layer3_Weights_CPU_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer3_Weights_CPU_Addr_B</port>
                <port>Layer3_Weights_CPU_Clk_B</port>
                <port>Layer3_Weights_CPU_Din_B</port>
                <port>Layer3_Weights_CPU_Dout_B</port>
                <port>Layer3_Weights_CPU_EN_B</port>
                <port>Layer3_Weights_CPU_Rst_B</port>
                <port>Layer3_Weights_CPU_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer3_Weights_CPU"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_bus">32, 5, 16, 0</column>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL_bus">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL_bus">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL_bus">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL_bus">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL_bus">Layer4_Neurons_CPU_1, 0x10, 32, W, Data signal of Layer4_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer4_Neurons_CPU_2, 0x14, 32, W, Data signal of Layer4_Neurons_CPU, </column>
                    <column name="s_axi_control">Layer1_Neurons_CPU_1, 0x10, 32, W, Data signal of Layer1_Neurons_CPU, </column>
                    <column name="s_axi_control">Layer1_Neurons_CPU_2, 0x14, 32, W, Data signal of Layer1_Neurons_CPU, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="Layer2_Neurons_CPU_address0">out, 10</column>
                    <column name="Layer2_Neurons_CPU_address1">out, 10</column>
                    <column name="Layer2_Neurons_CPU_d0">out, 32</column>
                    <column name="Layer2_Neurons_CPU_q0">in, 32</column>
                    <column name="Layer2_Neurons_CPU_q1">in, 32</column>
                    <column name="Layer3_Neurons_CPU_address0">out, 11</column>
                    <column name="Layer3_Neurons_CPU_address1">out, 11</column>
                    <column name="Layer3_Neurons_CPU_d0">out, 32</column>
                    <column name="Layer3_Neurons_CPU_q0">in, 32</column>
                    <column name="Layer3_Neurons_CPU_q1">in, 32</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="Layer1_Weights_CPU_PORTA">32, 32</column>
                    <column name="Layer1_Weights_CPU_PORTB">32, 32</column>
                    <column name="Layer2_Weights_CPU_PORTA">32, 32</column>
                    <column name="Layer2_Weights_CPU_PORTB">32, 32</column>
                    <column name="Layer3_Weights_CPU_PORTA">32, 32</column>
                    <column name="Layer3_Weights_CPU_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Layer1_Neurons_CPU">inout, float*</column>
                    <column name="Layer2_Neurons_CPU">inout, float*</column>
                    <column name="Layer3_Neurons_CPU">inout, float*</column>
                    <column name="Layer1_Weights_CPU">in, float*</column>
                    <column name="Layer2_Weights_CPU">in, float*</column>
                    <column name="Layer3_Weights_CPU">in, float*</column>
                    <column name="Layer4_Neurons_CPU">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="Layer1_Neurons_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer1_Neurons_CPU">s_axi_control, register, offset, name=Layer1_Neurons_CPU_1 offset=0x10 range=32</column>
                    <column name="Layer1_Neurons_CPU">s_axi_control, register, offset, name=Layer1_Neurons_CPU_2 offset=0x14 range=32</column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_address0, port, offset, </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_ce0, port, , </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_we0, port, , </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_d0, port, , </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_q0, port, , </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_address1, port, offset, </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_ce1, port, , </column>
                    <column name="Layer2_Neurons_CPU">Layer2_Neurons_CPU_q1, port, , </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_address0, port, offset, </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_ce0, port, , </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_we0, port, , </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_d0, port, , </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_q0, port, , </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_address1, port, offset, </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_ce1, port, , </column>
                    <column name="Layer3_Neurons_CPU">Layer3_Neurons_CPU_q1, port, , </column>
                    <column name="Layer1_Weights_CPU">Layer1_Weights_CPU_PORTA, interface, , </column>
                    <column name="Layer1_Weights_CPU">Layer1_Weights_CPU_PORTB, interface, , </column>
                    <column name="Layer2_Weights_CPU">Layer2_Weights_CPU_PORTA, interface, , </column>
                    <column name="Layer2_Weights_CPU">Layer2_Weights_CPU_PORTB, interface, , </column>
                    <column name="Layer3_Weights_CPU">Layer3_Weights_CPU_PORTA, interface, , </column>
                    <column name="Layer3_Weights_CPU">Layer3_Weights_CPU_PORTB, interface, , </column>
                    <column name="Layer4_Neurons_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer4_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer4_Neurons_CPU_1 offset=0x10 range=32</column>
                    <column name="Layer4_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer4_Neurons_CPU_2 offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 5, 32, , </column>
                    <column name="m_axi_gmem">write, 100, 32, calculateLayer4_loop, cnn_lenet.cpp:70:27</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">Layer1_Neurons_CPU, cnn_lenet.cpp:40:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer1_Neurons_CPU, cnn_lenet.cpp:40:34, read, Inferred, 5, OutputColumn_Loop, cnn_lenet.cpp:33:32, , </column>
                    <column name="m_axi_gmem">Layer4_Neurons_CPU, cnn_lenet.cpp:79:35, write, Widen Fail, , calculateLayer4_loop, cnn_lenet.cpp:70:27, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer4_Neurons_CPU, cnn_lenet.cpp:79:35, write, Inferred, 100, calculateLayer4_loop, cnn_lenet.cpp:70:27, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="cnn_lenet.cpp:16" status="valid" parentFunction="cnn_lenet" variable="Layer1_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer1_Neurons_CPU offset=slave"/>
        <Pragma type="interface" location="cnn_lenet.cpp:17" status="valid" parentFunction="cnn_lenet" variable="Layer1_Weights_CPU" isDirective="0" options="mode=bram port=Layer1_Weights_CPU"/>
        <Pragma type="interface" location="cnn_lenet.cpp:18" status="valid" parentFunction="cnn_lenet" variable="Layer2_Weights_CPU" isDirective="0" options="mode=bram port=Layer2_Weights_CPU"/>
        <Pragma type="interface" location="cnn_lenet.cpp:19" status="valid" parentFunction="cnn_lenet" variable="Layer3_Weights_CPU" isDirective="0" options="mode=bram port=Layer3_Weights_CPU"/>
        <Pragma type="interface" location="cnn_lenet.cpp:20" status="valid" parentFunction="cnn_lenet" variable="Layer4_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer4_Neurons_CPU"/>
        <Pragma type="interface" location="cnn_lenet.cpp:21" status="valid" parentFunction="cnn_lenet" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=CTRL_bus"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:34" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=25"/>
        <Pragma type="unroll" location="cnn_lenet.cpp:37" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:52" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=152"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:71" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=26"/>
        <Pragma type="bind_storage" location="sigmoid.cpp:10" status="valid" parentFunction="sigmoid" variable="sigmoidLUT" isDirective="0" options="variable=sigmoidLUT type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="sigmoid.cpp:17" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

