{"variants":[{"paths":["\/documentation\/coreavr\/spi0-swift.struct\/clockphase"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"kind":"symbol","sections":[],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockPhase","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"clockPhase","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3SPIO","text":"SPI","kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI"},{"kind":"text","text":"."},{"kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase","text":"ClockPhase","preciseIdentifier":"s:7CoreAVR3SPIO10ClockPhaseO"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"languages":["swift"]}]},{"kind":"content","content":[{"text":"Discussion","anchor":"discussion","type":"heading","level":2},{"inlineContent":[{"type":"text","text":"The settings of the Clock Phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last)"},{"type":"text","text":" "},{"type":"text","text":"edge of SCK. Refer to Figure 19-3 and Figure 19-4 for an example. The CPOL functionality is summarized below:"}],"type":"paragraph"},{"syntax":null,"type":"codeListing","code":["| CPHA  | Leading Edge | Trailing Edge |","|-------|--------------|---------------|","| 0     | Sample       | Setup         |","| 1     | Setup        | Sample        |"]}]}],"metadata":{"modules":[{"name":"CoreAVR"}],"externalID":"s:7CoreAVR4SPI0V10clockPhaseAA3SPIO05ClockE0OvpZ","roleHeading":"Type Property","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"clockPhase"},{"kind":"text","text":": "},{"text":"SPI","preciseIdentifier":"s:7CoreAVR3SPIO","kind":"typeIdentifier"},{"text":".","kind":"text"},{"kind":"typeIdentifier","text":"ClockPhase","preciseIdentifier":"s:7CoreAVR3SPIO10ClockPhaseO"}],"role":"symbol","symbolKind":"property","title":"clockPhase"},"abstract":[{"text":"Clock Phase","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"text":" ","type":"text"},{"text":"CPHA is bit 2 on SPCR","type":"text"}],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPI/ClockPhase":{"role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"ClockPhase"}],"abstract":[],"url":"\/documentation\/coreavr\/spi\/clockphase","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ClockPhase"}],"title":"SPI.ClockPhase"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/clockPhase":{"kind":"symbol","title":"clockPhase","url":"\/documentation\/coreavr\/spi0-swift.struct\/clockphase","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"clockPhase","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3SPIO","kind":"typeIdentifier","text":"SPI"},{"text":".","kind":"text"},{"text":"ClockPhase","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3SPIO10ClockPhaseO"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockPhase","abstract":[{"type":"text","text":"Clock Phase"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"text":" ","type":"text"},{"type":"text","text":"CPHA is bit 2 on SPCR"}],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR/SPI":{"kind":"symbol","title":"SPI","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI","navigatorTitle":[{"text":"SPI","kind":"identifier"}],"url":"\/documentation\/coreavr\/spi","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPI","kind":"identifier"}],"abstract":[{"text":"SPIü§ûüèº‚Äì Serial Peripheral Interface","type":"text"}],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}