<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='212' type='bool llvm::TargetPassConfig::usingDefaultRegAlloc() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='210'>/// Return true if the default global register allocator is in use and
  /// has not be overriden on the command line with &apos;-regalloc=...&apos;</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1122' ll='1124' type='bool llvm::TargetPassConfig::usingDefaultRegAlloc() const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1120'>/// Return true if the default global register allocator is in use and
/// has not be overriden on the command line with &apos;-regalloc=...&apos;</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='562' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
