
AVRASM ver. 2.2.8  D:\Hcmut\HK222\VXL\BTL\UART\AssemblerApplication1\AssemblerApplication1\main.asm Sun May 28 16:51:15 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m324Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m324Pdef.inc'
                                 
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega324P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m324Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega324P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega324P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M324PDEF_INC_
                                 #define _M324PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega324P
                                 #pragma AVRPART ADMIN PART_NAME ATmega324P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x08
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	PCMSK3	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR0	= 0x2e
                                 .equ	SPSR0	= 0x2d
                                 .equ	SPCR0	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 .equ	PCIE3	= 3	; Pin Change Interrupt Enable 3
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 .equ	PCIF3	= 3	; Pin Change Interrupt Flag 3
                                 
                                 ; PCMSK3 - Pin Change Mask Register 3
                                 .equ	PCINT24	= 0	; Pin Change Enable Mask 24
                                 .equ	PCINT25	= 1	; Pin Change Enable Mask 25
                                 .equ	PCINT26	= 2	; Pin Change Enable Mask 26
                                 .equ	PCINT27	= 3	; Pin Change Enable Mask 27
                                 .equ	PCINT28	= 4	; Pin Change Enable Mask 28
                                 .equ	PCINT29	= 5	; Pin Change Enable Mask 29
                                 .equ	PCINT30	= 6	; Pin Change Enable Mask 30
                                 .equ	PCINT31	= 7	; Pin Change Enable Mask 31
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Timer/Counter1 Output Compare A Match Flag
                                 .equ	OCF1B	= 2	; Timer/Counter1 Output Compare B Match Flag
                                 .equ	ICF1	= 5	; Timer/Counter1 Input Capture Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR0 - SPI Data Register
                                 .equ	SPDRB0	= 0	; SPI Data Register bit 0
                                 .equ	SPDRB1	= 1	; SPI Data Register bit 1
                                 .equ	SPDRB2	= 2	; SPI Data Register bit 2
                                 .equ	SPDRB3	= 3	; SPI Data Register bit 3
                                 .equ	SPDRB4	= 4	; SPI Data Register bit 4
                                 .equ	SPDRB5	= 5	; SPI Data Register bit 5
                                 .equ	SPDRB6	= 6	; SPI Data Register bit 6
                                 .equ	SPDRB7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR0 - SPI Status Register
                                 .equ	SPI2X0	= 0	; Double SPI Speed Bit
                                 .equ	WCOL0	= 6	; Write Collision Flag
                                 .equ	SPIF0	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR0 - SPI Control Register
                                 .equ	SPR00	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR10	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA0	= 2	; Clock Phase
                                 .equ	CPOL0	= 3	; Clock polarity
                                 .equ	MSTR0	= 4	; Master/Slave Select
                                 .equ	DORD0	= 5	; Data Order
                                 .equ	SPE0	= 6	; SPI Enable
                                 .equ	SPIE0	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 .equ	BODSE	= 5	; BOD Power Down in Sleep Enable
                                 .equ	BODS	= 6	; BOD Power Down in Sleep
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART 0
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRUSART1	= 4	; Power Reduction USART 1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	PCI0addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x000c	; Pin Change Interrupt Request 2
                                 .equ	PCI3addr	= 0x000e	; Pin Change Interrupt Request 3
                                 .equ	WDTaddr	= 0x0010	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x0012	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0014	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x0016	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0018	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x001a	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001c	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001e	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x0020	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x0022	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x0024	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0026	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0028	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x002a	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x002c	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	ADCCaddr	= 0x0030	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x0032	; EEPROM Ready
                                 .equ	TWIaddr	= 0x0034	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0036	; Store Program Memory Read
                                 .equ	URXC1addr	= 0x0038	; USART1 RX complete
                                 .equ	UDRE1addr	= 0x003a	; USART1 Data Register Empty
                                 .equ	UTXC1addr	= 0x003c	; USART1 TX complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 62	; size in words
                                 
                                 #endif  /* _M324PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 		.DEF VALUE = R24
                                 		.ORG 0
000000 c03f                      		RJMP MAIN
                                 		.ORG 0X40
                                 MAIN:
000040 e008                      		LDI R16,HIGH(RAMEND)
000041 bf0e                      		OUT SPH,R16
000042 ef0f                      		LDI R16,LOW(RAMEND)
000043 bf0d                      		OUT SPL,R16
                                 
000044 ef0f                      		LDI R16,0XFF
000045 b901                      		OUT DDRA,R16
000046 9817                      		CBI PORTA,7		;KHONG CHO PHEP 573_COL
000047 9816                      		CBI PORTA,6		;KHONG CHO PHEP 573_ROW
                                 		
                                 START:
000048 d211                      		RCALL SETUP_MATRIX
                                 	
000049 e100                      		LDI	R16,(1<<RXEN0)
00004a 9300 00c1                 		STS UCSR0B,R16
00004c e006                      		LDI R16,(1<<UCSZ01)|(1<<UCSZ00)
00004d 9300 00c2                 		STS UCSR0C,R16
00004f e000                      		LDI R16,0
000050 9300 00c5                 		STS UBRR0H,R16
000052 e303                      		LDI R16,51
000053 9300 00c4                 		STS UBRR0L,R16
000055 9110 00c0                 WAIT:	LDS R17,UCSR0A
000057 ff17                      		SBRS R17,RXC0
000058 cffc                      		RJMP WAIT
000059 9180 00c6                 		LDS VALUE,UDR0
00005b d23b                      		RCALL DELAY_500MS
00005c 358a                      		CPI VALUE,'Z'
00005d f071                      		BREQ OPTION_KEY_Z
00005e 3483                      		CPI VALUE,'C'
00005f f071                      		BREQ OPTION_KEY_C
000060 3481                      		CPI VALUE,'A'
000061 f071                      		BREQ OPTION_KEY_A
000062 3583                      		CPI VALUE,'S'
000063 f071                      		BREQ OPTION_KEY_S
000064 3484                      		CPI VALUE,'D'
000065 f071                      		BREQ OPTION_KEY_D
000066 3581                      		CPI VALUE,'Q'
000067 f079                      		BREQ OPTION_KEY_Q
000068 3587                      		CPI VALUE,'W'
000069 f079                      		BREQ OPTION_KEY_W
00006a 3485                      		CPI VALUE,'E'
00006b f081                      		BREQ OPTION_KEY_E	
                                 ;--------------------------------
                                 OPTION_KEY_Z:
00006c d11a                      		RCALL KEY_Z
00006d cfe7                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_C:
00006e d182                      		RCALL KEY_C
00006f cfe5                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_A:
000070 d0d1                      		RCALL KEY_A
000071 cfe3                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_S:
000072 d0f0                      		RCALL KEY_S
000073 cfe1                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_D:
000074 94d3                      		INC R13
000075 d06a                      		RCALL KEY_D
000076 cfde                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_Q:
000077 d1ad                      		RCALL KEY_Q
000078 cfdc                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_W:
000079 94c3                      		INC R12
00007a d003                      		RCALL KEY_W
00007b cfd9                      		RJMP WAIT
                                 ;--------------------------------
                                 OPTION_KEY_E:
00007c d148                      		RCALL KEY_E
00007d cfd7                      		RJMP WAIT
                                 ;=======================================================================================================
                                 ;CTC DIEU KIEN THUC HIEN PHIM W
                                 ;=======================================================================================================
                                 ;Moi lan nhan phim W, CTC co chuc nang tinh toan vi tri y de kiem tra vi tri diem sang co vuot qua matrix
                                 ;led moi theo chieu thang dung tu duoi len tren (A sang C hoac B sang D) hoac tran ra khoi Matrix led 16x16
                                 ;(vuot qua khoi Matrix C hay D) hay khong?
                                 ;Neu khong thi chi thuc hien CTC KEY_W_LESS_7 dich chuyen trong pham vi mot Matrix led.
                                 ;Neu co thi can phai thuc hien CTC KEY_W_MORE_7 de thuc hien nhay sang Matrix led moi sau do chuyen diem
                                 ;anh sang den Matrix led nay.
                                 ;=======================================================================================================
                                 KEY_W:	
00007e 930f                      		PUSH R16				
00007f 94a3                      		INC R10					;tang bien dem vi tri y
000080 2d0a                      		MOV R16,R10					
000081 3008                      		CPI R16,8				;kiem tra xem da vuot qua kich thuoc 1 Matrix led hay chua?
000082 f410                      		BRCC OVER_KEY_W			;neu co thi nhay den nhan OVER_KEY_W
000083 d012                      		RCALL KEY_W_LESS_7		;neu khong thi thuc hien CTC KEY_W_LESS_7
000084 c00f                      		RJMP EXIT_W			 
                                 OVER_KEY_W:
000085 d027                      		RCALL KEY_W_MORE_7		;thuc hien CTC KEY_W_MORE_7
000086 2d00                      		MOV R16,R0				;kiem tra xem diem sang co vuot ra ngoai Matrix led 16x16 hay khong?
                                 		//MOV R2,R0
000087 3002                      		CPI R16,2
000088 f410                      		BRCC OVER_C_D_COL		;neu co thi nhay den nhan OVER_C_D_COL	
000089 d00c                      		RCALL KEY_W_LESS_7		;neu khong thi thuc hien CTC KEY_W_LESS_7 de hoan tat viec nhay sang Matrix led moi
00008a c009                      		RJMP EXIT_W				
                                 OVER_C_D_COL:					;thuc hien reset lai Matrix, sau do Set diem sang ngay tai vi tri x
00008b 92df                      		PUSH R13				;vi tri x la vi tri duoc xac dinh ngay truoc khi diem anh tran khoi Matrix 16x16	
00008c d1cd                      		RCALL SETUP_MATRIX
00008d 910f                      		POP R16	
00008e 3000                      		CPI R16,0				;kiem tra xem x=0?
00008f f021                      		BREQ EXIT_W				;neu x=0 thi bo qua SET_OVER_COL	
                                 SET_OVER_COL:					;neu x>=1 thi thuc hien SET_OVER_COL	
000090 94d3                      		INC R13
000091 d04e                      		RCALL KEY_D
000092 950a                      		DEC R16
000093 f7e1                      		BRNE SET_OVER_COL
                                 EXIT_W:							
000094 910f                      		POP R16
000095 9508                      		RET						;quay lai OPTION_KEY_W
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO CHIEU TU DUOI LEN TREN (Y) TRONG MOT MATRIX LED
                                 ;=======================================================================================================
                                 ;Truoc tien, kiem tra xem diem sang dang o matrix A,C (R1=0) hay B,D(R1=1) de dieu khien chinh xac phan cung
                                 ;cua thanh ghi dich
                                 ;=======================================================================================================
                                 KEY_W_LESS_7:
000096 930f                      		PUSH R16
000097 2d01                      		MOV R16,R1
000098 3001                      		CPI R16,1				;kiem tra xem dang o Matrix led A,C hay B,D?
000099 f448                      		BRCC MATRIX_B_D_Y		;o Matrix B hoac D
00009a 9a17                      		SBI PORTA,7				;o Matrix A hoac C, su dung thanh ghi dich 595 dieu khien chan GND cua Matrix A,C
00009b 9a11                      		SBI	PORTA,1				;tien hanh day tin hieu muc cao (=1) ra cac ngo song song
00009c 9810                      		CBI PORTA,0				;de dich chuyen diem len phia tren, moi lan nhan W diem
00009d 9a10                      		SBI PORTA,0				;sang doi 1 don vi
00009e 9812                      		CBI PORTA,2		
00009f 9a12                      		SBI PORTA,2
0000a0 9810                      		CBI PORTA,0							
0000a1 9817                      		CBI PORTA,7		
0000a2 c008                      		RJMP EXIT_KEY_W_LESS_7
                                 MATRIX_B_D_Y:					;o Matrix B hoac D
0000a3 9a17                      		SBI PORTA,7				;o Matrix B hoac D, su dung thanh ghi dich 595 dieu khien chan GND cua Matrix B,D
0000a4 9a14                      		SBI	PORTA,4				;tien hanh day tin hieu muc cao (=1) ra cac ngo song song
0000a5 9813                      		CBI PORTA,3				;de dich chuyen diem len phia tren, moi lan nhan W diem
0000a6 9a13                      		SBI PORTA,3				;sang doi 1 don vi
0000a7 9815                      		CBI PORTA,5		
0000a8 9a15                      		SBI PORTA,5
0000a9 9813                      		CBI PORTA,3							
0000aa 9817                      		CBI PORTA,7		
                                 EXIT_KEY_W_LESS_7:				;thoat khoi CTC KEY_W_LESS_7
0000ab 910f                      		POP R16
0000ac 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO CHIEU TU DUOI LEN TREN (Y) KHI VUOT KHOI MATRIX LED
                                 ;=======================================================================================================
                                 ;Truoc tien, kiem tra xem diem sang dang o matrix A (R1=0) hay B (R1=1) de dieu khien chinh xac phan cung
                                 ;cua thanh ghi dich.
                                 ;Sau khi xac dinh duoc tien hanh chuyen diem sang ay len Matrix led tiep theo co toa do la Point(R13,8)
                                 ;R0=1
                                 ;=======================================================================================================
                                 KEY_W_MORE_7:
0000ad 24aa                      		CLR R10					;xoa thanh ghi dem vi tri y trong 1 Matrix led 8x8
0000ae 2d01                      		MOV R16,R1
0000af 3001                      		CPI R16,1				;kiem tra xem dang o Matrix led A hay B?
0000b0 f490                      		BRCC MATRIX_B_TO_D		;dang o matrix B
                                 
                                 		//dang o Matrix A, khi vuot qua R10=7 thi nhay len Matrix C
                                 		//toa do cua diem sang sau khi chuyen la Point(R13,8)
0000b1 9a16                      		SBI PORTA,6				;khoi tao muc tich cuc cao tai chan C_P0
0000b2 9a14                      		SBI PORTA,4				
0000b3 9813                      		CBI PORTA,3		
0000b4 9a13                      		SBI PORTA,3		
0000b5 9815                      		CBI PORTA,5		
0000b6 9a15                      		SBI PORTA,5
0000b7 2c6b                      		MOV R6,R11				;xac dinh vi tri x truoc khi chuyen sang Matrix led C
0000b8 9463                      		INC R6
0000b9 946a                      		DEC R6					
0000ba f109                      		BREQ EXIT_KEY_W_MORE_7
0000bb 9814                      		CBI PORTA,4				;sau do tien hanh doi muc tich cuc thap den vi tri x
                                 SET_Y_W:
0000bc 9813                      		CBI PORTA,3		
0000bd 9a13                      		SBI PORTA,3	
0000be 946a                      		DEC R6
0000bf f7e1                      		BRNE SET_Y_W	
0000c0 9815                      		CBI PORTA,5		
0000c1 9a15                      		SBI PORTA,5
0000c2 c019                      		RJMP EXIT_KEY_W_MORE_7
                                 		
                                 		//dang o Matrix B, khi vuot qua R10=7 thi nhay len Matrix D
                                 		//toa do cua diem sang sau khi chuyen la Point(R13,8)
                                 MATRIX_B_TO_D:
0000c3 9a16                      		SBI PORTA,6				;tao muc cao (=1) A_
0000c4 9a14                      		SBI PORTA,4		
0000c5 9813                      		CBI PORTA,3				
0000c6 9a13                      		SBI PORTA,3	
0000c7 9815                      		CBI PORTA,5		
0000c8 9a15                      		SBI PORTA,5	
0000c9 e008                      		LDI R16,8				;truyen 8 lan muc thap (=0) truyen len ngo song song de D_P0=1
0000ca 9814                      		CBI PORTA,4
                                 SET_Y_8_W_MATRIX_D:
0000cb 9813                      		CBI PORTA,3		
0000cc 9a13                      		SBI PORTA,3
0000cd 950a                      		DEC R16
0000ce f7e1                      		BRNE SET_Y_8_W_MATRIX_D	
0000cf 9815                      		CBI PORTA,5		
0000d0 9a15                      		SBI PORTA,5
0000d1 2c6b                      		MOV R6,R11				;kiem tra toa do cua x trong Matrix led B
0000d2 9463                      		INC R6
0000d3 946a                      		DEC R6
0000d4 f039                      		BREQ EXIT_KEY_W_MORE_7	;neu x=0 thi nhay den nhan ket thuc CTC
0000d5 9814                      		CBI PORTA,4				;neu x>=1 tien hanh set x
                                 SET_X_W_MATRIX_D:
0000d6 9813                      		CBI PORTA,3		
0000d7 9a13                      		SBI PORTA,3	
0000d8 946a                      		DEC R6
0000d9 f7e1                      		BRNE SET_X_W_MATRIX_D	
0000da 9815                      		CBI PORTA,5		
0000db 9a15                      		SBI PORTA,5	
                                 
                                 EXIT_KEY_W_MORE_7:				;thoat khoi CTC
0000dc 9813                      		CBI PORTA,3
0000dd 9816                      		CBI PORTA,6			
0000de 9403                      		INC R0					;tang gia tri bien dem toa do Matrix led	
0000df 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DIEU KIEN THUC HIEN PHIM D
                                 ;=======================================================================================================
                                 ;Moi lan nhan phim D, CTC co chuc nang tinh toan vi tri x de kiem tra vi tri diem sang co vuot qua matrix
                                 ;led moi theo chieu nam ngang tu trai sang phai (A sang B hoac C sang D) hoac tran ra khoi Matrix led 16x16 
                                 ;(vuot ra khoi Matrix B,D) hay khong?
                                 ;Neu khong thi chi thuc hien CTC KEY_D_LESS_7 dich chuyen trong pham vi mot Matrix led.
                                 ;Neu co thi can phai thuc hien CTC KEY_D_MORE_7 de thuc hien nhay sang Matrix led moi sau do chuyen diem
                                 ;anh sang den Matrix led nay.
                                 ;=======================================================================================================
                                 KEY_D:	
0000e0 930f                      		PUSH R16
0000e1 94b3                      		INC R11					;tang bien dem vi tri x
0000e2 2d0b                      		MOV R16,R11				
0000e3 3008                      		CPI R16,8				;kiem tra xem da vuot qua kich thuoc 1 Matrix led hay chua?
0000e4 f410                      		BRCC OVER_KEY_D			;neu co thi nhay den nhan OVER_KEY_D
0000e5 d012                      		RCALL KEY_D_LESS_7		;neu khong thi thuc hien CTC KEY_D_LESS_7
0000e6 c00f                      		RJMP EXIT_D					
                                 OVER_KEY_D:
0000e7 d027                      		RCALL KEY_D_MORE_7		;thuc hien CTC KEY_D_MORE_7
0000e8 2d01                      		MOV R16,R1				;kiem tra xem diem sang co vuot ra ngoai Matrix led 16x16 hay khong?
0000e9 3002                      		CPI R16,2
0000ea f410                      		BRCC OVER_B_D_ROW		;neu co thi nhay den nhan OVER_B_D_ROW 
0000eb d00c                      		RCALL KEY_D_LESS_7		;neu khong thi thuc hien CTC KEY_D_LESS_7 de hoan tat viec nhay sang Matrix led moi
0000ec c009                      		RJMP EXIT_D
                                 OVER_B_D_ROW:					;thuc hien reset lai Matrix, sau do Set diem sang ngay tai vi tri y
0000ed 92cf                      		PUSH R12				;vi tri y la vi tri duoc xac dinh ngay truoc khi diem anh tran khoi Matrix 16x16
0000ee d16b                      		RCALL SETUP_MATRIX
0000ef 910f                      		POP R16
0000f0 3000                      		CPI R16,0				;kiem tra xem y=0?
0000f1 f021                      		BREQ EXIT_D				;neu y=0 thi bo qua SET_OVER_ROW
                                 SET_OVER_ROW:					;neu y>=1 thi thuc hien SET_OVER_ROW
0000f2 94c3                      		INC R12
0000f3 df8a                      		RCALL KEY_W
0000f4 950a                      		DEC R16
0000f5 f7e1                      		BRNE SET_OVER_ROW
                                 EXIT_D:
0000f6 910f                      		POP R16
0000f7 9508                      		RET						;quay lai OPTION_KEY_D
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO CHIEU TU TRAI SANG PHAI (X) TRONG MOT MATRIX LED
                                 ;=======================================================================================================
                                 ;Truoc tien, kiem tra xem diem sang dang o matrix A,B (R0=0) hay C,D(R0=1) de dieu khien chinh xac phan cung
                                 ;cua thanh ghi dich
                                 ;=======================================================================================================
                                 KEY_D_LESS_7:
0000f8 930f                      		PUSH R16		
0000f9 2d00                      		MOV R16,R0			
0000fa 3001                      		CPI R16,1				;kiem tra xem dang o Matrix led A,B hay C,D?
0000fb f448                      		BRCC MATRIX_C_D_X		;o Matrix C hoac D
0000fc 9a16                      		SBI PORTA,6				;o Matrix A hoac B, su dung thanh ghi dich 595 dieu khien chan P cua Matrix A,B
0000fd 9811                      		CBI	PORTA,1				;tien hanh day tin hieu muc thap (=0) ra cac ngo song song
0000fe 9810                      		CBI PORTA,0				;de dich chuyen diem sang sang ben phai, moi lan nhan, diem
0000ff 9a10                      		SBI PORTA,0				;sang doi 1 don vi		
000100 9812                      		CBI PORTA,2		
000101 9a12                      		SBI PORTA,2	
000102 9810                      		CBI PORTA,0
000103 9816                      		CBI PORTA,6			
000104 c008                      		RJMP EXIT_KEY_D_LESS_7	;dich chuyen xong thi nhay den nhan EXIT_KEY_D_LESS_7
                                 MATRIX_C_D_X:					;o Matrix C hoac D
000105 9a16                      		SBI PORTA,6				;o Matrix C hoac D, su dung thanh ghi dich 595 dieu khien chan P cua Matrix C,D
000106 9814                      		CBI	PORTA,4				;tien hanh day tin hieu muc thap (=0) ra cac ngo song song
000107 9813                      		CBI PORTA,3				;de dich chuyen diem sang sang ben phai, moi lan nhan D diem
000108 9a13                      		SBI PORTA,3				;sang doi 1 don vi	
000109 9815                      		CBI PORTA,5		
00010a 9a15                      		SBI PORTA,5
00010b 9813                      		CBI PORTA,3	
00010c 9816                      		CBI PORTA,6		
                                 EXIT_KEY_D_LESS_7:				;thoat khoi CTC KEY_D_LESS_7
00010d 910f                      		POP R16
00010e 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO CHIEU TU TRAI SANG PHAI (X) KHI VUOT KHOI MATRIX LED
                                 ;=======================================================================================================
                                 ;Truoc tien, kiem tra xem diem sang dang o matrix A (R0=0) hay C(R0=1) de dieu khien chinh xac phan cung
                                 ;cua thanh ghi dich.
                                 ;Sau khi xac dinh duoc tien hanh chuyen diem sang ay len Matrix led tiep theo co toa do la Point(8,R12)
                                 ;R1=1
                                 ;=======================================================================================================
                                 KEY_D_MORE_7:
00010f 24bb                      		CLR R11					;xoa thanh ghi dem vi tri x trong 1 Matrix led 8x8
000110 2d00                      		MOV R16,R0				
000111 3001                      		CPI R16,1				;kiem tra xem dang o Matrix led A hay C?
000112 f490                      		BRCC MATRIX_C_TO_D		;dang o matrix C
                                 
                                 		//dang o Matrix A, khi vuot qua R11=7 thi nhay sang Matrix B 
                                 		//toa do cua diem sang sau khi chuyen la Point(8,R12)
000113 9a17                      		SBI PORTA,7				
000114 9814                      		CBI PORTA,4				;khoi tao muc tich cuc thap tai chan B_GND0 cua matrix B
000115 9813                      		CBI PORTA,3		
000116 9a13                      		SBI PORTA,3		
000117 9815                      		CBI PORTA,5		
000118 9a15                      		SBI PORTA,5
000119 2c5a                      		MOV R5,R10				;xac dinh vi tri y truoc khi chuyen sang Matrix led B
00011a 9453                      		INC R5	
00011b 945a                      		DEC R5
00011c f109                      		BREQ EXIT_KEY_D_MORE_7	;neu y=0 thi bo qua, nhay den nhan thoat
00011d 9a14                      		SBI PORTA,4				;sau do tien hanh doi muc tich cuc thap o B_GND0 den vi tri B_GNDy	
                                 UP_1:
00011e 9813                      		CBI PORTA,3		
00011f 9a13                      		SBI PORTA,3	
000120 945a                      		DEC R5
000121 f7e1                      		BRNE UP_1	
000122 9815                      		CBI PORTA,5		
000123 9a15                      		SBI PORTA,5	
000124 c019                      		RJMP EXIT_KEY_D_MORE_7	;nhay den nhan thoat
                                 
                                 		//dang o Matrix C, khi vuot qua R11=7 thi nhay sang Matrix D
                                 		//toa do cua diem sang sau khi chuyen la Point(8,R12)
                                 MATRIX_C_TO_D:
000125 9a17                      		SBI PORTA,7				
000126 9814                      		CBI PORTA,4				;tao muc tich cuc thap o B_GND0
000127 9813                      		CBI PORTA,3	
000128 9a13                      		SBI PORTA,3
000129 9815                      		CBI PORTA,5		
00012a 9a15                      		SBI PORTA,5	
00012b e008                      		LDI R16,8				;day muc tich cuc thap o B_GND0 len D_GND0
00012c 9a14                      		SBI PORTA,4
                                 LOOP_595_COL_2:
00012d 9813                      		CBI PORTA,3		
00012e 9a13                      		SBI PORTA,3
00012f 950a                      		DEC R16
000130 f7e1                      		BRNE LOOP_595_COL_2		
000131 9815                      		CBI PORTA,5		
000132 9a15                      		SBI PORTA,5
000133 2c5a                      		MOV R5,R10				;xac dinh vi tri y truoc khi chuyen sang Matrix led D
000134 9453                      		INC R5
000135 945a                      		DEC R5
000136 f039                      		BREQ EXIT_KEY_D_MORE_7	;neu y=0 thi bo qua, nhay den nhan thoat
000137 9a14                      		SBI PORTA,4				;sau do tien hanh doi muc tich cuc thap o D_GND0 den vi tri D_GNDy
                                 UP_2:
000138 9813                      		CBI PORTA,3		
000139 9a13                      		SBI PORTA,3	
00013a 945a                      		DEC R5
00013b f7e1                      		BRNE UP_2	
00013c 9815                      		CBI PORTA,5		
00013d 9a15                      		SBI PORTA,5
                                 
                                 EXIT_KEY_D_MORE_7:				;thoat khoi CTC
00013e 9813                      		CBI PORTA,3	
00013f 9817                      		CBI PORTA,7			
000140 9413                      		INC R1
000141 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DIEU KIEN THUC HIEN PHIM A
                                 ;=======================================================================================================
                                 ;Moi lan nhan phim A, CTC co chuc nang tinh toan vi tri x de kiem tra vi tri diem sang co vuot qua matrix
                                 ;led moi theo chieu nam ngang tu phai sang trai (B sang A hoac D sang C) hoac tran ra khoi Matrix led 16x16
                                 ;(vuot ra khoi Matrix A,C) hay khong?
                                 ;Neu khong thi chi thuc hien reset Matrix led, sau do set Point(R13-1,R12)
                                 ;Neu co thi can phai nhay sang Matrix led moi sau do chuyen diem anh sang len Matrix led nay, diem sang 
                                 ;se co toa do la Point(15,R12)
                                 ;=======================================================================================================
                                 KEY_A:
000142 92cf                      		PUSH R12				;cat gia tri toa do y vao stack
000143 92df                      		PUSH R13				;cat gia tri toa do x vao stack
000144 d115                      		RCALL SETUP_MATRIX		;reset lai Matrix led	
000145 90df                      		POP R13					;lay gia tri toa do x xuong de xu ly
000146 94da                      		DEC R13					;giam x di 1 don vi (vi nhan A sang trai)
000147 2d1d                      		MOV R17,R13
000148 3010                      		CPI R17,0				;kiem tra xem sau khi giam x thi co bi vuot ra khoi Matrix led theo huong tu phai sang trai hay khong?
000149 f06c                      		BRLT OVER_A_C_ROW		;neu co thi nhay den nhan OVER_A_C_ROW de xu ly 	
00014a 3011                      		CPI R17,1				;neu khong thi kiem tra xem sau khi giam x thi x=0?	
00014b f018                      		BRCS MOVE_ROW_S			;neu co thi nhay den nhan MOVE_ROW_S de xu ly
                                 SET_X_A:						;thuc hien set toa do x sau khi nhan A
00014c df93                      		RCALL KEY_D
00014d 951a                      		DEC R17
00014e f7e9                      		BRNE SET_X_A
                                 MOVE_ROW_S:						
00014f 90cf                      		POP R12					;lay gia tri toa do y xuong de xu ly
000150 2d1c                      		MOV R17,R12
000151 3011                      		CPI R17,1				;kiem tra xem toa do y co y=0?
000152 f078                      		BRCS EXIT_A				;neu co thi nhay den nhan EXIT_A de thoat
                                 SET_Y_A:						;neu khong thi thuc hien set toa do y sau khi nhan A
000153 df2a                      		RCALL KEY_W
000154 951a                      		DEC R17					;luu y toa do y sau khi nhan A la khong thay doi so voi truoc khi nhan A
000155 f7e9                      		BRNE SET_Y_A
000156 c00b                      		RJMP EXIT_A
                                 
                                 		// khi giam x thi phat hien tran ra khoi Matrix led theo huong tu phai sang trai
                                 		//can phai set Point(15,y)						
                                 OVER_A_C_ROW:					
000157 d102                      		RCALL SETUP_MATRIX			;reset lai Matrix led
000158 e00f                      		LDI R16,15					;set x=15
                                 SET_X_AFTER_OVER_A_C_ROW:
000159 df86                      		RCALL KEY_D
00015a 94d3                      		INC R13
00015b 950a                      		DEC R16
00015c f7e1                      		BRNE SET_X_AFTER_OVER_A_C_ROW
00015d 910f                      		POP R16						;lay gia tri y xuong de xu ly		
                                 SET_Y_AFTER_OVER_A_C_ROW:			;set y
00015e df1f                      		RCALL KEY_W
00015f 94c3                      		INC R12
000160 950a                      		DEC R16
000161 f7e1                      		BRNE SET_Y_AFTER_OVER_A_C_ROW
000162 9508                      EXIT_A:	RET							;thoat khoi nut A
                                 ;=======================================================================================================
                                 ;CTC DIEU KIEN THUC HIEN PHIM S
                                 ;=======================================================================================================
                                 ;Moi lan nhan phim S, CTC co chuc nang tinh toan vi tri y de kiem tra vi tri diem sang co vuot qua matrix
                                 ;led moi theo chieu thang dung tu tren xuong duoi (C sang A hoac D sang B) hoac tran ra khoi Matrix led 16x16
                                 ;(vuot ra khoi Matrix A,B) hay khong?
                                 ;Neu khong thi chi thuc hien reset Matrix led, sau do set Point(R13,R12-1)
                                 ;Neu co thi can phai nhay sang Matrix led moi sau do chuyen diem anh sang len Matrix led nay, diem sang 
                                 ;se co toa do la Point(R13,15)
                                 ;=======================================================================================================
                                 KEY_S:	
000163 92df                      		PUSH R13				;cat gia tri x vao stack
000164 92cf                      		PUSH R12				;cat gia tri y vao stack
000165 d0f4                      		RCALL SETUP_MATRIX		;reset lai Matrix led 16x16
000166 90cf                      		POP R12					;lay gia tri y tu stack xuong
000167 94ca                      		DEC R12					;giam 1 don vi do nhan nut S
000168 2d1c                      		MOV R17,R12				
000169 3010                      		CPI R17,0				;so sanh xem y co be hon 0 hay khong?
00016a f06c                      		BRLT OVER_A_B_COL		;neu co thi nhay den nhan OVER_A_B_COL xu ly tran cot
00016b 3011                      		CPI R17,1				;neu khong thi kiem tra xem y co be hon 1 hay khong?
00016c f018                      		BRCS MOVE_ROW			;neu co (y=0) thi nhay den nhan MOVE_ROW bo qua buoc set y
                                 LP_KEY_S_COL:					;neu khong (y>=1) thi thuc hien set y
00016d df10                      		RCALL KEY_W					
00016e 951a                      		DEC R17					;doi hang (R12-1) lan
00016f f7e9                      		BRNE LP_KEY_S_COL			
                                 MOVE_ROW:						;set x
000170 90df                      		POP R13					;lay gia tri x xuong
000171 2d1d                      		MOV R17,R13					
000172 3011                      		CPI R17,1				;so sanh xem x=1?
000173 f088                      		BRCS EXIT_S				;neu x=0 thi thoat CTC KEY_S
                                 MOVE_COL:						;x>=1 thi tien hanh set x
000174 df6b                      		RCALL KEY_D					
000175 951a                      		DEC R17					
000176 f7e9                      		BRNE MOVE_COL			
000177 c00d                      		RJMP EXIT_S		
                                 		//xu ly khi nhan S bi tran cot, dat Point(R13,15)			
                                 OVER_A_B_COL:						
000178 d0e1                      		RCALL SETUP_MATRIX		;reset lai Matrix led 16x16	
000179 e00f                      		LDI R16,15				;thuc hien viec set y=15
                                 SET_Y_AFTER_OVER_A_B_COL:
00017a df03                      		RCALL KEY_W
00017b 94c3                      		INC R12					
00017c 950a                      		DEC R16
00017d f7e1                      		BRNE SET_Y_AFTER_OVER_A_B_COL
00017e 910f                      		POP R16					;lay gia tri x xuong
00017f 3000                      		CPI R16,0
000180 f021                      		BREQ EXIT_S
                                 SET_X_AFTER_OVER_A_B_COL:		;thuc hien set x=R13 (khong thay doi gia tri x)
000181 df5e                      		RCALL KEY_D				
000182 94d3                      		INC R13
000183 950a                      		DEC R16
000184 f7e1                      		BRNE SET_X_AFTER_OVER_A_B_COL 
                                 EXIT_S:	
000185 b8d8                      		OUT PORTC,R13
000186 9508                      		RET						;thoat nut nhan S
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO DUONG CHEO KHI NHAN PHIM (Z)
                                 ;=======================================================================================================
                                 ;**Mot so khai niem duoc su dung trong CTC:
                                 ;-  Duong cheo chinh nguoc: la duong cheo xuat phat tu (15,15) --> (0,0)
                                 ;-  Nguoc_Tren_Chinh: la duong cheo cung huong, nam phia tren Duong cheo chinh nguoc
                                 ;-  Nguoc_Duoi_Chinh: la duong cheo cung huong, nam phia duoi Duong cheo chinh nguoc
                                 ;**Truoc tien, kiem tra xem diem sang sau khi nhan E co vuot ra khoi (0,0) hay khong. Neu co thi roi vao 
                                 ;truong hop "vuot Duong cheo chinh nguoc". Khi do nhay den nhan xu ly truong hop nay.
                                 ;**Neu khong xay ra "vuot Duong cheo chinh nguoc" thi can kiem tra xem diem sang sau khi nhan E co vuot duong
                                 ;cheo tren "Nguoc_Tren_Chinh" hay vuot duong cheo duoi "Nguoc_Duoi_Chinh" hay khong? Neu co thi nhay den nhan 
                                 ;xu ly cac truong hop nay.
                                 ;**Neu khong xay ra cac truong tren thi sau khi nhan Z thi giong nhu sau khi Reset Matrix led thi lan luot
                                 ;nhan to hop hai phim W va D voi so luong thich hop.
                                 ;=======================================================================================================
                                 KEY_Z:		
000187 2d0c                      		MOV R16,R12										
000188 3000                      		CPI R16,0						;kiem tra toa do y=0? (sau khi nhan se y- vuot ra khoi (0,0))
000189 f019                      		BREQ OVER_0_S_Z					;neu y=0 thi nhay den nhan	OVER_0_S_Z de kiem tra x
00018a dfd8                      		RCALL KEY_S						;neu y>=1 thi thuc hien nhan Z nhu binh thuong
00018b dfb6                      		RCALL KEY_A
00018c c007                      		RJMP NEVER_OVER_0_0_Z			
                                 
                                 OVER_0_S_Z:								;kiem tra toa do x=0? (sau khi nhan se x- vuot ra khoi (0,0))
00018d 92df                      		PUSH R13
00018e dfd4                      		RCALL KEY_S
00018f 90df                      		POP R13
000190 2d0d                      		MOV R16,R13
000191 3000                      		CPI R16,0
000192 f139                      		BREQ OVER_0_0_Z					;neu x=0 thi du dieu kien vuot duong cheo chinh nguoc, nhay den nhan OVER_0_0_Z de xu ly
000193 dfae                      		RCALL KEY_A						;neu x>=1 thi thuc hien nhan Z nhu binh thuong
                                 
                                 		//thuc hien thao tac nhan Z khi chua vuot vuot Duong cheo chinh nguoc 
                                 NEVER_OVER_0_0_Z:
000194 2d0c                      		MOV R16,R12						
000195 300f                      		CPI R16,15						;kiem tra xem co vuot duong cheo Nguoc_Duoi_Chinh hay khong?
000196 f481                      		BRNE CHECK_Z_OVER_ROW			;neu khong thi kiem tra xem co vuot duong cheo Nguoc_Tren_Chinh hay khong?
                                 		
                                 		//truong hop vuot duong cheo Nguoc_Duoi_Chinh
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(15,y)
000197 92df                      		PUSH R13						;cat gia tri x len stack (*luu y: x luc nay da -1 so voi vi tri vuot)
000198 d0c1                      		RCALL SETUP_MATRIX				;reset lai Matrix led
000199 e00e                      		LDI R16,14
00019a 90df                      		POP R13
00019b 190d                      		SUB R16,R13						;lay vi tri y=15-(x-(-1))
                                 SET_Y_Z:								;tien hanh set y
00019c dee1                      		RCALL KEY_W							
00019d 94c3                      		INC R12
00019e 950a                      		DEC R16
00019f f7e1                      		BRNE SET_Y_Z
0001a0 e00f                      		LDI R16,15
0001a1 24dd                      		CLR R13							;lam sach x truoc khi tien hanh set x
                                 SET_X_15_Z:								;tien hanh set x=15
0001a2 df3d                      		RCALL KEY_D
0001a3 94d3                      		INC R13
0001a4 950a                      		DEC R16
0001a5 f7e1                      		BRNE SET_X_15_Z
0001a6 c01d                      		RJMP EXIT_OPTION_KEY_Z			;thoat khoi phim nhan Z
                                 		
                                 		
                                 CHECK_Z_OVER_ROW:
0001a7 2d0d                      		MOV R16,R13
0001a8 300f                      		CPI R16,15						;kiem tra xem co vuot duong cheo Nguoc_Tren_Chinh hay khong?
0001a9 f4d1                      		BRNE EXIT_OPTION_KEY_Z			;neu khong thi nhay den nhan thoat
                                 		
                                 		//truong hop vuot duong cheo Nguoc_Tren_Chinh
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(x,15)
0001aa 92cf                      		PUSH R12						;cat gia tri y len stack (*luu y: y luc nay da -1 so voi vi tri vuot)
0001ab d0ae                      		RCALL SETUP_MATRIX				;reset lai Matrix led
0001ac e00e                      		LDI R16,14						
0001ad 90cf                      		POP R12							
0001ae 190c                      		SUB R16,R12						;lay vi tri x=15-(y-(-1))
                                 SET_X_Z:								;tien hanh set x
0001af df30                      		RCALL KEY_D
0001b0 94d3                      		INC R13
0001b1 950a                      		DEC R16
0001b2 f7e1                      		BRNE SET_X_Z
0001b3 e00f                      		LDI R16,15
0001b4 24cc                      		CLR R12							;lam sach y truoc khi set y
                                 SET_Y_15_Z:								;set y=15
0001b5 dec8                      		RCALL KEY_W
0001b6 94c3                      		INC R12
0001b7 950a                      		DEC R16
0001b8 f7e1                      		BRNE SET_Y_15_Z
0001b9 c00a                      		RJMP EXIT_OPTION_KEY_Z			;thoat khoi phim nhan Z
                                 
                                 		//truong hop E vuot Duong cheo chinh nguoc
                                 		//can set Point(15,15) nen chi can reset lai va thuc hien hai thao tac KEY_W va KEY_D 15 lan
                                 OVER_0_0_Z:
0001ba 24cc                      		CLR R12
0001bb 24dd                      		CLR R13
0001bc d09d                      		RCALL SETUP_MATRIX				;reset lai Matrix led
0001bd e00f                      		LDI R16,15
                                 SET_POINT_15_15:						;tien hanh set Point(15,15)
0001be df21                      		RCALL KEY_D
0001bf 94d3                      		INC R13
0001c0 debd                      		RCALL KEY_W
0001c1 94c3                      		INC R12
0001c2 950a                      		DEC R16
0001c3 f7d1                      		BRNE SET_POINT_15_15
                                 EXIT_OPTION_KEY_Z:						;thoat khoi phim nhan
0001c4 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO DUONG CHEO KHI NHAN PHIM (E)
                                 ;=======================================================================================================
                                 ;**Mot so khai niem duoc su dung trong CTC:
                                 ;-  Duong cheo Chinh: la duong cheo xuat phat tu (0,0) --> (15,15)
                                 ;-  Tren_Chinh: la duong cheo cung huong, nam phia tren Duong cheo Chinh
                                 ;-  Duoi_Chinh: la duong cheo cung huong, nam phia duoi Duong cheo Chinh
                                 ;**Truoc tien, kiem tra xem diem sang sau khi nhan E co vuot ra khoi (15,15) hay khong. Neu co thi roi vao 
                                 ;truong hop "vuot duong cheo Chinh". Khi do nhay den nhan xu ly truong hop nay.
                                 ;**Neu khong xay ra "vuot duong cheo Chinh" thi can kiem tra xem diem sang sau khi nhan E co vuot duong
                                 ;cheo tren "Tren_Chinh" hay vuot duong cheo duoi "Duoi_Chinh" hay khong? Neu co thi nhay den nhan xu ly 
                                 ;cac truong hop nay.
                                 ;**Neu khong xay ra cac truong tren thi sau khi nhan E thi giong nhu nhan to hop hai phim W va D.
                                 ;=======================================================================================================
                                 KEY_E:
0001c5 94c3                      		INC R12						;tang y
0001c6 2d0c                      		MOV R16,R12					
0001c7 3100                      		CPI R16,16					;kiem tra xem y=16?
0001c8 f420                      		BRCC OVER_W_15_E			;neu co thi tien hanh kiem tra x=16?
0001c9 deb4                      		RCALL KEY_W					;neu khong thi khong xay ra truong hop E vuot duong cheo Chinh
0001ca 94d3                      		INC R13
0001cb df14                      		RCALL KEY_D
0001cc c006                      		RJMP NEVER_OVER_15_15_E		;nhay den nhan thucj hien phim nhan E truong hop khong vuot duong cheo Chinh
                                 OVER_W_15_E:						;kiem tra xem x=16?
0001cd deb0                      		RCALL KEY_W
0001ce 94d3                      		INC R13
0001cf 2d0d                      		MOV R16,R13
0001d0 3100                      		CPI R16,16
0001d1 f4e8                      		BRCC OVER_15_15_E			;neu x=16 thi tien hanh nhay den nhan OVER_15_15_E xu ly truong hop vuot duong cheo Chinh
0001d2 df0d                      		RCALL KEY_D					;neu x<16 thi thuc hien chuong trinh truong hop E khong vuot duong cheo Chinh
                                 
                                 		//thuc hien nhan phim E khi E khong thuoc truong hop vuot duong cheo Chinh
                                 NEVER_OVER_15_15_E:					
0001d3 2d0c                      		MOV R16,R12
0001d4 3000                      		CPI R16,0					;kiem tra xem co vuot duong cheo Tren_Chinh hay khong?
0001d5 f459                      		BRNE CHECK_E_OVER_ROW		;neu khong thi kiem tra xem co vuot duong cheo Duoi_Chinh hay khong?
                                 		
                                 		//truong hop vuot duong cheo Tren_Chinh
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(0,y)
0001d6 92df                      		PUSH R13					;cat gia tri x len stack (*luu y: x luc nay da +1 so voi vi tri vuot)		
0001d7 d082                      		RCALL SETUP_MATRIX			;reset lai Matrix led
0001d8 e100                      		LDI R16,16					
0001d9 90df                      		POP R13
0001da 190d                      		SUB R16,R13					;lay vi tri y=15-(x-1)
                                 SET_Y_E:							;tien hanh set y
0001db dea2                      		RCALL KEY_W
0001dc 94c3                      		INC R12
0001dd 950a                      		DEC R16
0001de f7e1                      		BRNE SET_Y_E
0001df 24dd                      		CLR R13						;set x=0
0001e0 c00f                      		RJMP EXIT_OPTION_KEY_E		;nhay den nhan thoat
                                 
                                 CHECK_E_OVER_ROW:
0001e1 2d0d                      		MOV R16,R13
0001e2 3000                      		CPI R16,0					;kiem tra xem co vuot duong cheo Duoi_Chinh hay khong?
0001e3 f461                      		BRNE EXIT_OPTION_KEY_E		;neu khong thi nhay den nhan thoat
                                 
                                 		//truong hop vuot duong cheo Duoi_Chinh
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(x,0)
0001e4 92cf                      		PUSH R12					;cat gia tri y len stack (*luu y: y luc nay da +1 so voi vi tri vuot)
0001e5 d074                      		RCALL SETUP_MATRIX			;reset lai Matrix led
0001e6 e100                      		LDI R16,16
0001e7 90cf                      		POP R12
0001e8 190c                      		SUB R16,R12					;lay vi tri x=15-(y-1)
                                 SET_X_E:							;tien hanh set x
0001e9 def6                      		RCALL KEY_D
0001ea 94d3                      		INC R13
0001eb 950a                      		DEC R16
0001ec f7e1                      		BRNE SET_X_E
0001ed 24cc                      		CLR R12						;set y=0
0001ee c001                      		RJMP EXIT_OPTION_KEY_E		;nhay den nhan thoat
                                 
                                 		//truong hop E vuot duong cheo Chinh
                                 		//can set Point(0,0) nen chi can reset lai Matrix led la duoc
                                 OVER_15_15_E:
0001ef d06a                      		RCALL SETUP_MATRIX
                                 EXIT_OPTION_KEY_E:					;thoat khoi phim nhan E
0001f0 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO DUONG CHEO KHI NHAN PHIM (C)
                                 ;=======================================================================================================
                                 ;**Mot so khai niem duoc su dung trong CTC:
                                 ;-  Duong cheo phu nguoc: la duong cheo xuat phat tu (0,15) --> (15,0)
                                 ;-  Nguoc_Tren_Phu: la duong cheo cung huong, nam phia tren Duong cheo phu nguoc
                                 ;-  Nguoc_Duoi_Phu: la duong cheo cung huong, nam phia duoi Duong cheo phu nguoc
                                 ;**Truoc tien, kiem tra xem diem sang sau khi nhan C co vuot ra khoi (15,0) hay khong. Neu co thi roi vao 
                                 ;truong hop "vuot Duong cheo phu nguoc". Khi do nhay den nhan xu ly truong hop nay.
                                 ;**Neu khong xay ra "vuot Duong cheo phu nguoc" thi can kiem tra xem diem sang sau khi nhan C co vuot duong
                                 ;cheo "Nguoc_Tren_Phu" hay vuot duong cheo "Nguoc_Duoi_Phu" hay khong? Neu co thi nhay den nhan xu ly 
                                 ;cac truong hop nay.
                                 ;**Neu khong xay ra cac truong tren thi sau khi nhan C thi giong nhu sau khi Reset Matrix led thi lan luot
                                 ;nhan to hop hai phim W va D voi so luong thich hop.
                                 ;=======================================================================================================
                                 KEY_C:
0001f1 94d3                      		INC R13							
0001f2 2d0d                      		MOV R16,R13	
0001f3 3100                      		CPI R16,16						;kiem tra xem x=16?
0001f4 f418                      		BRCC OVER_D_15_C				;neu x=16 thi nhay sang OVER_D_15_C de tiep tuc kiem tra
0001f5 deea                      		RCALL KEY_D						;neu x<=15 thi thuc hien nhan C nhu binh thuong
0001f6 df6c                      		RCALL KEY_S
0001f7 c005                      		RJMP NEVER_OVER_15_0_C			
                                 
                                 OVER_D_15_C:							;kiem tra y
0001f8 dee7                      		RCALL KEY_D
0001f9 2d0c                      		MOV R16,R12										
0001fa 3000                      		CPI R16,0						;kiem tra xem y=0?
0001fb f111                      		BREQ OVER_15_0_C				;neu co thi nhay den nhan de thuc hien truong hop vuot Duong cheo phu nguoc
0001fc df66                      		RCALL KEY_S						;neu y>=1 thi thuc hien nhan C nhu binh thuong
                                 
                                 		//thuc hien nhan phim C khi khong thuoc truong hop vuot Duong cheo phu nguoc
                                 NEVER_OVER_15_0_C:
0001fd 2d0c                      		MOV R16,R12
0001fe 300f                      		CPI R16,15						;kiem tra xem co vuot duong cheo Nguoc_Duoi_Phu hay khong?
0001ff f459                      		BRNE CHECK_C_OVER_ROW			;neu khong thi kiem tra xem co vuot duong cheo Nguoc_Tren_Phu hay khong?
                                 
                                 		//truong hop vuot duong cheo Nguoc_Duoi_Phu
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(0,y)
000200 92df                      		PUSH R13						;cat gia tri x len stack (*luu y: x luc nay da +1 so voi vi tri vuot)
000201 d058                      		RCALL SETUP_MATRIX				;reset Matrix led
000202 90df                      		POP R13
000203 2d0d                      		MOV R16,R13
000204 950a                      		DEC R16							;dat y=x-1
                                 SET_Y_C:								;thuc hien set y
000205 de78                      		RCALL KEY_W
000206 94c3                      		INC R12
000207 950a                      		DEC R16
000208 f7e1                      		BRNE SET_Y_C
000209 24dd                      		CLR R13							;set x=0
00020a c019                      		RJMP EXIT_OPTION_KEY_C			;nhay den nhan thoat
                                 		
                                 CHECK_C_OVER_ROW:						
00020b 2d0d                      		MOV R16,R13		
00020c 3000                      		CPI R16,0						;kiem tra xem co vuot duong cheo Nguoc_Tren_Phu hay khong?
00020d f4b1                      		BRNE EXIT_OPTION_KEY_C			;neu khong thi nhay den nhan thoat
                                 
                                 		//truong hop vuot duong cheo Nguoc_Tren_Phu
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(x,15)
00020e 92cf                      		PUSH R12						;cat gia tri y len stack (*luu y: y luc nay da -1 so voi vi tri vuot)
00020f d04a                      		RCALL SETUP_MATRIX				;reset Matrix led
000210 90cf                      		POP R12							
000211 2d0c                      		MOV R16,R12
000212 9503                      		INC R16							;dat x=y+1
                                 SET_X_C:								;tien hanh set x
000213 decc                      		RCALL KEY_D						
000214 94d3                      		INC R13
000215 950a                      		DEC R16
000216 f7e1                      		BRNE SET_X_C
000217 e00f                      		LDI R16,15
000218 24cc                      		CLR R12				
                                 SET_Y_C_15:								;set y=15
000219 de64                      		RCALL KEY_W
00021a 94c3                      		INC R12
00021b 950a                      		DEC R16
00021c f7e1                      		BRNE SET_Y_C_15
00021d c006                      		RJMP EXIT_OPTION_KEY_C			;nhay den nhan thoat
                                 		 
                                 		//truong hop C vuot Duong cheo phu nguoc 
                                 		//can set Point(0,15)
                                 OVER_15_0_C:
00021e d03b                      		RCALL SETUP_MATRIX
00021f e00f                      		LDI R16,15
                                 SET_0_15_C:
000220 de5d                      		RCALL KEY_W
000221 94c3                      		INC R12
000222 950a                      		DEC R16
000223 f7e1                      		BRNE SET_0_15_C
                                 EXIT_OPTION_KEY_C:						;thoat khoi nut nhan C
000224 9508                      		RET
                                 ;=======================================================================================================
                                 ;CTC DICH CHUYEN DIEM SANG THEO DUONG CHEO KHI NHAN PHIM (C)
                                 ;=======================================================================================================
                                 ;**Mot so khai niem duoc su dung trong CTC:
                                 ;-  Duong cheo phu nguoc: la duong cheo xuat phat tu (0,15) --> (15,0)
                                 ;-  Nguoc_Tren_Phu: la duong cheo cung huong, nam phia tren Duong cheo phu nguoc
                                 ;-  Nguoc_Duoi_Phu: la duong cheo cung huong, nam phia duoi Duong cheo phu nguoc
                                 ;**Truoc tien, kiem tra xem diem sang sau khi nhan C co vuot ra khoi (15,0) hay khong. Neu co thi roi vao 
                                 ;truong hop "vuot Duong cheo phu nguoc". Khi do nhay den nhan xu ly truong hop nay.
                                 ;**Neu khong xay ra "vuot Duong cheo phu nguoc" thi can kiem tra xem diem sang sau khi nhan C co vuot duong
                                 ;cheo "Nguoc_Tren_Phu" hay vuot duong cheo "Nguoc_Duoi_Phu" hay khong? Neu co thi nhay den nhan xu ly 
                                 ;cac truong hop nay.
                                 ;**Neu khong xay ra cac truong tren thi sau khi nhan C thi giong nhu sau khi Reset Matrix led thi lan luot
                                 ;nhan to hop hai phim W va D voi so luong thich hop.
                                 ;=======================================================================================================
                                 KEY_Q:
000225 2d0d                      		MOV R16,R13										
000226 3000                      		CPI R16,0					;kiem tra xem x=0?
000227 f021                      		BREQ OVER_A_0_Q				;neu x=0 thi nhay sang OVER_A_0_Q de kiem tra tiep
000228 df19                      		RCALL KEY_A					;neu x>=1 thi thuc hien nhan phim Q nhu binh thuong	
000229 94c3                      		INC R12
00022a de53                      		RCALL KEY_W	
00022b c006                      		RJMP NEVER_OVER_0_15_Q
                                 
                                 OVER_A_0_Q:							
00022c df15                      		RCALL KEY_A
00022d 94c3                      		INC R12
00022e 2d0c                      		MOV R16,R12										
00022f 3100                      		CPI R16,16					;kiem tra y=16?
000230 f510                      		BRCC OVER_0_15_Q			;neu y=16 thi roi vao truong hop vuot Duong cheo phu
000231 de4c                      		RCALL KEY_W					;neu y<=15 thi thuc hien nhan phim Q nhu binh thuong	
                                 
                                 		//thuc hien nhan phim Q khi khong thuoc truong hop vuot Duong cheo phu
                                 NEVER_OVER_0_15_Q:
000232 2d0d                      		MOV R16,R13
000233 300f                      		CPI R16,15					;kiem tra xem co vuot duong cheo Duoi_Phu hay khong?
000234 f459                      		BRNE CHECK_Q_OVER_COL		;neu khong thi kiem tra xem co vuot duong cheo Duoi_Phu hay khong?
                                 
                                 		//truong hop vuot duong cheo Duoi_Phu
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(x,0)
000235 92cf                      		PUSH R12					;cat gia tri y len stack (*luu y: y luc nay da +1 so voi vi tri vuot)
000236 d023                      		RCALL SETUP_MATRIX			;reset Matrix led
000237 90cf                      		POP R12
000238 2d0c                      		MOV R16,R12
000239 950a                      		DEC R16						;dat x=y-1
                                 SET_X_Q:							;tien hanh set x
00023a dea5                      		RCALL KEY_D
00023b 94d3                      		INC R13
00023c 950a                      		DEC R16
00023d f7e1                      		BRNE SET_X_Q
00023e 24cc                      		CLR R12						;set y=0
00023f c019                      		RJMP EXIT_OPTION_KEY_Q		;nhay den nhan thoat
                                 		
                                 CHECK_Q_OVER_COL:						
000240 2d0c                      		MOV R16,R12
000241 3000                      		CPI R16,0					;kiem tra xem co vuot duong cheo Tren_Phu hay khong?
000242 f4b1                      		BRNE EXIT_OPTION_KEY_Q		;neu khong thi nhay den nhan thoat
                                 
                                 		//truong hop vuot duong cheo Tren_Phu
                                 		//sau khi vuot thi toa do cua diem anh sang la Point(15,y)
000243 92df                      		PUSH R13					;cat gia tri x len stack (*luu y: x luc nay da -1 so voi vi tri vuot)
000244 d015                      		RCALL SETUP_MATRIX
000245 90df                      		POP R13
000246 2d0d                      		MOV R16,R13
000247 9503                      		INC R16						;dat y=x+1
                                 SET_Y_Q:							;tien hanh set y
000248 de35                      		RCALL KEY_W					
000249 94c3                      		INC R12
00024a 950a                      		DEC R16
00024b f7e1                      		BRNE SET_Y_Q
00024c e00f                      		LDI R16,15
00024d 24dd                      		CLR R13							
                                 SET_X_Q_15:							;set x=15
00024e de91                      		RCALL KEY_D
00024f 94d3                      		INC R13
000250 950a                      		DEC R16
000251 f7e1                      		BRNE SET_X_Q_15
000252 c006                      		RJMP EXIT_OPTION_KEY_Q		;nhay den nhan thoat
                                 
                                 		//truong hop C vuot Duong cheo phu 
                                 		//can set Point(15,0)
                                 OVER_0_15_Q:
000253 d006                      		RCALL SETUP_MATRIX
000254 e00f                      		LDI R16,15
                                 SET_15_0_Q:
000255 de8a                      		RCALL KEY_D
000256 94d3                      		INC R13
000257 950a                      		DEC R16
000258 f7e1                      		BRNE SET_15_0_Q
                                 EXIT_OPTION_KEY_Q:					;thoat khoi phim nhan		
000259 9508                      		RET	
                                 ;============================================================================================
                                 ;CTC KHOI DONG MATRIX LED 16X16 
                                 ;============================================================================================
                                 ;Matrix led A c toa do 4 dinh lan luot la (0,0),(7,0),(0,7),(7,7)
                                 ;Matrix led B c toa do 4 dinh lan luot la (8,0),(15,0),(0,7),(15,7)
                                 ;Matrix led C c toa do 4 dinh lan luot la (0,8),(7,8),(0,15),(7,15)
                                 ;Matrix led D c toa do 4 dinh lan luot la (8,8),(15,8),(8,15),(15,15)
                                 ;Set tat ca chan GND cua cac Matrix led A-D o muc tich cuc cao
                                 ;Set mot diem sang o goc toa do (0,0)
                                 ;============================================================================================
                                 SETUP_MATRIX:
                                 		//clear cac chan nguon cua cac Matrix led 
00025a 9a16                      		SBI PORTA,6			;cho phep 573_row
00025b e140                      		LDI R20,16			;so luong chan Power(P)
00025c 934f                      		PUSH R20			;cat vao stack	
00025d 9811                      		CBI	PORTA,1			;muc thap du lieu cho 595_row_A_B  
                                 LP_CLR_A_B:
00025e 9810                      		CBI PORTA,0			;tao xung canh len truyen du lieu
00025f 9a10                      		SBI PORTA,0			;ra chan cua thanh ghi dich 
000260 9812                      		CBI PORTA,2			;595_row_A_B
000261 9a12                      		SBI PORTA,2			
000262 954a                      		DEC R20				;giam bien dem so chan Power(P)
000263 f7d1                      		BRNE LP_CLR_A_B		;neu chua Clear het thi lap lai
000264 914f                      		POP R20				;lay so luong chan Power(P) xuong
000265 9814                      		CBI	PORTA,4			;muc thap du lieu cho 595_row_C_D 
                                 LP_CLR_C_D:
000266 9813                      		CBI PORTA,3			;tao xung canh len truyen du lieu
000267 9a13                      		SBI PORTA,3			;ra chan cua thanh ghi dich 
000268 9815                      		CBI PORTA,5			;595_row_C_D
000269 9a15                      		SBI PORTA,5	
00026a 954a                      		DEC R20				;giam bien dem so chan Power(P)		
00026b f7d1                      		BRNE LP_CLR_C_D		;neu chua Clear het thi lap lai
00026c 9816                      		CBI PORTA,6			;khong cho phep 573_row
                                 		
                                 		//set cac chan GND cua cac Matrix led
00026d 9a17                      		SBI PORTA,7			;cho phep 573_col
00026e e140                      		LDI R20,16			;so luong chan GND
00026f 934f                      		PUSH R20			;cat vo stack	
000270 9a11                      		SBI	PORTA,1			;muc cao du lieu cho 595_col_A_C  
                                 LP_SET_A_C:
000271 9810                      		CBI PORTA,0			;tao xung canh len truyen du lieu
000272 9a10                      		SBI PORTA,0			;ra chan cua thanh ghi dich 
000273 9812                      		CBI PORTA,2			;595_col_A_C
000274 9a12                      		SBI PORTA,2			
000275 954a                      		DEC R20				;giam bien dem so chan GND
000276 f7d1                      		BRNE LP_SET_A_C		;neu chua Set het thi lap lai
000277 914f                      		POP R20				;lay so luong chan GND xuong
000278 9a14                      		SBI	PORTA,4			;muc cao du lieu cho 595_col_B_D 
                                 LP_SET_B_D:
000279 9813                      		CBI PORTA,3			;tao xung canh len truyen du lieu
00027a 9a13                      		SBI PORTA,3			;ra chan cua thanh ghi dich 
00027b 9815                      		CBI PORTA,5			;595_col_B_D
00027c 9a15                      		SBI PORTA,5	
00027d 954a                      		DEC R20				;giam bien dem so chan GND		
00027e f7d1                      		BRNE LP_SET_B_D		;neu chua Set het thi lap lai
                                 
                                 		//set mot diem anh sang tai toa do (0,0)
                                 		//set muc tich cuc thap cho chan GND toa do (x,0)
00027f 9811                      		CBI	PORTA,1			;muc thap du lieu cho 595_col_A_C
000280 9810                      		CBI PORTA,0			;tao xung canh len truyen du lieu
000281 9a10                      		SBI PORTA,0			;595_col_A_C
000282 9812                      		CBI PORTA,2			
000283 9a12                      		SBI PORTA,2
000284 9810                      		CBI PORTA,0	
000285 9817                      		CBI PORTA,7			;khng cho php 573_col
                                 
                                 		//set muc tich cao cho chan P toa do (0,y)
000286 2700                      		CLR R16				;clear cac chn PA truoc khi ket noi voi 
000287 b902                      		OUT PORTA,R16		;595_row_A_B
000288 9a16                      		SBI PORTA,6			;cho phep 573_row_A_B
000289 9a11                      		SBI	PORTA,1			;muc cao du lieu cho 595_row_A_B
00028a 9810                      		CBI PORTA,0			;tao xung canh len truyen du lieu
00028b 9a10                      		SBI PORTA,0			;595_row_A_B
00028c 9812                      		CBI PORTA,2		
00028d 9a12                      		SBI PORTA,2
00028e 9810                      		CBI PORTA,0
00028f 9816                      		CBI PORTA,6			;khng cho php 573_row_A_B
                                 		//clear cac thanh ghi su dung trong viec dem vi tri (location)
000290 24aa                      		CLR R10				;clear thanh ghi dem toa do hang(y) trong 1 matrix co gia tri tu 0->8
000291 24bb                      		CLR R11				;clear thanh ghi dem toa do cot(x) trong 1 matrix co gia tri tu 0->8
000292 24cc                      		CLR R12				;clear thanh ghi dem toa do hang(y) trong 4 matrix co gia tri tu 0->15
000293 24dd                      		CLR R13				;clear thanh ghi dem toa do cot(x) trong 4 matrix co gia tri tu 0->15
000294 2400                      		CLR R0				;clear thanh ghi dem toa do cua matrix (Y) co gia tri tu 0->2	
000295 2411                      		CLR R1				;clear thanh ghi dem toa do cua matrix (X) co gia tri tu 0->2
000296 9508                      		RET	
                                 ;--------------------------------------------------
                                 DELAY_500MS:	
000297 e035                      		LDI R19,5			;0.5s=5*100ms
000298 e624                      LP3:	LDI R18,100			;100ms=100*1ms	
000299 ec18                      LP2:	LDI R17,200			;1ms=5*200
00029a e008                      LP1:	LDI R16,8			;5*8=40MC -> 5us	
00029b 0000                      LP:		NOP
00029c 0000                      		NOP
00029d 950a                      		DEC R16
00029e f7e1                      		BRNE LP
00029f 951a                      		DEC R17
0002a0 f7c9                      		BRNE LP1
0002a1 952a                      		DEC R18
0002a2 f7b1                      		BRNE LP2
0002a3 953a                      		DEC R19
0002a4 f799                      		BRNE LP3
0002a5 9508                      		RET
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega324P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   5 r1 :   5 r2 :   0 r3 :   0 r4 :   0 
r5 :   8 r6 :   8 r7 :   0 r8 :   0 r9 :   0 r10:   6 r11:   6 r12:  49 
r13:  52 r14:   0 r15:   0 r16: 131 r17:  18 r18:   2 r19:   2 r20:  10 
r21:   0 r22:   0 r23:   0 r24:   9 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 14 out of 35 (40.0%)

"ATmega324P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :  12 brcs  :   4 break :   0 breq  :  19 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   2 brmi  :   0 
brne  :  47 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  69 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  19 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  41 cpse  :   0 dec   :  47 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  40 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  28 lds   :   2 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  36 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :   5 pop   :  23 
push  :  21 rcall :  76 ret   :  14 reti  :   0 rjmp  :  32 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  61 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   4 
sub   :   4 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 24 out of 113 (21.2%)

"ATmega324P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00054c   1230      0   1230   32768   3.8%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
