#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 16 21:40:18 2024
# Process ID: 20404
# Current directory: E:/vivado_project/switch_32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20408 E:\vivado_project\switch_32\switch_32.xpr
# Log file: E:/vivado_project/switch_32/vivado.log
# Journal file: E:/vivado_project/switch_32\vivado.jou
# Running On: Sherlock, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/switch_32/switch_32.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinxapp/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinxapp/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.293 ; gain = 372.930
update_compile_order -fileset sources_1
reset_run sfifo_ft_w14_d1024_synth_1
launch_runs sfifo_ft_w14_d1024_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sfifo_ft_w14_d1024
[Thu May 16 21:41:12 2024] Launched sfifo_ft_w14_d1024_synth_1...
Run output will be captured here: E:/vivado_project/switch_32/switch_32.runs/sfifo_ft_w14_d1024_synth_1/runme.log
wait_on_run sfifo_ft_w14_d1024_synth_1
[Thu May 16 21:41:12 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:41:17 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:41:22 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:41:27 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:41:37 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:41:47 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:41:57 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...
[Thu May 16 21:42:07 2024] Waiting for sfifo_ft_w14_d1024_synth_1 to finish...

*** Running vivado
    with args -log sfifo_ft_w14_d1024.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sfifo_ft_w14_d1024.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sfifo_ft_w14_d1024.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sfifo_ft_w14_d1024
Command: synth_design -top sfifo_ft_w14_d1024 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.863 ; gain = 410.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sfifo_ft_w14_d1024' [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/synth/sfifo_ft_w14_d1024.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_8' declared at 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_8' [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/synth/sfifo_ft_w14_d1024.vhd:541]
INFO: [Synth 8-256] done synthesizing module 'sfifo_ft_w14_d1024' (0#1) [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/synth/sfifo_ft_w14_d1024.vhd:73]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[9] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[8] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[7] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[6] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[5] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[9] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[8] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[7] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[6] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[5] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[9] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[8] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[7] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[6] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[9] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[8] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[7] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[6] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[9] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[8] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[7] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[6] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module updn_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[9] in module rd_status_flags_ss is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1694.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024_ooc.xdc] for cell 'U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024.xdc] for cell 'U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024.xdc] for cell 'U0'
Parsing XDC File [E:/vivado_project/switch_32/switch_32.runs/sfifo_ft_w14_d1024_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado_project/switch_32/switch_32.runs/sfifo_ft_w14_d1024_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1694.484 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/vivado_project/switch_32/switch_32.runs/sfifo_ft_w14_d1024_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 41    
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     7|
|3     |LUT2     |    14|
|4     |LUT3     |     8|
|5     |LUT4     |    29|
|6     |LUT5     |     7|
|7     |LUT6     |     5|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    68|
|11    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 476 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1694.484 ; gain = 757.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.484 ; gain = 757.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1694.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

Synth Design complete | Checksum: 2314d7a8
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1694.484 ; gain = 1193.812
INFO: [Common 17-1381] The checkpoint 'E:/vivado_project/switch_32/switch_32.runs/sfifo_ft_w14_d1024_synth_1/sfifo_ft_w14_d1024.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sfifo_ft_w14_d1024, cache-ID = 40cdfe0768bf173f
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_project/switch_32/switch_32.runs/sfifo_ft_w14_d1024_synth_1/sfifo_ft_w14_d1024.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sfifo_ft_w14_d1024_utilization_synth.rpt -pb sfifo_ft_w14_d1024_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 21:42:05 2024...
[Thu May 16 21:42:07 2024] sfifo_ft_w14_d1024_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1582.008 ; gain = 16.574
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado_project/switch_32/switch_32.srcs/sources_1/ip/sram_w128_d2k/sram_w128_d2k.xci]
launch_runs sram_w128_d2k_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sram_w128_d2k
[Thu May 16 21:42:08 2024] Launched sram_w128_d2k_synth_1...
Run output will be captured here: E:/vivado_project/switch_32/switch_32.runs/sram_w128_d2k_synth_1/runme.log
wait_on_run sram_w128_d2k_synth_1
[Thu May 16 21:42:08 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:42:13 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:42:18 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:42:23 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:42:33 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:42:43 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:42:53 2024] Waiting for sram_w128_d2k_synth_1 to finish...
[Thu May 16 21:43:04 2024] Waiting for sram_w128_d2k_synth_1 to finish...

*** Running vivado
    with args -log sram_w128_d2k.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sram_w128_d2k.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sram_w128_d2k.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sram_w128_d2k
Command: synth_design -top sram_w128_d2k -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.477 ; gain = 409.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sram_w128_d2k' [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/synth/sram_w128_d2k.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: sram_w128_d2k.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     36.192804 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/synth/sram_w128_d2k.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'sram_w128_d2k' (0#1) [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/synth/sram_w128_d2k.vhd:73]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[127] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[126] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[125] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[124] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[123] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[122] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[121] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[120] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[119] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[118] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[117] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[116] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[115] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[114] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[113] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[112] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[111] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[110] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[109] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[108] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[107] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[106] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[105] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[104] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[103] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[102] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[101] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[100] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[99] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[98] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[97] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[96] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[95] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[94] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[93] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[92] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[91] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[90] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[89] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[88] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[87] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[86] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[85] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[84] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[83] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[82] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[81] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[80] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[79] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[78] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[77] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[76] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[75] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[74] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[73] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[72] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[71] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[70] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[69] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[68] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[67] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[66] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[65] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[64] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[63] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[62] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[61] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[60] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[59] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[58] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[57] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[56] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[55] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[54] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[53] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[52] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[51] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[50] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[49] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[48] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[47] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[46] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[45] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[44] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[43] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[42] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[41] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[40] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[39] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1679.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sram_w128_d2k_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sram_w128_d2k_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/vivado_project/switch_32/switch_32.runs/sram_w128_d2k_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado_project/switch_32/switch_32.runs/sram_w128_d2k_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1679.887 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/vivado_project/switch_32/switch_32.runs/sram_w128_d2k_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 377 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1679.887 ; gain = 743.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.887 ; gain = 743.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1679.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2f192e34
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1679.887 ; gain = 1178.863
INFO: [Common 17-1381] The checkpoint 'E:/vivado_project/switch_32/switch_32.runs/sram_w128_d2k_synth_1/sram_w128_d2k.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sram_w128_d2k, cache-ID = 4006a33fa23b658d
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_project/switch_32/switch_32.runs/sram_w128_d2k_synth_1/sram_w128_d2k.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sram_w128_d2k_utilization_synth.rpt -pb sram_w128_d2k_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 21:43:00 2024...
[Thu May 16 21:43:04 2024] sram_w128_d2k_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1585.012 ; gain = 3.004
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: switch_top_tb
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2382.145 ; gain = 397.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switch_top_tb' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:22]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:304]
WARNING: [Synth 8-85] always block has no event control specified [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:112]
INFO: [Synth 8-6157] synthesizing module 'switch_top' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'switch_pre' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v:60]
INFO: [Synth 8-6155] done synthesizing module 'switch_pre' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch_core' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w128_d256' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w128_d256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w128_d256' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w128_d256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w16_d32' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w16_d32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w16_d32' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w16_d32_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:299]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:359]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:399]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:439]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:459]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:479]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:499]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:519]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:539]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:559]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:579]
INFO: [Synth 8-6157] synthesizing module 'multi_user_fq' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:56]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w14_d1024' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w14_d1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w14_d1024' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w14_d1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multi_user_fq' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:29]
INFO: [Synth 8-6157] synthesizing module 'switch_qc' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:23]
INFO: [Synth 8-6157] synthesizing module 'sfifo_w16_d32' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w16_d32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_w16_d32' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w16_d32_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:216]
INFO: [Synth 8-6157] synthesizing module 'sram_w16_d512' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w16_d512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_w16_d512' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w16_d512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switch_qc' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_sram' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_w128_d2k' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w128_d2k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_w128_d2k' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w128_d2k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switch_sram' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch_core' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'switch_post_top' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_post' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:23]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w144_d256' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w144_d256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w144_d256' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w144_d256_stub.v:6]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:93]
INFO: [Synth 8-6157] synthesizing module 'sfifo_w8_d4k' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w8_d4k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_w8_d4k' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w8_d4k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switch_post' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch_post_top' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch_top' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'switch_top_tb' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:22]
WARNING: [Synth 8-7137] Register ptr_fifo_din_reg in module multi_user_fq has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:54]
WARNING: [Synth 8-6014] Unused sequential element sram_rd_dv_reg was removed.  [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:257]
WARNING: [Synth 8-3848] Net rstn in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:25]
WARNING: [Synth 8-3848] Net data_sof in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:26]
WARNING: [Synth 8-3848] Net data_dv in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:27]
WARNING: [Synth 8-3848] Net data_in in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:28]
WARNING: [Synth 8-3848] Net ptr_fifo_rd0 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:29]
WARNING: [Synth 8-3848] Net ptr_fifo_rd1 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:30]
WARNING: [Synth 8-3848] Net ptr_fifo_rd2 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:31]
WARNING: [Synth 8-3848] Net ptr_fifo_rd3 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:32]
WARNING: [Synth 8-3848] Net ptr_fifo_rd4 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:33]
WARNING: [Synth 8-3848] Net ptr_fifo_rd5 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:34]
WARNING: [Synth 8-3848] Net ptr_fifo_rd6 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:35]
WARNING: [Synth 8-3848] Net ptr_fifo_rd7 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:36]
WARNING: [Synth 8-3848] Net ptr_fifo_rd8 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:37]
WARNING: [Synth 8-3848] Net ptr_fifo_rd9 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:38]
WARNING: [Synth 8-3848] Net ptr_fifo_rd10 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:39]
WARNING: [Synth 8-3848] Net ptr_fifo_rd11 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:40]
WARNING: [Synth 8-3848] Net ptr_fifo_rd12 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:41]
WARNING: [Synth 8-3848] Net ptr_fifo_rd13 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:42]
WARNING: [Synth 8-3848] Net ptr_fifo_rd14 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:43]
WARNING: [Synth 8-3848] Net ptr_fifo_rd15 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:44]
WARNING: [Synth 8-3848] Net data_fifo_rd0 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:45]
WARNING: [Synth 8-3848] Net data_fifo_rd1 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:46]
WARNING: [Synth 8-3848] Net data_fifo_rd2 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:47]
WARNING: [Synth 8-3848] Net data_fifo_rd3 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:48]
WARNING: [Synth 8-3848] Net data_fifo_rd4 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:49]
WARNING: [Synth 8-3848] Net data_fifo_rd5 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:50]
WARNING: [Synth 8-3848] Net data_fifo_rd6 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:51]
WARNING: [Synth 8-3848] Net data_fifo_rd7 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:52]
WARNING: [Synth 8-3848] Net data_fifo_rd8 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:53]
WARNING: [Synth 8-3848] Net data_fifo_rd9 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:54]
WARNING: [Synth 8-3848] Net data_fifo_rd10 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:55]
WARNING: [Synth 8-3848] Net data_fifo_rd11 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:56]
WARNING: [Synth 8-3848] Net data_fifo_rd12 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:57]
WARNING: [Synth 8-3848] Net data_fifo_rd13 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:58]
WARNING: [Synth 8-3848] Net data_fifo_rd14 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:59]
WARNING: [Synth 8-3848] Net data_fifo_rd15 in module/entity switch_top_tb does not have driver. [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:60]
WARNING: [Synth 8-7129] Port ptr_din[15] in module multi_user_fq is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptr_din[14] in module multi_user_fq is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2493.355 ; gain = 509.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2493.355 ; gain = 509.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2493.355 ; gain = 509.105
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.dcp' for cell 'uut/core/u_i_cell_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.dcp' for cell 'uut/core/u_ptr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024.dcp' for cell 'uut/core/u_fq/u_ptr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.dcp' for cell 'uut/core/qc0/u_ptr_wr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sram_w16_d512.dcp' for cell 'uut/core/qc0/u_ptr_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sram_w128_d2k.dcp' for cell 'uut/core/sram/sram0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.dcp' for cell 'uut/u_switch_post_top/post0/u_o_cell_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.dcp' for cell 'uut/u_switch_post_top/post0/u_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2502.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 689 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post0/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post0/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post1/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post1/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post10/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post10/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post11/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post11/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post12/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post12/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post13/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post13/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post14/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post14/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post15/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post15/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post2/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post2/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post3/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post3/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post4/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post4/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post5/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post5/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post6/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post6/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post7/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post7/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post8/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post8/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post9/u_o_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sfifo_ft_w144_d256.xdc] for cell 'uut/u_switch_post_top/post9/u_o_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc0/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc0/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc1/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc1/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc10/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc10/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc11/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc11/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc12/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc12/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc13/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc13/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc14/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc14/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc15/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc15/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc2/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc2/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc3/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc3/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc4/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc4/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc5/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc5/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc6/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc6/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc7/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc7/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc8/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc8/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc9/u_ptr_wr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/core/qc9/u_ptr_wr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post0/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post0/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post1/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post1/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post10/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post10/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post11/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post11/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post12/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post12/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post13/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post13/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post14/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post14/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post15/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post15/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post2/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post2/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post3/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post3/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post4/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post4/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post5/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post5/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post6/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post6/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post7/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post7/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post8/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post8/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post9/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sfifo_w16_d32.xdc] for cell 'uut/u_switch_post_top/post9/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc0/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc0/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc1/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc1/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc10/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc10/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc11/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc11/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc12/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc12/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc13/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc13/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc14/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc14/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc15/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc15/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc2/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc2/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc3/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc3/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc4/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc4/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc5/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc5/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc6/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc6/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc7/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc7/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc8/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc8/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc9/u_ptr_fifo0/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/qc9/u_ptr_fifo0/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sfifo_ft_w16_d32.xdc] for cell 'uut/core/u_ptr_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xdc] for cell 'uut/core/u_i_cell_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xdc] for cell 'uut/core/u_i_cell_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post0/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post0/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post1/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post1/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post10/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post10/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post11/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post11/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post12/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post12/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post13/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post13/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post14/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post14/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post15/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post15/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post2/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post2/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post3/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post3/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post4/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post4/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post5/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post5/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post6/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post6/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post7/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post7/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post8/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post8/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post9/u_data_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sfifo_w8_d4k.xdc] for cell 'uut/u_switch_post_top/post9/u_data_fifo/U0'
Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024.xdc] for cell 'uut/core/u_fq/u_ptr_fifo/U0'
Finished Parsing XDC File [e:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sfifo_ft_w14_d1024.xdc] for cell 'uut/core/u_fq/u_ptr_fifo/U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2708.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2847.793 ; gain = 863.543
69 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2847.793 ; gain = 1262.781
synth_design -dataflow -name dfv_1
Command: synth_design -dataflow -name dfv_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: switch_top_tb
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.445 ; gain = 47.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switch_top_tb' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:22]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:304]
WARNING: [Synth 8-85] always block has no event control specified [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:112]
INFO: [Synth 8-6157] synthesizing module 'switch_top' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'switch_pre' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v:60]
INFO: [Synth 8-6155] done synthesizing module 'switch_pre' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_pre.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch_core' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w128_d256' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w128_d256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w128_d256' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w128_d256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w16_d32' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w16_d32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w16_d32' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w16_d32_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:299]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:359]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:399]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:439]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:459]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:479]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:499]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:519]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:539]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:559]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:579]
INFO: [Synth 8-6157] synthesizing module 'multi_user_fq' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:56]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w14_d1024' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w14_d1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w14_d1024' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w14_d1024_stub.v:6]
WARNING: [Synth 8-7137] Register ptr_fifo_din_reg in module multi_user_fq has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:54]
INFO: [Synth 8-6155] done synthesizing module 'multi_user_fq' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v:29]
INFO: [Synth 8-6157] synthesizing module 'switch_qc' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:23]
INFO: [Synth 8-6157] synthesizing module 'sfifo_w16_d32' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w16_d32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_w16_d32' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w16_d32_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:216]
INFO: [Synth 8-6157] synthesizing module 'sram_w16_d512' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w16_d512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_w16_d512' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w16_d512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switch_qc' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_qc.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_sram' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_w128_d2k' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w128_d2k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_w128_d2k' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sram_w128_d2k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switch_sram' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_sram.v:23]
WARNING: [Synth 8-6014] Unused sequential element sram_rd_dv_reg was removed.  [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:257]
INFO: [Synth 8-6155] done synthesizing module 'switch_core' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'switch_post_top' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_post' [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:23]
INFO: [Synth 8-6157] synthesizing module 'sfifo_ft_w144_d256' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w144_d256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_ft_w144_d256' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_ft_w144_d256_stub.v:6]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:93]
INFO: [Synth 8-6157] synthesizing module 'sfifo_w8_d4k' [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w8_d4k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sfifo_w8_d4k' (0#1) [E:/vivado_project/switch_32/.Xil/Vivado-20404-Sherlock/realtime/sfifo_w8_d4k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switch_post' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch_post_top' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch_top' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top.v:22]

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 
INFO: [Synth 8-6155] done synthesizing module 'switch_top_tb' (0#1) [E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_top_tb.v:22]
WARNING: [Synth 8-3330] design switch_top_tb has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3069.660 ; gain = 173.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3069.660 ; gain = 173.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3069.660 ; gain = 173.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3069.660 ; gain = 173.918
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3069.660 ; gain = 173.918
close_design
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'switch_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinxapp/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinxapp/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'switch_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj switch_top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
"xvhdl --incr --relax -prj switch_top_tb_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_top_tb_behav xil_defaultlib.switch_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinxapp/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_top_tb_behav xil_defaultlib.switch_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/switch_32/switch_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "switch_top_tb_behav -key {Behavioral:sim_1:Functional:switch_top_tb} -tclbatch {switch_top_tb.tcl} -view {E:/vivado_project/switch_32/switch_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/switch_32/switch_top_tb_behav.wcfg
source switch_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module switch_top_tb.uut.core.qc0.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc1.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc2.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc3.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc4.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc5.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc6.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc7.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc8.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc9.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc10.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc11.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc12.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc13.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc14.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.qc15.u_ptr_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram2.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram3.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram4.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram5.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram6.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram7.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram8.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram9.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram10.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram11.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram12.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram13.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram14.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram15.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram16.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram17.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram18.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram19.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram20.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram21.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram22.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram23.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram24.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram25.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram26.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram27.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram28.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram29.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram30.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_top_tb.uut.core.sram.sram31.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'switch_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3093.680 ; gain = 0.000
run 10 us
blk_mem_gen_v8_4_6 collision detected at time: 10638000, Instance: switch_top_tb.uut.core.sram.sram0.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst , A write address: 0, B  read address: 0
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 16 22:25:14 2024...
