/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 256 304 448)
	(text "reg_block" (rect 8 0 63 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 176 25 188)(font "Arial" ))
	(port
		(pt 0 144)
		(input)
		(text "CLOCK" (rect 0 -192 41 -178)(font "Arial" (font_size 8)))
		(text "CLOCK" (rect 21 139 62 153)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "RST" (rect 0 -192 23 -178)(font "Arial" (font_size 8)))
		(text "RST" (rect 21 155 44 169)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 32)
		(input)
		(text "reg_write" (rect 0 -192 55 -178)(font "Arial" (font_size 8)))
		(text "reg_write" (rect 21 27 76 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 64)
		(input)
		(text "read_reg1[4..0]" (rect 0 -192 87 -178)(font "Arial" (font_size 8)))
		(text "read_reg1[4..0]" (rect 21 59 108 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "read_reg2[4..0]" (rect 0 -192 87 -178)(font "Arial" (font_size 8)))
		(text "read_reg2[4..0]" (rect 21 75 108 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "write_reg[4..0]" (rect 0 -192 83 -178)(font "Arial" (font_size 8)))
		(text "write_reg[4..0]" (rect 21 91 104 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "write_data[7..0]" (rect 0 -192 89 -178)(font "Arial" (font_size 8)))
		(text "write_data[7..0]" (rect 21 107 110 121)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 240 112)
		(output)
		(text "reg1[7..0]" (rect 0 -192 54 -178)(font "Arial" (font_size 8)))
		(text "reg1[7..0]" (rect 165 107 219 121)(font "Arial" (font_size 8)))
		(line (pt 240 112)(pt 224 112)(line_width 3))
	)
	(port
		(pt 240 128)
		(output)
		(text "reg2[7..0]" (rect 0 -192 54 -178)(font "Arial" (font_size 8)))
		(text "reg2[7..0]" (rect 165 123 219 137)(font "Arial" (font_size 8)))
		(line (pt 240 128)(pt 224 128)(line_width 3))
	)
	(port
		(pt 240 144)
		(output)
		(text "reg3[7..0]" (rect 0 -192 54 -178)(font "Arial" (font_size 8)))
		(text "reg3[7..0]" (rect 165 139 219 153)(font "Arial" (font_size 8)))
		(line (pt 240 144)(pt 224 144)(line_width 3))
	)
	(port
		(pt 240 160)
		(output)
		(text "reg4[7..0]" (rect 0 -192 54 -178)(font "Arial" (font_size 8)))
		(text "reg4[7..0]" (rect 165 155 219 169)(font "Arial" (font_size 8)))
		(line (pt 240 160)(pt 224 160)(line_width 3))
	)
	(port
		(pt 240 64)
		(output)
		(text "read_data1[7..0]" (rect 0 -192 93 -178)(font "Arial" (font_size 8)))
		(text "read_data1[7..0]" (rect 126 59 219 73)(font "Arial" (font_size 8)))
		(line (pt 240 64)(pt 224 64)(line_width 3))
	)
	(port
		(pt 240 80)
		(output)
		(text "read_data2[7..0]" (rect 0 -192 93 -178)(font "Arial" (font_size 8)))
		(text "read_data2[7..0]" (rect 126 75 219 89)(font "Arial" (font_size 8)))
		(line (pt 240 80)(pt 224 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 176))
	)
)
