Analysis & Synthesis report for soc_system
Thu Jul 09 19:14:12 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state
 11. State Machine - |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize
 12. State Machine - |soc_system|custom_module:real_time_tester|avalonMM_master:consumer|current_state
 13. State Machine - |soc_system|custom_module:real_time_tester|RTS_tester:producer|current_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1
 21. Source assignments for soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1
 22. Source assignments for custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram
 23. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated
 24. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated
 25. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated
 27. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated
 32. Source assignments for soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated
 33. Source assignments for soc_system_uart_0:uart_0
 34. Source assignments for soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 35. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 38. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux
 39. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001
 40. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 41. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 42. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 43. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 44. Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 45. Source assignments for altera_reset_controller:rst_controller
 46. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for sld_signaltap:auto_signaltap_1
 51. Parameter Settings for User Entity Instance: soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo
 52. Parameter Settings for User Entity Instance: soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo
 53. Parameter Settings for User Entity Instance: custom_module:real_time_tester
 54. Parameter Settings for User Entity Instance: custom_module:real_time_tester|RTS_tester:producer
 55. Parameter Settings for User Entity Instance: custom_module:real_time_tester|avalonMM_master:consumer
 56. Parameter Settings for User Entity Instance: custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component
 57. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a
 58. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b
 60. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 62. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram
 63. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 65. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 66. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 67. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 68. Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy
 69. Parameter Settings for User Entity Instance: soc_system_cpu_memory:cpu_memory
 70. Parameter Settings for User Entity Instance: soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: soc_system_data_memory:data_memory
 72. Parameter Settings for User Entity Instance: soc_system_data_memory:data_memory|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 74. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 75. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 76. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator
 77. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 78. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator
 79. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator
 80. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator
 81. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 82. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 83. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 84. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 85. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 86. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent
 87. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
 88. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent
 91. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent
 94. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent
 97. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
100. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
103. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
106. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_007|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_009|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter
119. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
120. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1
121. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size
122. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
123. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min
124. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
125. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
126. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
127. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
128. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
129. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
130. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
131. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
132. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
133. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
134. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
135. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
136. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
143. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
144. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
145. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
146. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter
147. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_memory_s1_to_nios2_qsys_0_data_master_rsp_width_adapter
149. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
150. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
151. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
152. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
153. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
154. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
155. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
156. scfifo Parameter Settings by Entity Instance
157. altsyncram Parameter Settings by Entity Instance
158. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
159. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
160. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
161. Port Connectivity Checks: "altera_reset_controller:rst_controller"
162. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_memory_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"
163. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
164. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter"
165. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
167. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
169. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
170. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
171. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
172. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
173. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
174. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
175. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min"
176. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size"
177. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
178. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
179. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
180. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
181. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
182. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
183. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
184. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
185. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
186. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
187. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
188. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
189. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo"
190. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent"
191. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo"
192. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent"
193. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo"
194. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent"
195. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
196. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
197. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent"
198. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
199. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
200. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
201. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
202. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
203. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator"
204. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator"
205. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator"
206. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
207. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator"
208. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
209. Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
210. Port Connectivity Checks: "soc_system_uart_0:uart_0"
211. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy"
212. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
213. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
214. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_pib:the_soc_system_nios2_qsys_0_nios2_oci_pib"
215. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo|soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
216. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dtrace:the_soc_system_nios2_qsys_0_nios2_oci_dtrace|soc_system_nios2_qsys_0_nios2_oci_td_mode:soc_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
217. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_itrace:the_soc_system_nios2_qsys_0_nios2_oci_itrace"
218. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk"
219. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_xbrk:the_soc_system_nios2_qsys_0_nios2_oci_xbrk"
220. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug"
221. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci"
222. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_test_bench:the_soc_system_nios2_qsys_0_test_bench"
223. Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0"
224. Port Connectivity Checks: "soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"
225. Port Connectivity Checks: "soc_system_jtag_uart:jtag_uart"
226. SignalTap II Logic Analyzer Settings
227. Post-Synthesis Netlist Statistics for Top Partition
228. Elapsed Time Per Partition
229. Connections to In-System Debugging Instance "auto_signaltap_1"
230. Analysis & Synthesis Messages
231. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 09 19:14:12 2015       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; soc_system                                  ;
; Top-level Entity Name              ; soc_system                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,647                                       ;
;     Total combinational functions  ; 3,901                                       ;
;     Dedicated logic registers      ; 2,510                                       ;
; Total registers                    ; 2510                                        ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 306,176                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP4CE15E22C8 ;                    ;
; Top-level entity name                                                      ; soc_system   ; soc_system         ;
; Family name                                                                ; Cyclone IV E ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On           ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On           ; Off                ;
; PowerPlay Power Optimization                                               ; Off          ; Normal compilation ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Preserve fewer node names                                                  ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto         ; Auto               ;
; Safe State Machine                                                         ; Off          ; Off                ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On           ; On                 ;
; Parallel Synthesis                                                         ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Power-Up Don't Care                                                        ; On           ; On                 ;
; Remove Redundant Logic Cells                                               ; Off          ; Off                ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Optimization Technique                                                     ; Balanced     ; Balanced           ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Shift Register Replacement                                            ; Auto         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Report Parameter Settings                                                  ; On           ; On                 ;
; Report Source Assignments                                                  ; On           ; On                 ;
; Report Connectivity Checks                                                 ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; HDL message level                                                          ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off          ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
; Synthesis Seed                                                             ; 1            ; 1                  ;
+----------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                           ; Library    ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+
; soc_system/synthesis/soc_system.v                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/soc_system.v                                                   ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_reset_controller.v                           ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_reset_synchronizer.v                         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                      ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                      ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                  ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                 ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv       ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv       ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv       ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv       ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv           ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv           ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                 ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                      ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv              ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv              ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                             ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                        ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                   ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_uart_0.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_uart_0.v                                 ; soc_system ;
; soc_system/synthesis/submodules/soc_system_data_memory.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_data_memory.v                            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_cpu_memory.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_cpu_memory.v                             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_nios2_qsys_0.v                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_sysclk.v  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_tck.v     ; soc_system ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_wrapper.v ; soc_system ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0_oci_test_bench.v            ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_nios2_qsys_0_oci_test_bench.v            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0_test_bench.v                ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_nios2_qsys_0_test_bench.v                ; soc_system ;
; soc_system/synthesis/submodules/custom_module.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/custom_module.v                                     ; soc_system ;
; soc_system/synthesis/submodules/avalonMM_master.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/avalonMM_master.v                                   ; soc_system ;
; soc_system/synthesis/submodules/clock_crossing.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/clock_crossing.v                                    ; soc_system ;
; soc_system/synthesis/submodules/RTS_tester.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/RTS_tester.v                                        ; soc_system ;
; soc_system/synthesis/submodules/altera_fifo_ip.v                                    ; yes             ; User Wizard-Generated File             ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/altera_fifo_ip.v                                    ; soc_system ;
; soc_system/synthesis/submodules/defines.vh                                          ; yes             ; User Unspecified File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/defines.vh                                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_jtag_uart.v                              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system/synthesis/submodules/soc_system_sysid_qsys.v                             ; soc_system ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                                                              ;            ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                           ;            ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                            ;            ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                            ;            ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                            ;            ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                            ;            ;
; aglobal140.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                          ;            ;
; db/scfifo_ar21.tdf                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/scfifo_ar21.tdf                                                                  ;            ;
; db/a_dpfifo_h131.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/a_dpfifo_h131.tdf                                                                ;            ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/a_fefifo_7cf.tdf                                                                 ;            ;
; db/cntr_7s7.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_7s7.tdf                                                                     ;            ;
; db/dpram_el21.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/dpram_el21.tdf                                                                   ;            ;
; db/altsyncram_i1m1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_i1m1.tdf                                                              ;            ;
; db/cntr_1ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_1ob.tdf                                                                     ;            ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                     ;            ;
; db/scfifo_4141.tdf                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/scfifo_4141.tdf                                                                  ;            ;
; db/a_dpfifo_b741.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/a_dpfifo_b741.tdf                                                                ;            ;
; db/altsyncram_02e1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_02e1.tdf                                                              ;            ;
; db/cmpr_ms8.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cmpr_ms8.tdf                                                                     ;            ;
; db/cntr_3ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_3ob.tdf                                                                     ;            ;
; db/cntr_go7.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_go7.tdf                                                                     ;            ;
; db/cntr_4ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_4ob.tdf                                                                     ;            ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ;            ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                   ;            ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                             ;            ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                          ;            ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                           ;            ;
; altrom.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                              ;            ;
; altram.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                              ;            ;
; altdpram.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                            ;            ;
; db/altsyncram_2bh1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_2bh1.tdf                                                              ;            ;
; db/altsyncram_3bh1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_3bh1.tdf                                                              ;            ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                               ;            ;
; db/altsyncram_lh91.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_lh91.tdf                                                              ;            ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                ;            ;
; db/altsyncram_btc1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_btc1.tdf                                                              ;            ;
; soc_system_cpu_memory.hex                                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/software/SocNios/mem_init/soc_system_cpu_memory.hex                                 ;            ;
; db/altsyncram_rrc1.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_rrc1.tdf                                                              ;            ;
; soc_system_data_memory.hex                                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/software/SocNios/mem_init/soc_system_data_memory.hex                                ;            ;
; sld_signaltap.vhd                                                                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                       ;            ;
; sld_signaltap_impl.vhd                                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                  ;            ;
; sld_ela_control.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                     ;            ;
; lpm_shiftreg.tdf                                                                    ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                        ;            ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                        ;            ;
; dffeea.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                                              ;            ;
; sld_mbpmg.vhd                                                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                           ;            ;
; sld_ela_trigger_flow_mgr.vhd                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                            ;            ;
; sld_buffer_manager.vhd                                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                  ;            ;
; db/altsyncram_pt14.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/altsyncram_pt14.tdf                                                              ;            ;
; db/decode_msa.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/decode_msa.tdf                                                                   ;            ;
; db/mux_1nb.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/mux_1nb.tdf                                                                      ;            ;
; altdpram.tdf                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                                                            ;            ;
; memmodes.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                          ;            ;
; a_hdffe.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                             ;            ;
; alt_le_rden_reg.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                     ;            ;
; altsyncram.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                                                          ;            ;
; lpm_mux.tdf                                                                         ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                             ;            ;
; muxlut.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                                                              ;            ;
; bypassff.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                            ;            ;
; altshift.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                            ;            ;
; db/mux_qsc.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/mux_qsc.tdf                                                                      ;            ;
; lpm_decode.tdf                                                                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                          ;            ;
; declut.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                                                              ;            ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                         ;            ;
; db/decode_dvf.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/decode_dvf.tdf                                                                   ;            ;
; lpm_counter.tdf                                                                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                         ;            ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                         ;            ;
; cmpconst.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                                                            ;            ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                         ;            ;
; alt_counter_stratix.inc                                                             ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                 ;            ;
; db/cntr_gbj.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_gbj.tdf                                                                     ;            ;
; db/cntr_dgi.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_dgi.tdf                                                                     ;            ;
; db/cmpr_rgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cmpr_rgc.tdf                                                                     ;            ;
; db/cntr_23j.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cntr_23j.tdf                                                                     ;            ;
; db/cmpr_ngc.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/db/cmpr_ngc.tdf                                                                     ;            ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                          ;            ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                             ;            ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                        ;            ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,647         ;
;                                             ;               ;
; Total combinational functions               ; 3901          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1913          ;
;     -- 3 input functions                    ; 1018          ;
;     -- <=2 input functions                  ; 970           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3109          ;
;     -- arithmetic mode                      ; 792           ;
;                                             ;               ;
; Total registers                             ; 2510          ;
;     -- Dedicated logic registers            ; 2510          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 23            ;
; Total memory bits                           ; 306176        ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2326          ;
; Total fan-out                               ; 26387         ;
; Average fan-out                             ; 3.91          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |soc_system                                                                                                         ; 3901 (29)         ; 2510 (32)    ; 306176      ; 0            ; 0       ; 0         ; 23   ; 0            ; |soc_system                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;    |altera_reset_controller:rst_controller_001|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; soc_system   ;
;    |altera_reset_controller:rst_controller|                                                                         ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; soc_system   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; soc_system   ;
;    |custom_module:real_time_tester|                                                                                 ; 1307 (299)        ; 669 (288)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester                                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;       |RTS_tester:producer|                                                                                         ; 739 (739)         ; 305 (295)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|RTS_tester:producer                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |clock_crossing:R_Wn_c|                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|clock_crossing:R_Wn_c                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |clock_crossing:ack_c[0].ack_c|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|clock_crossing:ack_c[0].ack_c                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |clock_crossing:ack_c[1].ack_c|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|clock_crossing:ack_c[1].ack_c                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |clock_crossing:ack_c[2].ack_c|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|clock_crossing:ack_c[2].ack_c                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |clock_crossing:ack_c[3].ack_c|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|clock_crossing:ack_c[3].ack_c                                                                                                                                                                                                                                                                                                ; soc_system   ;
;       |altera_fifo_ip:altera_fifo_ip_inst|                                                                          ; 50 (0)            ; 40 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |scfifo:scfifo_component|                                                                                  ; 50 (0)            ; 40 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo_4141:auto_generated|                                                                            ; 50 (0)            ; 40 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;                |a_dpfifo_b741:dpfifo|                                                                               ; 50 (24)           ; 40 (14)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_02e1:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram                                                                                                                                                                                                               ; work         ;
;                   |cntr_3ob:rd_ptr_msb|                                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb                                                                                                                                                                                                                   ; work         ;
;                   |cntr_4ob:wr_ptr|                                                                                 ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                                                                       ; work         ;
;                   |cntr_go7:usedw_counter|                                                                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_go7:usedw_counter                                                                                                                                                                                                                ; work         ;
;       |avalonMM_master:consumer|                                                                                    ; 219 (219)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|custom_module:real_time_tester|avalonMM_master:consumer                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;    |sld_hub:auto_hub|                                                                                               ; 218 (1)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                ; 217 (175)         ; 144 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                  ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_signaltap:auto_signaltap_1|                                                                                 ; 411 (2)           ; 452 (5)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                       ; 409 (0)           ; 447 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                   ; 409 (88)          ; 447 (98)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                        ; 33 (0)            ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                  ; work         ;
;                   |decode_dvf:auto_generated|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                        ; work         ;
;                |lpm_mux:mux|                                                                                        ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                          ; work         ;
;                   |mux_qsc:auto_generated|                                                                          ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                       ; 6 (0)             ; 2 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_pt14:auto_generated|                                                                     ; 6 (0)             ; 2 (2)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated                                                                                                                                                                                      ; work         ;
;                   |decode_msa:decode2|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|decode_msa:decode2                                                                                                                                                                   ; work         ;
;                   |mux_1nb:mux3|                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|mux_1nb:mux3                                                                                                                                                                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                        ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                            ; 110 (110)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                          ; work         ;
;             |sld_ela_control:ela_control|                                                                           ; 10 (3)            ; 29 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|             ; 4 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                      ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                       ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                  ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                   ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                  ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                                       ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                      ; 101 (8)           ; 87 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                    ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                   ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                   ; work         ;
;                   |cntr_gbj:auto_generated|                                                                         ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                                                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                         ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                         ; work         ;
;                   |cntr_dgi:auto_generated|                                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated                                                                                                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                            ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                            ; work         ;
;                   |cntr_23j:auto_generated|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                   ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                 ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                 ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                               ; work         ;
;    |soc_system_cpu_memory:cpu_memory|                                                                               ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_cpu_memory:cpu_memory                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;       |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_btc1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;    |soc_system_data_memory:data_memory|                                                                             ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_data_memory:data_memory                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_data_memory:data_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram_rrc1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated                                                                                                                                                                                                                                                                                     ; work         ;
;    |soc_system_jtag_uart:jtag_uart|                                                                                 ; 139 (35)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;       |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                    ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                         ; work         ;
;       |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |scfifo:rfifo|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                     ; work         ;
;             |scfifo_ar21:auto_generated|                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated                                                                                                                                                                                                                                          ; work         ;
;                |a_dpfifo_h131:dpfifo|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo                                                                                                                                                                                                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                         ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                             ; work         ;
;                      |cntr_7s7:count_usedw|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw                                                                                                                                                                        ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                               ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                     ; work         ;
;                   |dpram_el21:FIFOram|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_i1m1:altsyncram1|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1                                                                                                                                                                      ; work         ;
;       |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |scfifo:wfifo|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                     ; work         ;
;             |scfifo_ar21:auto_generated|                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated                                                                                                                                                                                                                                          ; work         ;
;                |a_dpfifo_h131:dpfifo|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo                                                                                                                                                                                                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                         ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                             ; work         ;
;                      |cntr_7s7:count_usedw|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw                                                                                                                                                                        ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                               ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                     ; work         ;
;                   |dpram_el21:FIFOram|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_i1m1:altsyncram1|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1                                                                                                                                                                      ; work         ;
;    |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                 ; 660 (0)           ; 374 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;       |altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|                                                          ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; soc_system   ;
;       |altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|                                                         ; 14 (14)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                            ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                         ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                              ; soc_system   ;
;       |altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|                                                    ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                               ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                              ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |altera_merlin_burst_adapter:data_memory_s1_burst_adapter|                                                    ; 93 (0)            ; 111 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                     ; 93 (0)            ; 111 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                    ; 93 (93)           ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                                                 ; soc_system   ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                   ; 16 (16)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |altera_merlin_master_agent:real_time_tester_m0_agent|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                         ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                              ; soc_system   ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                       ; soc_system   ;
;       |altera_merlin_master_translator:real_time_tester_m0_translator|                                              ; 33 (33)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |altera_merlin_slave_agent:cpu_memory_s1_agent|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |altera_merlin_slave_agent:real_time_tester_s0_agent|                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |altera_merlin_slave_agent:uart_0_s1_agent|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |altera_merlin_slave_translator:cpu_memory_s1_translator|                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |altera_merlin_slave_translator:data_memory_s1_translator|                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                       ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                            ; soc_system   ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                    ; 2 (2)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                         ; soc_system   ;
;       |altera_merlin_slave_translator:real_time_tester_s0_translator|                                               ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                               ; soc_system   ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                                         ; 6 (6)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001|                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_demux:rsp_demux|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                            ; 58 (54)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                        ; 89 (84)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                                             ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_mm_interconnect_0_router:router|                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                       ; soc_system   ;
;       |soc_system_mm_interconnect_0_router_001:router_001|                                                          ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                        ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                             ; soc_system   ;
;    |soc_system_nios2_qsys_0:nios2_qsys_0|                                                                           ; 966 (678)         ; 579 (309)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;       |soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|                                     ; 288 (35)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|  ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                            ; soc_system   ;
;             |sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy                                                                                       ; work         ;
;             |soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; soc_system   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck                                                            ; soc_system   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;          |soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|                    ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                              ; soc_system   ;
;          |soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                ; soc_system   ;
;          |soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                ; soc_system   ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; work         ;
;          |soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|                            ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram                                                                                                   ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_lh91:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated                                          ; work         ;
;       |soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_2bh1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated                                                                                                                                                                                            ; work         ;
;       |soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_3bh1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated                                                                                                                                                                                            ; work         ;
;    |soc_system_uart_0:uart_0|                                                                                       ; 164 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_uart_0_regs:the_soc_system_uart_0_regs|                                                           ; 57 (57)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |soc_system_uart_0_rx:the_soc_system_uart_0_rx|                                                               ; 62 (62)           ; 44 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                      ; work         ;
;       |soc_system_uart_0_tx:the_soc_system_uart_0_tx|                                                               ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx                                                                                                                                                                                                                                                                                                          ; soc_system   ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 512          ; 64           ; 512          ; 64           ; 32768  ; None                                                ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 32768        ; 2            ; 32768        ; 2            ; 65536  ; None                                                ;
; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; soc_system_cpu_memory.hex                           ;
; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 512          ; 64           ; --           ; --           ; 32768  ; soc_system_data_memory.hex                          ;
; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; soc_system_nios2_qsys_0_ociram_default_contents.mif ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; soc_system_nios2_qsys_0_rf_ram_a.mif                ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; soc_system_nios2_qsys_0_rf_ram_b.mif                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                     ; IP Include File                            ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; N/A    ; Qsys                            ; 14.0    ; N/A          ; N/A          ; |soc_system                                                                                                                                         ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_cpu_memory:cpu_memory                                                                                                        ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_data_memory:data_memory                                                                                                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_irq_mapper               ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_irq_mapper:irq_mapper                                                                                                        ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_jtag_uart:jtag_uart                                                                                                          ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_mm_interconnect          ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                          ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                         ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                         ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent                                            ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator                                  ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent                                           ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo                                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_width_adapter     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_memory_s1_to_nios2_qsys_0_data_master_rsp_width_adapter ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                              ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                         ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                    ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_width_adapter     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                         ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator               ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                           ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator                           ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent                                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator                            ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                               ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_007                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_009                                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux                                         ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                            ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                           ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_nios2_qsys               ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0                                                                                                    ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_reset_controller         ; 14.0    ; N/A          ; N/A          ; |soc_system|altera_reset_controller:rst_controller                                                                                                  ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_reset_controller         ; 14.0    ; N/A          ; N/A          ; |soc_system|altera_reset_controller:rst_controller_001                                                                                              ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_sysid_qsys:sysid_qsys                                                                                                        ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_uart              ; 14.0    ; N/A          ; N/A          ; |soc_system|soc_system_uart_0:uart_0                                                                                                                ; soc_system/synthesis/../../soc_system.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|custom_module:real_time_tester|avalonMM_master:consumer|current_state         ;
+---------------------+---------------------+---------------------+--------------------+--------------------+
; Name                ; current_state.BURST ; current_state.WRITE ; current_state.IDLE ; current_state.INIT ;
+---------------------+---------------------+---------------------+--------------------+--------------------+
; current_state.INIT  ; 0                   ; 0                   ; 0                  ; 0                  ;
; current_state.IDLE  ; 0                   ; 0                   ; 1                  ; 1                  ;
; current_state.WRITE ; 0                   ; 1                   ; 0                  ; 1                  ;
; current_state.BURST ; 1                   ; 0                   ; 0                  ; 1                  ;
+---------------------+---------------------+---------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system|custom_module:real_time_tester|RTS_tester:producer|current_state           ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; current_state.IDLE ; current_state.INIT ; current_state.HOLD ; current_state.SEND ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; current_state.INIT ; 0                  ; 0                  ; 0                  ; 0                  ;
; current_state.IDLE ; 1                  ; 1                  ; 0                  ; 0                  ;
; current_state.SEND ; 0                  ; 1                  ; 0                  ; 1                  ;
; current_state.HOLD ; 0                  ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[2]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,4,5,10,11,13,19,21,25]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[2..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_im:the_soc_system_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_im:the_soc_system_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_xbrk:the_soc_system_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0..2,4..6]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                               ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                               ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                              ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                              ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[0]                                  ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[1]                                  ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[1]                                  ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[0]                             ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[0]                             ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]                             ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]                             ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]                             ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[1,26]                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[4..6]                                                                                                                                                             ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[30]                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[3]                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[59]                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[36,57,58]                                                                                                                                                             ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[25]                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[19..24,27..29]                                                                                                                                                     ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[33]                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[34]                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[2]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[1]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[0]                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,9,12,16,18,22,27,29]                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                           ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,3,6,7,14,15,17,24,28]                                                                                                                                                                       ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                           ;
; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                   ; Merged with soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                   ;
; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[0]                                                                                                                                                                                                                                                         ; Merged with custom_module:real_time_tester|avalonMM_master:consumer|current_offs[2]                                                                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                        ;
; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[1]                                                                                                                                                                                                                                                         ; Merged with custom_module:real_time_tester|avalonMM_master:consumer|current_offs[2]                                                                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8,20,23,26]                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent|hold_waitrequest                                                                                                                                                                                                            ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                    ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][131]                                                                                                                                                                                                                  ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][129]                                                                                                                                                                                                                  ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1,19..31]                                                                                                   ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                          ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[106]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[105]                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                              ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                      ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                         ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][131]                                                                                                                                                                                                                  ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][129]                                                                                                                                                                                                                  ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[131]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[129]                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[11]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[10]                                ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10]                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[9]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[8]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[7]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[6]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[5]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[4]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[3]                                 ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..18]                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104,129]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[2]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[2..18]                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[34,35]                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..31]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_use_reg                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][129]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[0..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[0..7]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][129]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[1,2,4..6]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_narrow_reg                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[0..2]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[0..2]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0..2]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg                        ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107]                                ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][116]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][148]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][148]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; custom_module:real_time_tester|avalonMM_master:consumer|current_state~4                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; custom_module:real_time_tester|avalonMM_master:consumer|current_state~5                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; custom_module:real_time_tester|RTS_tester:producer|current_state~4                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[3]                             ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                   ;
; custom_module:real_time_tester|RTS_tester:producer|current_state.INIT                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3..6]                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; temp[28..31]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12..31]                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12..31]                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[3]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[0,1]                           ; Merged with soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2]                             ;
; Total Number of Removed Registers = 718                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                      ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_last_field[34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                    ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[31],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[30],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[29],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[28],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[27],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[26],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[25],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[24],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[23],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[22],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[21],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[20],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[19],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[18],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[17],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[16],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[15],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[14],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[13],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[12],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[11],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[10],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[9],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[8],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[7],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[6],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[5],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[4],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|data_reg[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|byteen_reg[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_narrow_reg                                   ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[31]                      ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[30],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[29],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[28],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[27],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[26],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[25],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[24],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[23],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[22],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[21],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[20],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[19],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[18],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[17],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[16],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[15],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[14],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12],                       ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[31],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[30],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[29],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[28],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[27],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[25],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[24],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[23],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[22],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[21],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[20],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[17],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13],                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12]                            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[2]                                ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2],                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[1],                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0],                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[6],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[5],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[4],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[1],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][112],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][111],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][110],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][112],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][111],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][110],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[26]                            ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                              ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[129],                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][129],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][129],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                       ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                  ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                     ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[6]                           ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[0],                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3]                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[2]                                                                                                                                                                                     ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4],                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5],                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6]                      ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104]                              ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][104],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                  ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                      ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                      ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                        ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                       ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                       ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                       ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                         ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                    ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                      ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                            ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                            ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                            ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                  ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                      ; Lost Fanouts                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                        ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][148]                                                                                                                                                                                                                ; Stuck at GND                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][148]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC                   ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                           ; Stuck at GND                   ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[3]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; soc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2510  ;
; Number of registers using Synchronous Clear  ; 180   ;
; Number of registers using Synchronous Load   ; 289   ;
; Number of registers using Asynchronous Clear ; 1877  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1568  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|txd                                                                                                                                        ; 1       ;
; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                              ; 3       ;
; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                              ; 3       ;
; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                              ; 3       ;
; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                              ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|pre_txd                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                     ; 273     ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                        ; 1       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                         ; 20      ;
; custom_module:real_time_tester|RTS_tester:producer|clk_counter[0]                                                                                                                                                 ; 3       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                      ; 1       ;
; soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                     ; 7       ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                      ; 7       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                     ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                     ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                        ; 2       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; 2       ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                  ; 11      ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                      ; 1       ;
; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                                     ; 2       ;
; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                       ; 6       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; 2       ;
; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; 2       ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                               ; 37      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                     ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                        ; 1       ;
; soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                              ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                   ; 6       ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                     ; 1       ;
; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                      ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[3]                                                                                                                        ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[4]                                                                                                                        ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[6]                                                                                                                        ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[10]                                                                                                                       ; 3       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[12]                                                                                                                       ; 3       ;
; custom_module:real_time_tester|addr_base[3]                                                                                                                                                                       ; 2       ;
; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_shift_empty                                                                                                                             ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                         ; 1       ;
; custom_module:real_time_tester|addr_base[7]                                                                                                                                                                       ; 2       ;
; custom_module:real_time_tester|addr_base[15]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[31]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[6]                                                                                                                                                                       ; 2       ;
; custom_module:real_time_tester|addr_base[14]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[30]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[5]                                                                                                                                                                       ; 2       ;
; custom_module:real_time_tester|addr_base[13]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[29]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[4]                                                                                                                                                                       ; 2       ;
; custom_module:real_time_tester|addr_base[12]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[28]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[11]                                                                                                                                                                      ; 2       ;
; custom_module:real_time_tester|addr_base[27]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[2]                                                                                                                                                                       ; 1       ;
; custom_module:real_time_tester|addr_base[10]                                                                                                                                                                      ; 2       ;
; custom_module:real_time_tester|addr_base[26]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[1]                                                                                                                                                                       ; 1       ;
; custom_module:real_time_tester|addr_base[9]                                                                                                                                                                       ; 2       ;
; custom_module:real_time_tester|addr_base[25]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[0]                                                                                                                                                                       ; 1       ;
; custom_module:real_time_tester|addr_base[8]                                                                                                                                                                       ; 2       ;
; custom_module:real_time_tester|addr_base[24]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[23]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[22]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[21]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[20]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[19]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[18]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[17]                                                                                                                                                                      ; 1       ;
; custom_module:real_time_tester|addr_base[16]                                                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                          ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                     ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                    ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                    ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                    ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                    ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                    ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                    ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                     ; 1       ;
; Total number of inverted registers = 92                                                                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|timer_counter[34]                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |soc_system|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|packet_lost[1]                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|E_src2[22]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[4]                                                                                                                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|clk_counter[9]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[24]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[8]                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_counter[3][2]                                                                                                                                                                                                                                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_counter[2][25]                                                                                                                                                                                                                                                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_counter[1][7]                                                                                                                                                                                                                                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_counter[0][13]                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |soc_system|custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|hold_counter[23]                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 29 bits   ; 87 LEs        ; 29 LEs               ; 58 LEs                 ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|address_register[8]                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[6]                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|break_readreg[8]                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |soc_system|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |soc_system|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                         ;
; 8:1                ; 26 bits   ; 130 LEs       ; 52 LEs               ; 78 LEs                 ; Yes        ; |soc_system|custom_module:real_time_tester|avalonMM_master:consumer|current_offs[12]                                                                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|next_id_counter                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |soc_system|custom_module:real_time_tester|avalonMM_master:consumer|next_offs                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|E_logic_result[22]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_done[3]                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_active                                                                                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|next_id_counter                                                                                                                                                                                                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[26]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system|soc_system_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |soc_system|custom_module:real_time_tester|RTS_tester:producer|int_data_out_reg                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |soc_system|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for soc_system_uart_0:uart_0 ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                            ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_ar21  ; Untyped                                                                                                         ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                            ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_ar21  ; Untyped                                                                                                         ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_module:real_time_tester ;
+--------------------------+-------+------------------------------------------+
; Parameter Name           ; Value ; Type                                     ;
+--------------------------+-------+------------------------------------------+
; M0_DATA_WIDTH            ; 64    ; Signed Integer                           ;
; M0_ADDR_WIDTH            ; 32    ; Signed Integer                           ;
; M0_BURST_START           ; 8     ; Signed Integer                           ;
; M0_BURST_START_REG_WIDTH ; 4     ; Signed Integer                           ;
+--------------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_module:real_time_tester|RTS_tester:producer ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; DATA_WIDTH     ; 64    ; Signed Integer                                                         ;
; TIMER_WIDTH    ; 43    ; Signed Integer                                                         ;
; A              ; 00    ; Unsigned Binary                                                        ;
; B              ; 01    ; Unsigned Binary                                                        ;
; C              ; 10    ; Unsigned Binary                                                        ;
; D              ; 11    ; Unsigned Binary                                                        ;
; INIT           ; 0     ; Signed Integer                                                         ;
; IDLE           ; 1     ; Signed Integer                                                         ;
; SEND           ; 3     ; Signed Integer                                                         ;
; HOLD           ; 4     ; Signed Integer                                                         ;
; INT_T          ; 01    ; Unsigned Binary                                                        ;
; ACK_T          ; 10    ; Unsigned Binary                                                        ;
; ID_T           ; 11    ; Unsigned Binary                                                        ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_module:real_time_tester|avalonMM_master:consumer ;
+-----------------------+-------+----------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                 ;
+-----------------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH            ; 64    ; Signed Integer                                                       ;
; ADDR_WIDTH            ; 32    ; Signed Integer                                                       ;
; BURST_START_REG_WIDTH ; 4     ; Signed Integer                                                       ;
; BURST_START           ; 8     ; Signed Integer                                                       ;
; WORD_N                ; 8     ; Signed Integer                                                       ;
; BURST_SIZE            ; 64    ; Signed Integer                                                       ;
; INIT                  ; 0     ; Signed Integer                                                       ;
; IDLE                  ; 1     ; Signed Integer                                                       ;
; WRITE                 ; 2     ; Signed Integer                                                       ;
; BURST                 ; 3     ; Signed Integer                                                       ;
+-----------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 64           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_4141  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                             ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; soc_system_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                           ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                   ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; INIT_FILE                          ; soc_system_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2bh1                      ; Untyped                                                                                                                ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                             ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; soc_system_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                           ;
+----------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                   ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                ;
; INIT_FILE                          ; soc_system_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_3bh1                      ; Untyped                                                                                                                ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram ;
+----------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                               ; Type                                                                                                                                                                                                                                                ;
+----------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; soc_system_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                              ;
+----------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                                                                                                                                                                      ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                                         ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                                                  ; Signed Integer                                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                                                   ; Signed Integer                                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                                                 ; Signed Integer                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                                                   ; Signed Integer                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; soc_system_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Signed Integer                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lh91                                     ; Untyped                                                                                                                                                                                                                                                   ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_cpu_memory:cpu_memory ;
+----------------+---------------------------+----------------------------------+
; Parameter Name ; Value                     ; Type                             ;
+----------------+---------------------------+----------------------------------+
; INIT_FILE      ; soc_system_cpu_memory.hex ; String                           ;
+----------------+---------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+----------------------------------------+
; Parameter Name                     ; Value                     ; Type                                   ;
+------------------------------------+---------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                ;
; WIDTH_A                            ; 32                        ; Signed Integer                         ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                         ;
; NUMWORDS_A                         ; 5120                      ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                ;
; WIDTH_B                            ; 1                         ; Untyped                                ;
; WIDTHAD_B                          ; 1                         ; Untyped                                ;
; NUMWORDS_B                         ; 1                         ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                ;
; INIT_FILE                          ; soc_system_cpu_memory.hex ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 5120                      ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_btc1           ; Untyped                                ;
+------------------------------------+---------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_data_memory:data_memory ;
+----------------+----------------------------+-----------------------------------+
; Parameter Name ; Value                      ; Type                              ;
+----------------+----------------------------+-----------------------------------+
; INIT_FILE      ; soc_system_data_memory.hex ; String                            ;
+----------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_data_memory:data_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                      ; Type                                    ;
+------------------------------------+----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                 ;
; WIDTH_A                            ; 64                         ; Signed Integer                          ;
; WIDTHAD_A                          ; 9                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 512                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                 ;
; WIDTH_B                            ; 1                          ; Untyped                                 ;
; WIDTHAD_B                          ; 1                          ; Untyped                                 ;
; NUMWORDS_B                         ; 1                          ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 8                          ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                 ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                 ;
; INIT_FILE                          ; soc_system_data_memory.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 512                        ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_rrc1            ; Untyped                                 ;
+------------------------------------+----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 7     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 128   ; Signed Integer                                                                                               ;
; PKT_QOS_L                 ; 128   ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 126   ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 126   ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 125   ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 125   ; Signed Integer                                                                                               ;
; PKT_CACHE_H               ; 142   ; Signed Integer                                                                                               ;
; PKT_CACHE_L               ; 139   ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H           ; 135   ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L           ; 135   ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 127   ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 138   ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 136   ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 122   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 120   ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 124   ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 123   ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 131   ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 129   ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 134   ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 132   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 143   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 144   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 145   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 147   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 148   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W           ; 7     ; Signed Integer                                                                                               ;
; ID                        ; 2     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                               ;
; SECURE_ACCESS_BIT         ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                               ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 127   ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 131   ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 129   ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 134   ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 132   ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 138   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 136   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 144   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 143   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 122   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 120   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 145   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 147   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 148   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 149   ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 149   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 149   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_007|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_009|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 127   ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 124   ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 123   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 122   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 120   ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 148   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                                   ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 127   ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 124   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 123   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 122   ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 120   ; Signed Integer                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ST_DATA_W                 ; 148   ; Signed Integer                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 127   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 124   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 123   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 122   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 120   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 148   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 119   ; Signed Integer                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 83    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 84    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 86    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 87    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 88    ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 120   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 122   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 143   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 144   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 123   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 124   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 145   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 147   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 148   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_memory_s1_to_nios2_qsys_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 116   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 117   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 119   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 120   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 122   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 143   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 144   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 123   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 124   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 145   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 147   ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 148   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                        ;
+-------------------------------------------------+-------------------------------------+----------------+
; Parameter Name                                  ; Value                               ; Type           ;
+-------------------------------------------------+-------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                       ; String         ;
; sld_node_info                                   ; 805334529                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                   ; Signed Integer ;
; sld_data_bits                                   ; 2                                   ; Untyped        ;
; sld_trigger_bits                                ; 2                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                   ; Untyped        ;
; sld_sample_depth                                ; 32768                               ; Untyped        ;
; sld_segment_size                                ; 32768                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                ; Untyped        ;
; sld_state_bits                                  ; 11                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                ; String         ;
; sld_inversion_mask_length                       ; 35                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd           ; String         ;
; sld_state_flow_use_generated                    ; 0                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                           ;
; Entity Instance            ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 8                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
; Entity Instance            ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 8                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
; Entity Instance            ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component                   ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 64                                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_memory_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                        ;
; b[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                        ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; b[7..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; b[7..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                           ;
; d[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                           ;
; d[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                               ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                               ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                               ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                               ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                               ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                     ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:real_time_tester_s0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_memory_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                         ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                    ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                              ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                         ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdata              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_uart_0:uart_0"       ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_pib:the_soc_system_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                               ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo|soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dtrace:the_soc_system_nios2_qsys_0_nios2_oci_dtrace|soc_system_nios2_qsys_0_nios2_oci_td_mode:soc_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_itrace:the_soc_system_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_xbrk:the_soc_system_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_test_bench:the_soc_system_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                               ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                          ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-------------------------------+
; Port         ; Type   ; Severity ; Details                       ;
+--------------+--------+----------+-------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected        ;
+--------------+--------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_jtag_uart:jtag_uart"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 1              ; auto_signaltap_1 ; 2                   ; 2                ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 1914                        ;
;     CLR               ; 440                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SCLR SLD      ; 34                          ;
;     CLR SLD           ; 108                         ;
;     ENA               ; 146                         ;
;     ENA CLR           ; 870                         ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SCLR SLD  ; 12                          ;
;     ENA CLR SLD       ; 50                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 150                         ;
; cycloneiii_io_obuf    ; 7                           ;
; cycloneiii_lcell_comb ; 3273                        ;
;     arith             ; 689                         ;
;         2 data inputs ; 472                         ;
;         3 data inputs ; 217                         ;
;     normal            ; 2584                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 93                          ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 573                         ;
;         4 data inputs ; 1677                        ;
; cycloneiii_ram_block  ; 272                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                   ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+
; Name                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                 ; Details ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+
; clk_clk                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_clk                                                           ; N/A     ;
; custom_module:real_time_tester|RTS_tester:producer|data_out_valid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; custom_module:real_time_tester|RTS_tester:producer|data_out_valid ; N/A     ;
; custom_module:real_time_tester|RTS_tester:producer|data_out_valid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; custom_module:real_time_tester|RTS_tester:producer|data_out_valid ; N/A     ;
; custom_module:real_time_tester|RTS_tester:producer|reset_module_n ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; custom_module:real_time_tester|control_reg[3]                     ; N/A     ;
; tester_int[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; custom_module:real_time_tester|RTS_tester:producer|Selector3~3    ; N/A     ;
; tester_int[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; custom_module:real_time_tester|RTS_tester:producer|Selector3~3    ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
; auto_signaltap_1|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                               ; N/A     ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Jul 09 19:13:51 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 6 design units, including 6 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new
    Info (12023): Found entity 4: top_wrap_and_default_conveters
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters
    Info (12023): Found entity 6: top_incr_and_default_conveters
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_uart_0.v
    Info (12023): Found entity 1: soc_system_uart_0_tx
    Info (12023): Found entity 2: soc_system_uart_0_rx_stimulus_source
    Info (12023): Found entity 3: soc_system_uart_0_rx
    Info (12023): Found entity 4: soc_system_uart_0_regs
    Info (12023): Found entity 5: soc_system_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_data_memory.v
    Info (12023): Found entity 1: soc_system_data_memory
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_memory.v
    Info (12023): Found entity 1: soc_system_cpu_memory
Info (12021): Found 21 design units, including 21 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_qsys_0.v
    Info (12023): Found entity 1: soc_system_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: soc_system_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: soc_system_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: soc_system_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: soc_system_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: soc_system_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: soc_system_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: soc_system_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: soc_system_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: soc_system_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: soc_system_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: soc_system_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: soc_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: soc_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: soc_system_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: soc_system_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: soc_system_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: soc_system_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: soc_system_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: soc_system_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: soc_system_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: soc_system_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: soc_system_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: soc_system_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: soc_system_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/custom_module.v
    Info (12023): Found entity 1: custom_module
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/avalonmm_master.v
    Info (12023): Found entity 1: avalonMM_master
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/clock_crossing.v
    Info (12023): Found entity 1: clock_crossing
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rts_tester.v
    Info (12023): Found entity 1: RTS_tester
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_fifo_ip.v
    Info (12023): Found entity 1: altera_fifo_ip
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r
    Info (12023): Found entity 5: soc_system_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys
Info (12127): Elaborating entity "soc_system" for the top level hierarchy
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "soc_system_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "soc_system_jtag_uart" for hierarchy "soc_system_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_w" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ar21.tdf
    Info (12023): Found entity 1: scfifo_ar21
Info (12128): Elaborating entity "scfifo_ar21" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h131.tdf
    Info (12023): Found entity 1: a_dpfifo_h131
Info (12128): Elaborating entity "a_dpfifo_h131" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf
    Info (12023): Found entity 1: cntr_7s7
Info (12128): Elaborating entity "cntr_7s7" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_el21.tdf
    Info (12023): Found entity 1: dpram_el21
Info (12128): Elaborating entity "dpram_el21" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1m1.tdf
    Info (12023): Found entity 1: altsyncram_i1m1
Info (12128): Elaborating entity "altsyncram_i1m1" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_r" for hierarchy "soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "custom_module" for hierarchy "custom_module:real_time_tester"
Info (12128): Elaborating entity "RTS_tester" for hierarchy "custom_module:real_time_tester|RTS_tester:producer"
Info (12128): Elaborating entity "clock_crossing" for hierarchy "custom_module:real_time_tester|RTS_tester:producer|clock_crossing:ack_c[0].ack_c"
Info (12128): Elaborating entity "avalonMM_master" for hierarchy "custom_module:real_time_tester|avalonMM_master:consumer"
Warning (10230): Verilog HDL assignment warning at avalonMM_master.v(178): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "altera_fifo_ip" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4141.tdf
    Info (12023): Found entity 1: scfifo_4141
Info (12128): Elaborating entity "scfifo_4141" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_b741.tdf
    Info (12023): Found entity 1: a_dpfifo_b741
Info (12128): Elaborating entity "a_dpfifo_b741" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1
Info (12128): Elaborating entity "altsyncram_02e1" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf
    Info (12023): Found entity 1: cmpr_ms8
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cmpr_ms8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cmpr_ms8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf
    Info (12023): Found entity 1: cntr_3ob
Info (12128): Elaborating entity "cntr_3ob" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info (12023): Found entity 1: cntr_go7
Info (12128): Elaborating entity "cntr_go7" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_go7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_4ob:wr_ptr"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_test_bench" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_test_bench:the_soc_system_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_register_bank_a_module" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "soc_system_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2bh1.tdf
    Info (12023): Found entity 1: altsyncram_2bh1
Info (12128): Elaborating entity "altsyncram_2bh1" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_register_bank_b_module" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "soc_system_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bh1.tdf
    Info (12023): Found entity 1: altsyncram_3bh1
Info (12128): Elaborating entity "altsyncram_3bh1" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_debug" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_ocimem" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "soc_system_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lh91.tdf
    Info (12023): Found entity 1: altsyncram_lh91
Info (12128): Elaborating entity "altsyncram_lh91" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_avalon_reg" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_break" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_xbrk:the_soc_system_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dbrk:the_soc_system_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_itrace" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_itrace:the_soc_system_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dtrace:the_soc_system_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_dtrace:the_soc_system_nios2_qsys_0_nios2_oci_dtrace|soc_system_nios2_qsys_0_nios2_oci_td_mode:soc_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_fifo" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo|soc_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo|soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo|soc_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_oci_test_bench" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_fifo:the_soc_system_nios2_qsys_0_nios2_oci_fifo|soc_system_nios2_qsys_0_oci_test_bench:the_soc_system_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_pib" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_pib:the_soc_system_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_nios2_oci_im" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_im:the_soc_system_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "soc_system_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "soc_system_cpu_memory" for hierarchy "soc_system_cpu_memory:cpu_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_cpu_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_btc1.tdf
    Info (12023): Found entity 1: altsyncram_btc1
Info (12128): Elaborating entity "altsyncram_btc1" for hierarchy "soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated"
Info (12128): Elaborating entity "soc_system_data_memory" for hierarchy "soc_system_data_memory:data_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system_data_memory:data_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "soc_system_data_memory:data_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "soc_system_data_memory:data_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_data_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rrc1.tdf
    Info (12023): Found entity 1: altsyncram_rrc1
Info (12128): Elaborating entity "altsyncram_rrc1" for hierarchy "soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated"
Info (12128): Elaborating entity "soc_system_uart_0" for hierarchy "soc_system_uart_0:uart_0"
Info (12128): Elaborating entity "soc_system_uart_0_tx" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx"
Info (12128): Elaborating entity "soc_system_uart_0_rx" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx"
Info (12128): Elaborating entity "soc_system_uart_0_rx_stimulus_source" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|soc_system_uart_0_rx_stimulus_source:the_soc_system_uart_0_rx_stimulus_source"
Info (12128): Elaborating entity "soc_system_uart_0_regs" for hierarchy "soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:real_time_tester_m0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006_default_decode" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full_13_1" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(1000): truncated value with size 7 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_001" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_002" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_003" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_002" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_003" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_001" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:data_memory_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pt14.tdf
    Info (12023): Found entity 1: altsyncram_pt14
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf
    Info (12023): Found entity 1: mux_1nb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_1"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 62 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 94 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_1" to all 38 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5108 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 7 bidirectional pins
    Info (21061): Implemented 4800 logic cells
    Info (21064): Implemented 280 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Thu Jul 09 19:14:12 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/diaaj/Documents/Quartus/soc_system_RT_CIV/soc_system.map.smsg.


