###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:58:37 2025
#  Command:           timeDesign -signoff -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/D       (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.059
- Setup                         0.329
+ Phase Shift                   5.000
= Required Time                 5.730
- Arrival Time                  5.429
= Slack Time                    0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.302 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.325 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.449 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.548 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.654 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    0.829 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    0.988 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.168 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.335 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.420 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.679 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    1.882 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.093 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.682 | 0.812 |   2.604 |    2.905 | 
     | U0_ClkDiv/FE_RC_379_0          | A ^ -> Y v  | INVX8M     | 0.138 | 0.104 |   2.708 |    3.010 | 
     | U0_ClkDiv/FE_RC_175_0          | B v -> Y v  | AND2X4M    | 0.055 | 0.174 |   2.882 |    3.184 | 
     | U0_ClkDiv/FE_RC_172_0          | B0 v -> Y ^ | OAI2B2X4M  | 0.282 | 0.180 |   3.062 |    3.364 | 
     | U0_ClkDiv/FE_RC_171_0          | B0 ^ -> Y v | OAI2BB1X4M | 0.082 | 0.092 |   3.155 |    3.456 | 
     | U0_ClkDiv/U70                  | B v -> Y v  | OR2X2M     | 0.098 | 0.222 |   3.376 |    3.678 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M     | 0.068 | 0.171 |   3.548 |    3.850 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M    | 0.050 | 0.141 |   3.689 |    3.990 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M     | 0.061 | 0.153 |   3.842 |    4.144 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M     | 0.067 | 0.177 |   4.019 |    4.321 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M   | 0.207 | 0.147 |   4.166 |    4.468 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M    | 0.072 | 0.145 |   4.311 |    4.612 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M    | 0.275 | 0.106 |   4.417 |    4.718 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M    | 0.124 | 0.141 |   4.558 |    4.859 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M    | 0.079 | 0.281 |   4.839 |    5.141 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M  | 0.412 | 0.299 |   5.138 |    5.439 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M     | 0.156 | 0.154 |   5.292 |    5.594 | 
     | U0_ClkDiv/U20                  | B0 v -> Y ^ | OAI32X1M   | 0.419 | 0.136 |   5.429 |    5.730 | 
     | U0_ClkDiv/div_clk_reg_reg      | D ^         | SDFFRQX2M  | 0.419 | 0.000 |   5.429 |    5.730 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.302 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.278 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -0.231 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |    0.104 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.092 | 0.096 |   0.502 |    0.200 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.621 |    0.319 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.725 |    0.423 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.829 |    0.528 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.115 |   0.945 |    0.643 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.044 |   0.989 |    0.687 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.029 | 0.038 |   1.027 |    0.725 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^ | INVX4M     | 0.032 | 0.033 |   1.059 |    0.758 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.032 | 0.000 |   1.059 |    0.758 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U1_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U1_ClkDiv/div_clk_reg_reg/D       (v) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.060
- Setup                         0.415
+ Phase Shift                   5.000
= Required Time                 5.645
- Arrival Time                  5.340
= Slack Time                    0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.305 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.329 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.453 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.552 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.658 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    0.833 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    0.992 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.172 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.338 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.424 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.683 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    1.886 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.097 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.386 |   2.177 |    2.483 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.159 | 0.152 |   2.329 |    2.634 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.055 | 0.063 |   2.391 |    2.697 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.147 |   2.539 |    2.844 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.091 | 0.098 |   2.637 |    2.942 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.834 |    3.139 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.193 |   3.027 |    3.332 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.218 |    3.523 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.117 | 0.219 |   3.436 |    3.742 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.834 |    4.139 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.185 |   4.018 |    4.324 | 
     | U1_ClkDiv/U95                     | A ^ -> Y v  | XOR2X2M    | 0.147 | 0.083 |   4.101 |    4.407 | 
     | U1_ClkDiv/U96                     | D v -> Y ^  | NOR4X2M    | 0.240 | 0.253 |   4.354 |    4.660 | 
     | U1_ClkDiv/U97                     | D ^ -> Y ^  | AND4X2M    | 0.147 | 0.268 |   4.623 |    4.928 | 
     | U1_ClkDiv/FE_RC_368_0             | B ^ -> Y v  | NAND2X2M   | 0.096 | 0.099 |   4.721 |    5.027 | 
     | U1_ClkDiv/FE_RC_372_0             | A v -> Y ^  | INVX2M     | 0.088 | 0.082 |   4.803 |    5.109 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 ^ -> Y v | OAI21X3M   | 0.082 | 0.089 |   4.892 |    5.197 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 v -> Y ^ | AOI2B1X4M  | 0.176 | 0.132 |   5.024 |    5.330 | 
     | U1_ClkDiv/FE_RC_710_0             | A ^ -> Y v  | NOR2X4M    | 0.068 | 0.075 |   5.099 |    5.405 | 
     | U1_ClkDiv/U5                      | A v -> Y ^  | INVX4M     | 0.176 | 0.120 |   5.219 |    5.524 | 
     | U1_ClkDiv/U59                     | B0 ^ -> Y v | OAI32X1M   | 0.133 | 0.121 |   5.340 |    5.645 | 
     | U1_ClkDiv/div_clk_reg_reg         | D v         | SDFFRQX2M  | 0.133 | 0.000 |   5.340 |    5.645 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.305 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.282 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -0.235 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |    0.100 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.092 | 0.096 |   0.502 |    0.196 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.621 |    0.315 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.725 |    0.419 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.829 |    0.524 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.115 |   0.945 |    0.639 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.044 |   0.989 |    0.683 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.029 | 0.038 |   1.027 |    0.721 | 
     | DFT_UART_CLK__L8_I0       | A v -> Y ^ | INVX4M     | 0.034 | 0.033 |   1.060 |    0.755 | 
     | U1_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.034 | 0.000 |   1.060 |    0.755 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.816
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.416
- Arrival Time                  5.949
= Slack Time                    0.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.466 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.490 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.614 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.713 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.819 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    0.994 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.153 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.333 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.499 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.585 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.844 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.047 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.258 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.164 |    2.630 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    2.777 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    2.992 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.179 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.364 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.556 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.690 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    3.843 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    3.946 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.160 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.669 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    4.905 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.079 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.295 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.400 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.597 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    5.767 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    5.828 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.006 | 
     | U0_UART/u_rx/u_edge_bit_counter/U19             | B0 v -> Y ^ | AOI21X2M   | 0.212 | 0.154 |   5.694 |    6.160 | 
     | U0_UART/u_rx/u_edge_bit_counter/U27             | B0 ^ -> Y ^ | OA21X2M    | 0.076 | 0.170 |   5.863 |    6.330 | 
     | U0_UART/u_rx/u_edge_bit_counter/U26             | B0 ^ -> Y v | OAI32X1M   | 0.117 | 0.086 |   5.949 |    6.416 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.949 |    6.416 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.466 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.443 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.319 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.220 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.114 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |    0.061 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.220 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.400 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.567 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.802 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.912 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    1.166 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.348 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.100 | 0.002 |   1.816 |    1.349 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.816
- Setup                         0.294
+ Phase Shift                   5.000
= Required Time                 6.522
- Arrival Time                  5.969
= Slack Time                    0.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.553 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.576 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.701 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.800 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.905 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.080 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.240 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.419 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.586 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.672 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.931 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.134 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.344 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.717 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    2.863 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.078 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.266 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.450 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.642 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.776 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    3.930 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.033 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.246 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.756 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    4.992 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.166 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.382 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.487 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.684 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    5.853 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    5.915 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.093 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.117 | 0.098 |   5.638 |    6.192 | 
     | U0_UART/u_rx/u_edge_bit_counter/U33             | B ^ -> Y v  | NAND3X2M   | 0.194 | 0.114 |   5.752 |    6.305 | 
     | U0_UART/u_rx/u_edge_bit_counter/U32             | B1 v -> Y ^ | OAI22X1M   | 0.265 | 0.217 |   5.969 |    6.522 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | D ^         | SDFFRQX2M  | 0.265 | 0.000 |   5.969 |    6.522 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.553 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.530 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.405 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.307 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.201 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.026 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.133 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.313 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.480 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.715 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.825 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    1.079 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.261 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.100 | 0.002 |   1.816 |    1.262 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/par_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_parity_check/par_err_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q         (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.814
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.424
- Arrival Time                  5.833
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |    0.591 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.614 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.738 | 
     | scan_clk__L3_I0                         | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.837 | 
     | scan_clk__L4_I0                         | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.943 | 
     | scan_clk__L5_I0                         | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.118 | 
     | scan_clk__L6_I0                         | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.277 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.457 | 
     | scan_clk__L8_I0                         | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.624 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.710 | 
     | u_ref_clk_mux/U1                        | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.968 | 
     | DFT_REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.171 | 
     | DFT_REF_CLK__L2_I1                      | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.382 | 
     | U0_RegFile/\Reg_File_reg[2][2]          | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.164 |    2.754 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_       | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    2.901 | 
     | U0_UART/u_rx/u_RX_FSM/U8                | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.116 | 
     | U0_UART/u_rx/u_RX_FSM/U68               | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.303 | 
     | U0_UART/u_rx/u_RX_FSM/U69               | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.488 | 
     | U0_UART/u_rx/u_RX_FSM/U70               | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.680 | 
     | U0_UART/u_rx/u_RX_FSM/U72               | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.814 | 
     | U0_UART/u_rx/u_RX_FSM/U73               | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    3.967 | 
     | U0_UART/u_rx/u_RX_FSM/U76               | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.070 | 
     | U0_UART/u_rx/u_RX_FSM/U61               | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.284 | 
     | U0_UART/u_rx/u_RX_FSM/U29               | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.793 | 
     | U0_UART/u_rx/u_RX_FSM/U18               | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.029 | 
     | U0_UART/u_rx/u_RX_FSM/U19               | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.203 | 
     | U0_UART/u_rx/u_RX_FSM/U39               | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.420 | 
     | U0_UART/u_rx/u_data_sampling/U66        | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.607 | 
     | U0_UART/u_rx/u_data_sampling/U5         | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.863 | 
     | U0_UART/u_rx/u_parity_check/U11         | A v -> Y v  | XNOR2X2M   | 0.236 | 0.221 |   5.493 |    6.083 | 
     | U0_UART/u_rx/u_parity_check/U6          | C v -> Y ^  | XOR3X1M    | 0.105 | 0.277 |   5.770 |    6.361 | 
     | U0_UART/u_rx/u_parity_check/U5          | B ^ -> Y v  | NOR2BX2M   | 0.068 | 0.063 |   5.833 |    6.424 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | D v         | SDFFRQX2M  | 0.068 | 0.000 |   5.833 |    6.424 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.591 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.567 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.443 | 
     | scan_clk__L3_I0                         | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.344 | 
     | scan_clk__L4_I0                         | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.238 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.063 | 
     | scan_clk__L6_I0                         | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.096 | 
     | scan_clk__L7_I0                         | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.275 | 
     | scan_clk__L8_I0                         | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.442 | 
     | scan_clk__L9_I1                         | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.677 | 
     | scan_clk__L10_I0                        | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.788 | 
     | u_uart_RX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    1.042 | 
     | DFT_UART_RX_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.223 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | CK ^       | SDFFRQX2M  | 0.100 | 0.000 |   1.814 |    1.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.815
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.425
- Arrival Time                  5.833
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.591 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.615 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.739 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.838 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.943 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.119 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.278 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.457 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.624 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.710 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.969 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.172 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.383 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.164 |    2.755 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    2.901 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.116 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.304 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.489 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.681 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.815 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    3.968 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.071 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.284 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.794 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.030 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.204 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.420 | 
     | U0_UART/u_rx/u_data_sampling/U66             | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.607 | 
     | U0_UART/u_rx/u_data_sampling/U5              | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.863 | 
     | U0_UART/u_rx/u_parity_check/U11              | A v -> Y v  | XNOR2X2M   | 0.236 | 0.221 |   5.493 |    6.084 | 
     | U0_UART/u_rx/u_parity_check/U6               | C v -> Y ^  | XOR3X1M    | 0.105 | 0.277 |   5.770 |    6.361 | 
     | U0_UART/u_rx/u_parity_check/U5               | B ^ -> Y v  | NOR2BX2M   | 0.068 | 0.063 |   5.833 |    6.425 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | D v         | SDFFRQX2M  | 0.068 | 0.000 |   5.833 |    6.425 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.591 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.568 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.444 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.345 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.239 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.064 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.095 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.275 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.442 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.677 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.787 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    1.041 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.223 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M  | 0.100 | 0.001 |   1.815 |    1.223 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.829
- Setup                         0.360
+ Phase Shift                   5.000
= Required Time                 6.469
- Arrival Time                  5.864
= Slack Time                    0.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.605 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.629 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.753 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.852 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.957 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.132 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.292 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.471 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.638 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.724 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.983 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.186 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.396 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    2.962 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.111 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.551 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.734 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.397 |    4.002 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.182 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.661 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.310 | 
     | U0_RegFile/U189                   | S0 ^ -> Y v | MX4X1M     | 0.221 | 0.566 |   5.271 |    5.876 | 
     | U0_RegFile/U188                   | B v -> Y v  | MX2X2M     | 0.085 | 0.273 |   5.544 |    6.149 | 
     | U0_RegFile/U187                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.320 |   5.864 |    6.469 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.864 |    6.469 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.605 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.582 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.458 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.359 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.253 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.078 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.081 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.261 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.428 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.514 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.772 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.975 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.186 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.324 | 0.037 |   1.829 |    1.223 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.833
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 6.472
- Arrival Time                  5.854
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.619 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.642 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.766 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.865 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.971 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.146 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.305 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.485 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.652 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.738 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    1.996 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.199 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.410 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    2.976 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.124 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.564 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.748 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.015 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.196 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.675 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.324 | 
     | U0_RegFile/U192                   | S0 ^ -> Y v | MX4X1M     | 0.201 | 0.553 |   5.258 |    5.877 | 
     | U0_RegFile/U191                   | B v -> Y v  | MX2X2M     | 0.088 | 0.270 |   5.527 |    6.146 | 
     | U0_RegFile/U190                   | A0 v -> Y v | AO22X1M    | 0.112 | 0.326 |   5.854 |    6.472 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.854 |    6.472 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.619 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.595 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.471 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.372 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.267 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.092 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.068 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.247 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.414 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.500 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.759 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.962 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.172 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.325 | 0.042 |   1.833 |    1.214 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.835
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 6.474
- Arrival Time                  5.849
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.625 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.648 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.772 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.871 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    0.977 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.152 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.311 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.491 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.658 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.744 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.002 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.205 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.416 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    2.982 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.130 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.570 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.753 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.397 |    4.021 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.202 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.681 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.329 | 
     | U0_RegFile/U195                   | S0 ^ -> Y v | MX4X1M     | 0.191 | 0.544 |   5.249 |    5.874 | 
     | U0_RegFile/U194                   | B v -> Y v  | MX2X2M     | 0.091 | 0.271 |   5.520 |    6.144 | 
     | U0_RegFile/U193                   | A0 v -> Y v | AO22X1M    | 0.114 | 0.330 |   5.849 |    6.474 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.114 | 0.000 |   5.849 |    6.474 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.625 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.601 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.477 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.378 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.272 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.097 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.062 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.242 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.408 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.494 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.753 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.956 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.167 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.325 | 0.044 |   1.835 |    1.210 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.835
- Setup                         0.362
+ Phase Shift                   5.000
= Required Time                 6.473
- Arrival Time                  5.821
= Slack Time                    0.652
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.652 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.676 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.800 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.899 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.005 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.180 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.339 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.519 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.685 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.771 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.030 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.233 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.444 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.010 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.158 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.598 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.781 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.049 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.230 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.709 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.357 | 
     | U0_RegFile/U198                   | S0 ^ -> Y v | MX4X1M     | 0.161 | 0.513 |   5.218 |    5.870 | 
     | U0_RegFile/U197                   | B v -> Y v  | MX2X2M     | 0.098 | 0.269 |   5.487 |    6.139 | 
     | U0_RegFile/U196                   | A0 v -> Y v | AO22X1M    | 0.117 | 0.334 |   5.821 |    6.473 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.821 |    6.473 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.652 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.629 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.505 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.406 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.300 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.125 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.034 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.214 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.381 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.466 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.725 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.928 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.139 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.325 | 0.044 |   1.835 |    1.183 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.831
- Setup                         0.362
+ Phase Shift                   5.000
= Required Time                 6.468
- Arrival Time                  5.814
= Slack Time                    0.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.655 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.678 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.802 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.901 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.007 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.182 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.341 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.521 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.688 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.773 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.032 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.235 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.446 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.012 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.160 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.600 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.783 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.051 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.232 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.711 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.359 | 
     | U0_RegFile/U201                   | S0 ^ -> Y v | MX4X1M     | 0.168 | 0.519 |   5.224 |    5.879 | 
     | U0_RegFile/U200                   | B v -> Y v  | MX2X2M     | 0.085 | 0.256 |   5.480 |    6.134 | 
     | U0_RegFile/U199                   | A0 v -> Y v | AO22X1M    | 0.119 | 0.334 |   5.814 |    6.468 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.119 | 0.000 |   5.814 |    6.468 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.655 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.631 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.507 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.408 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.302 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.127 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.032 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.212 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.378 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.464 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.723 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.926 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.137 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.324 | 0.039 |   1.831 |    1.176 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.815
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 6.498
- Arrival Time                  5.840
= Slack Time                    0.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.658 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.681 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.806 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.905 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.010 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.185 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.345 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.524 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.691 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.777 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.036 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.239 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.449 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.822 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    2.968 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.183 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.371 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.555 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.747 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.881 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.035 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.138 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.351 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.861 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.097 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.271 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.487 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.591 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.789 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    5.958 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.020 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.198 | 
     | U0_UART/u_rx/u_edge_bit_counter/U25             | A2 v -> Y ^ | OAI32X1M   | 0.409 | 0.300 |   5.840 |    6.498 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | D ^         | SDFFRQX2M  | 0.409 | 0.000 |   5.840 |    6.498 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.658 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.635 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.510 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.412 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.306 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.131 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.029 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.208 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.375 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.610 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.720 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.974 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.156 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.100 | 0.001 |   1.815 |    1.157 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.834
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 6.473
- Arrival Time                  5.807
= Slack Time                    0.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.667 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.690 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.815 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.913 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.019 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.194 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.353 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.533 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.700 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.786 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.045 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.248 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.458 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.024 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.172 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.612 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.796 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.063 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.244 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.723 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.372 | 
     | U0_RegFile/U205                   | S0 ^ -> Y v | MX4X1M     | 0.173 | 0.523 |   5.228 |    5.895 | 
     | U0_RegFile/U203                   | B v -> Y v  | MX2X2M     | 0.080 | 0.252 |   5.480 |    6.147 | 
     | U0_RegFile/U202                   | A0 v -> Y v | AO22X1M    | 0.114 | 0.327 |   5.807 |    6.473 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.114 | 0.000 |   5.807 |    6.473 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.667 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.644 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.519 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.420 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.315 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.140 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.020 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.199 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.366 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.452 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.711 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.914 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.124 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.325 | 0.043 |   1.834 |    1.168 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.816
- Setup                         0.397
+ Phase Shift                   5.000
= Required Time                 6.419
- Arrival Time                  5.736
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.684 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.707 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.831 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.930 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.036 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.211 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.370 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.550 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.717 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.803 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.061 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.264 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.475 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.847 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    2.994 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.209 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.396 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.581 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.773 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.907 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.061 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.164 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.377 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.887 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.122 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.296 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.513 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.617 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.814 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    5.984 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.046 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.224 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.117 | 0.098 |   5.638 |    6.322 | 
     | U0_UART/u_rx/u_edge_bit_counter/U28             | A1 ^ -> Y v | OAI22X1M   | 0.100 | 0.097 |   5.736 |    6.419 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | D v         | SDFFRQX2M  | 0.100 | 0.000 |   5.736 |    6.419 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.684 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.660 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.536 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.437 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.332 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.157 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |    0.003 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.182 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.349 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.584 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.695 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.949 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.130 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.100 | 0.002 |   1.816 |    1.132 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.838
- Setup                         0.361
+ Phase Shift                   5.000
= Required Time                 6.476
- Arrival Time                  5.788
= Slack Time                    0.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.688 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.712 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.836 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.935 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.041 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.216 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.375 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.555 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.721 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.807 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.066 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.269 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.480 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.046 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.194 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.634 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.817 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.397 |    4.085 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.266 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.745 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.393 | 
     | U0_RegFile/U92                    | S0 ^ -> Y v | MX4XLM     | 0.179 | 0.530 |   5.235 |    5.924 | 
     | U0_RegFile/U207                   | A v -> Y v  | MX2X2M     | 0.086 | 0.222 |   5.457 |    6.145 | 
     | U0_RegFile/U206                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.331 |   5.788 |    6.476 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.788 |    6.476 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.688 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.665 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.541 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.442 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.336 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.161 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.002 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.178 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.345 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.430 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.689 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.892 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.103 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.326 | 0.047 |   1.838 |    1.149 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.836
- Setup                         0.360
+ Phase Shift                   5.000
= Required Time                 6.476
- Arrival Time                  5.785
= Slack Time                    0.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.691 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.714 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.838 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.937 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.043 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.218 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.377 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.557 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.724 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.809 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.068 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.271 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.482 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.048 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.140 | 0.148 |   2.505 |    3.196 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.645 | 0.440 |   2.946 |    3.636 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.188 | 0.183 |   3.129 |    3.819 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.268 |   3.397 |    4.087 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.174 | 0.181 |   3.577 |    4.268 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.739 | 0.479 |   4.056 |    4.747 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.910 | 0.649 |   4.705 |    5.395 | 
     | U0_RegFile/U186                   | S0 ^ -> Y v | MX4X1M     | 0.153 | 0.503 |   5.207 |    5.898 | 
     | U0_RegFile/U185                   | B v -> Y v  | MX2X2M     | 0.088 | 0.256 |   5.463 |    6.154 | 
     | U0_RegFile/U184                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.322 |   5.785 |    6.476 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.785 |    6.476 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.691 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.667 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.543 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.444 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.338 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.163 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.004 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.176 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.342 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.428 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.687 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.890 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    1.101 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.325 | 0.045 |   1.836 |    1.145 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.434
+ Phase Shift                   5.000
= Required Time                 6.383
- Arrival Time                  5.692
= Slack Time                    0.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.691 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.714 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.839 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.938 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.043 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.218 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.378 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.557 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.724 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.810 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.069 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.272 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.482 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.855 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.001 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.216 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.404 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.588 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.780 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.914 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.068 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.171 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.384 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.894 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.130 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.304 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.520 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.707 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.963 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.241 | 
     | U0_UART/u_rx/u_deserializer/U40          | A0 ^ -> Y v | OAI2B2X1M  | 0.152 | 0.143 |   5.692 |    6.383 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | D v         | SDFFRX1M   | 0.152 | 0.000 |   5.692 |    6.383 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.691 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.668 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.543 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.445 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.339 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.164 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.005 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.175 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.342 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.577 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.687 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.941 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.123 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^       | SDFFRX1M   | 0.100 | 0.003 |   1.817 |    1.126 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.815
- Setup                         0.429
+ Phase Shift                   5.000
= Required Time                 6.386
- Arrival Time                  5.687
= Slack Time                    0.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.699 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.723 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.847 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.946 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.052 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.227 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.386 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.566 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.732 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.818 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.077 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.280 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.491 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.863 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.010 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.225 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.412 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.597 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.789 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.923 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.076 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.179 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.392 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.902 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.138 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.312 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.528 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.715 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.971 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.249 | 
     | U0_UART/u_rx/u_deserializer/U32          | A0 ^ -> Y v | OAI2B2X1M  | 0.129 | 0.137 |   5.687 |    6.386 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | D v         | SDFFRX1M   | 0.129 | 0.000 |   5.687 |    6.386 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.699 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.676 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.552 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.453 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.347 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.172 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.013 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.167 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.334 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.569 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.679 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.933 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.115 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^       | SDFFRX1M   | 0.100 | 0.001 |   1.815 |    1.116 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.433
+ Phase Shift                   5.000
= Required Time                 6.384
- Arrival Time                  5.683
= Slack Time                    0.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.701 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.724 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.849 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.948 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.053 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.228 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.388 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.567 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.734 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.820 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.079 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.282 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.492 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.865 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.011 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.226 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.414 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.599 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.790 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.924 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.078 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.181 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.394 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.904 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.140 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.314 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.530 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.717 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.973 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.251 | 
     | U0_UART/u_rx/u_deserializer/U38          | A0 ^ -> Y v | OAI2B2X1M  | 0.147 | 0.134 |   5.683 |    6.384 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | D v         | SDFFRX1M   | 0.147 | 0.000 |   5.683 |    6.384 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.701 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.678 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.553 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.455 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.349 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.174 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.015 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.165 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.332 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.567 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.677 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.931 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.113 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^       | SDFFRX1M   | 0.100 | 0.003 |   1.817 |    1.116 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.431
+ Phase Shift                   5.000
= Required Time                 6.387
- Arrival Time                  5.681
= Slack Time                    0.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.705 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.728 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.853 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.952 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.057 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.232 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.392 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.571 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.738 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.824 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.083 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.286 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.496 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.869 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.015 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.230 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.418 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.602 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.794 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.928 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.082 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.185 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.398 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.908 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.144 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.318 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.534 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.721 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.977 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.255 | 
     | U0_UART/u_rx/u_deserializer/U36          | A0 ^ -> Y v | OAI2B2X1M  | 0.136 | 0.132 |   5.681 |    6.387 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | D v         | SDFFRX1M   | 0.136 | 0.000 |   5.681 |    6.387 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.705 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.682 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.557 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.459 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.353 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.178 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.019 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.161 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.328 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.563 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.673 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.927 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.109 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^       | SDFFRX1M   | 0.100 | 0.003 |   1.817 |    1.112 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.432
+ Phase Shift                   5.000
= Required Time                 6.385
- Arrival Time                  5.679
= Slack Time                    0.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.706 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.729 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.853 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.952 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.058 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.233 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.392 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.572 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.739 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.824 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.083 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.286 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.497 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.869 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.016 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.231 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.418 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.603 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.795 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.929 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.082 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.185 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.399 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.909 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.144 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.318 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.535 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.722 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.978 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.255 | 
     | U0_UART/u_rx/u_deserializer/U34          | A0 ^ -> Y v | OAI2B2X1M  | 0.143 | 0.130 |   5.679 |    6.385 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | D v         | SDFFRX1M   | 0.143 | 0.000 |   5.679 |    6.385 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.706 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.682 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.558 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.459 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.354 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.178 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.019 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.160 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.327 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.562 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.673 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.927 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.108 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^       | SDFFRX1M   | 0.100 | 0.003 |   1.817 |    1.111 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.428
+ Phase Shift                   5.000
= Required Time                 6.389
- Arrival Time                  5.682
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.707 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.730 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.855 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.954 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.059 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.234 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.394 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.573 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.740 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.826 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.085 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.288 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.498 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.871 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.017 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.232 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.420 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.604 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.796 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.930 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.084 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.187 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.400 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.910 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.146 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.320 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.536 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.723 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.979 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.257 | 
     | U0_UART/u_rx/u_deserializer/U28          | A0 ^ -> Y v | OAI2B2X1M  | 0.123 | 0.132 |   5.682 |    6.389 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | D v         | SDFFRX1M   | 0.123 | 0.000 |   5.682 |    6.389 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.707 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.684 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.559 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.461 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.355 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.180 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.021 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.159 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.326 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.561 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.671 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.925 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.107 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^       | SDFFRX1M   | 0.100 | 0.003 |   1.817 |    1.110 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.816
- Setup                         0.428
+ Phase Shift                   5.000
= Required Time                 6.388
- Arrival Time                  5.681
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.707 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.731 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.855 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.954 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.060 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.235 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.394 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.574 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.740 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.826 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.085 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.288 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.499 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.871 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.018 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.233 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.420 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.605 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.797 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.931 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.084 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.187 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.401 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.910 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.146 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.320 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.536 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.723 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.980 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.257 | 
     | U0_UART/u_rx/u_deserializer/U30          | A0 ^ -> Y v | OAI2B2X1M  | 0.122 | 0.131 |   5.681 |    6.388 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | D v         | SDFFRX1M   | 0.122 | 0.000 |   5.681 |    6.388 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.707 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.684 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.560 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.461 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.355 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.180 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.021 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.159 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.326 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.561 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.671 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.925 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.107 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^       | SDFFRX1M   | 0.100 | 0.002 |   1.816 |    1.108 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.427
+ Phase Shift                   5.000
= Required Time                 6.390
- Arrival Time                  5.678
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.713 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.736 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.860 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.959 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.065 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.240 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.399 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.579 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.746 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.831 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.090 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.293 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.504 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.876 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.023 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.238 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.425 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.610 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.802 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.936 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.089 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.192 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.406 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.916 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.151 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.325 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.542 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.729 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    5.985 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.315 | 0.277 |   5.549 |    6.262 | 
     | U0_UART/u_rx/u_deserializer/U26          | A0 ^ -> Y v | OAI2B2X1M  | 0.119 | 0.128 |   5.678 |    6.390 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | D v         | SDFFRX1M   | 0.119 | 0.000 |   5.678 |    6.390 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.713 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.689 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.565 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.466 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.361 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.185 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.026 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.153 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.320 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.555 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.666 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.920 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.101 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^       | SDFFRX1M   | 0.100 | 0.003 |   1.817 |    1.105 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 6.429
- Arrival Time                  5.712
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.717 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.741 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.865 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.964 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.069 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.244 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.404 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.583 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.750 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.836 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.095 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.298 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.508 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.881 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.027 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.242 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.430 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.615 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.807 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.941 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.094 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.197 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.410 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.920 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.156 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.330 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.546 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.651 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.848 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    6.018 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.079 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.257 | 
     | U0_UART/u_rx/u_edge_bit_counter/U34              | B v -> Y v  | AND2X2M    | 0.057 | 0.172 |   5.712 |    6.429 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | D v         | SDFFRQX2M  | 0.057 | 0.000 |   5.712 |    6.429 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.717 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.694 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.570 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.471 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.365 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.190 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.031 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.149 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.316 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.551 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.661 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.915 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.097 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | CK ^       | SDFFRQX2M  | 0.100 | 0.003 |   1.817 |    1.100 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.430
- Arrival Time                  5.708
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.722 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.745 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.869 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.968 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.074 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.249 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.408 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.588 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.755 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.841 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.099 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.302 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.513 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.885 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.032 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.247 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.434 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.619 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.811 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.945 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.099 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.202 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.415 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.925 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.160 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.334 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.551 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.655 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.852 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    6.022 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.083 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.262 | 
     | U0_UART/u_rx/u_edge_bit_counter/U21              | B v -> Y v  | AND2X2M    | 0.053 | 0.168 |   5.708 |    6.430 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.708 |    6.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.722 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.698 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.574 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.475 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.370 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.194 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.035 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.144 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.311 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.546 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.657 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.911 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.092 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.100 | 0.003 |   1.817 |    1.095 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.430
- Arrival Time                  5.707
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.747 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.871 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.970 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.076 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.251 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.410 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.590 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.757 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.842 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.101 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.304 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.515 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.887 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.034 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.249 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.436 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.621 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.813 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.947 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.100 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.203 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.417 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.926 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.162 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.336 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.552 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.657 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.854 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    6.024 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.085 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.264 | 
     | U0_UART/u_rx/u_edge_bit_counter/U35              | B v -> Y v  | AND2X2M    | 0.052 | 0.167 |   5.707 |    6.430 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   5.707 |    6.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.700 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.576 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.477 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.371 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.196 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.037 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.143 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.309 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.544 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.655 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.909 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.090 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.100 | 0.003 |   1.817 |    1.093 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.430
- Arrival Time                  5.706
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.747 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.872 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.970 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.076 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.251 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.410 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.590 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.757 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.843 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.102 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.305 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.515 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.887 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.034 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.249 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.436 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.621 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.813 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.947 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.101 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.204 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.417 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.927 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.163 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.336 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.553 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.657 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.855 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    6.024 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.086 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.264 | 
     | U0_UART/u_rx/u_edge_bit_counter/U23              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   5.706 |    6.430 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.706 |    6.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.701 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.576 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.477 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.372 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.197 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.037 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.142 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.309 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.544 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.654 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.908 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.090 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | CK ^       | SDFFRQX2M  | 0.100 | 0.003 |   1.817 |    1.093 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.430
- Arrival Time                  5.706
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.747 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.872 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.971 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.076 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.251 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.411 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.590 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.757 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.843 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.102 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.305 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.515 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.888 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.034 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.249 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.437 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.621 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.813 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.947 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.101 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.204 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.417 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.927 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.163 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.337 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.553 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.658 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.855 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    6.024 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.086 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.264 | 
     | U0_UART/u_rx/u_edge_bit_counter/U20              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   5.706 |    6.430 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.706 |    6.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.701 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.576 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.478 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.372 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.197 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.038 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.142 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.309 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.544 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.654 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.908 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.090 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.100 | 0.002 |   1.817 |    1.092 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.386
+ Phase Shift                   5.000
= Required Time                 6.430
- Arrival Time                  5.706
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.748 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.872 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.971 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.076 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.251 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.411 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.590 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.757 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.843 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.102 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.305 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.515 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.888 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.034 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.249 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.437 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.622 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.814 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.948 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.101 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.204 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.417 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.927 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.163 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.337 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.553 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.098 | 0.104 |   4.933 |    5.658 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.279 | 0.197 |   5.131 |    5.855 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.170 |   5.300 |    6.025 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.362 |    6.086 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.094 | 0.178 |   5.540 |    6.264 | 
     | U0_UART/u_rx/u_edge_bit_counter/U22              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   5.706 |    6.430 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.706 |    6.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.724 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.701 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.577 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.478 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.372 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.197 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.038 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.142 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.309 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.544 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.654 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.908 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.090 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.100 | 0.003 |   1.817 |    1.093 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.818
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.418
- Arrival Time                  5.667
= Slack Time                    0.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.752 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.775 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    0.899 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    0.998 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.104 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.279 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.438 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.618 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.785 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    1.871 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.129 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.332 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.543 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    2.915 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.062 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.277 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.464 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.649 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.841 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    3.975 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.129 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.232 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.445 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    4.955 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.190 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.469 | 0.366 |   4.804 |    5.556 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.527 | 0.423 |   5.227 |    5.979 | 
     | U0_UART/u_rx/u_RX_FSM/U22                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.089 |   5.316 |    6.068 | 
     | U0_UART/u_rx/u_RX_FSM/U38                   | B1 v -> Y ^ | AOI32X1M   | 0.311 | 0.220 |   5.536 |    6.287 | 
     | U0_UART/u_rx/u_RX_FSM/U35                   | C0 ^ -> Y v | OAI211X2M  | 0.115 | 0.131 |   5.667 |    6.418 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | D v         | SDFFRQX2M  | 0.115 | 0.000 |   5.667 |    6.418 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.752 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.728 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.604 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.505 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.400 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.225 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.065 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |    0.114 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.281 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.516 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.627 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.881 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    1.062 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.100 | 0.004 |   1.818 |    1.066 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK 
Endpoint:   U0_UART/u_rx/u_strt_check/strt_glitch_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.818
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 6.430
- Arrival Time                  5.525
= Slack Time                    0.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |    0.905 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.928 | 
     | scan_clk__L2_I1                           | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.053 | 
     | scan_clk__L3_I0                           | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.152 | 
     | scan_clk__L4_I0                           | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.257 | 
     | scan_clk__L5_I0                           | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.432 | 
     | scan_clk__L6_I0                           | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.592 | 
     | scan_clk__L7_I0                           | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.771 | 
     | scan_clk__L8_I0                           | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    1.938 | 
     | scan_clk__L9_I0                           | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.024 | 
     | u_ref_clk_mux/U1                          | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.283 | 
     | DFT_REF_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.486 | 
     | DFT_REF_CLK__L2_I1                        | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.696 | 
     | U0_RegFile/\Reg_File_reg[2][2]            | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    3.069 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_         | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.215 | 
     | U0_UART/u_rx/u_RX_FSM/U8                  | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.430 | 
     | U0_UART/u_rx/u_RX_FSM/U68                 | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.618 | 
     | U0_UART/u_rx/u_RX_FSM/U69                 | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.803 | 
     | U0_UART/u_rx/u_RX_FSM/U70                 | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    3.995 | 
     | U0_UART/u_rx/u_RX_FSM/U72                 | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    4.129 | 
     | U0_UART/u_rx/u_RX_FSM/U73                 | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.282 | 
     | U0_UART/u_rx/u_RX_FSM/U76                 | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.385 | 
     | U0_UART/u_rx/u_RX_FSM/U61                 | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.598 | 
     | U0_UART/u_rx/u_RX_FSM/U29                 | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    5.108 | 
     | U0_UART/u_rx/u_RX_FSM/U18                 | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.344 | 
     | U0_UART/u_rx/u_RX_FSM/U19                 | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.518 | 
     | U0_UART/u_rx/u_RX_FSM/U39                 | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.734 | 
     | U0_UART/u_rx/u_data_sampling/U66          | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    5.921 | 
     | U0_UART/u_rx/u_data_sampling/U5           | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    6.177 | 
     | U0_UART/u_rx/u_strt_check/U4              | B v -> Y v  | AND2X2M    | 0.058 | 0.252 |   5.525 |    6.430 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | D v         | SDFFRQX2M  | 0.058 | 0.000 |   5.525 |    6.430 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.905 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.882 | 
     | scan_clk__L2_I1                           | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.757 | 
     | scan_clk__L3_I0                           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.659 | 
     | scan_clk__L4_I0                           | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.553 | 
     | scan_clk__L5_I0                           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.378 | 
     | scan_clk__L6_I0                           | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.219 | 
     | scan_clk__L7_I0                           | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.039 | 
     | scan_clk__L8_I0                           | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.128 | 
     | scan_clk__L9_I1                           | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.363 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.473 | 
     | u_uart_RX_clk_mux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.727 | 
     | DFT_UART_RX_CLK__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    0.909 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | CK ^       | SDFFRQX2M  | 0.100 | 0.004 |   1.818 |    0.912 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART/u_rx/u_data_sampling/\samples_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/\samples_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q               (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.817
- Setup                         0.394
+ Phase Shift                   5.000
= Required Time                 6.423
- Arrival Time                  5.455
= Slack Time                    0.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.967 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    0.991 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.115 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.214 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.320 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.495 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.654 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.834 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.000 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.086 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.345 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.548 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.759 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    3.131 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.278 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.493 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.680 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.865 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    4.057 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    4.191 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.344 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.447 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.661 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    5.170 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.406 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.580 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.796 | 
     | U0_UART/u_rx/u_data_sampling/U22             | A v -> Y ^  | INVX2M     | 0.148 | 0.156 |   4.985 |    5.952 | 
     | U0_UART/u_rx/u_data_sampling/U46             | C ^ -> Y ^  | OR3X1M     | 0.098 | 0.183 |   5.168 |    6.135 | 
     | U0_UART/u_rx/u_data_sampling/U43             | B ^ -> Y v  | NOR4X1M    | 0.119 | 0.094 |   5.262 |    6.230 | 
     | U0_UART/u_rx/u_data_sampling/U42             | S0 v -> Y v | CLKMX2X2M  | 0.087 | 0.193 |   5.455 |    6.423 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | D v         | SDFFRQX2M  | 0.087 | 0.000 |   5.455 |    6.423 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.967 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.944 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.820 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.721 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.615 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.440 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.281 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.101 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.066 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.301 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.411 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.665 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    0.847 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | CK ^       | SDFFRQX2M  | 0.100 | 0.003 |   1.817 |    0.849 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.818
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 6.527
- Arrival Time                  5.510
= Slack Time                    1.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    1.017 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.040 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.164 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.263 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.369 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.544 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.703 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.050 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.136 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.394 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.597 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.808 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    3.180 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.327 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.542 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.729 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.914 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    4.106 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    4.240 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.394 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.497 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.710 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    5.220 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.455 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.469 | 0.366 |   4.804 |    5.821 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.527 | 0.423 |   5.227 |    6.244 | 
     | U0_UART/u_rx/u_RX_FSM/U21                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.168 |   5.395 |    6.412 | 
     | U0_UART/u_rx/u_RX_FSM/U20                   | B0 v -> Y ^ | OAI211X2M  | 0.250 | 0.115 |   5.510 |    6.527 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | D ^         | SDFFRQX2M  | 0.250 | 0.000 |   5.510 |    6.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.017 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -0.993 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.869 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.770 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.665 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.489 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.330 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.151 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |    0.016 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.251 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.362 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.616 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    0.797 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.100 | 0.004 |   1.818 |    0.801 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][3] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.837
- Setup                         0.374
+ Phase Shift                   5.000
= Required Time                 6.463
- Arrival Time                  5.393
= Slack Time                    1.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.069 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.093 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.217 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.246 |    1.316 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.422 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.597 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.756 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.936 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.102 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.188 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.447 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.650 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.861 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.427 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.575 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.015 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.198 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.466 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.647 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.811 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.515 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.578 | 0.542 |   4.988 |    6.058 | 
     | U0_RegFile/U162                   | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.405 |   5.393 |    6.463 | 
     | U0_RegFile/\Reg_File_reg[3][3]    | D v          | SDFFRQX2M  | 0.177 | 0.000 |   5.393 |    6.463 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.069 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.046 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.922 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.823 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.717 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.542 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.383 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.203 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.036 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.049 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.308 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.511 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.722 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^       | SDFFRQX2M  | 0.325 | 0.046 |   1.837 |    0.767 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.818
- Setup                         0.267
+ Phase Shift                   5.000
= Required Time                 6.550
- Arrival Time                  5.478
= Slack Time                    1.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    1.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.096 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.220 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.319 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.425 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.600 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.759 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.939 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.106 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.191 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.450 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.653 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.864 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    3.236 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.383 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.598 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.785 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.970 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    4.162 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    4.296 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.449 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.552 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.766 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    5.275 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.511 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.469 | 0.366 |   4.804 |    5.877 | 
     | U0_UART/u_rx/u_RX_FSM/U44                   | B ^ -> Y v  | NAND3X2M   | 0.208 | 0.198 |   5.002 |    6.075 | 
     | U0_UART/u_rx/u_RX_FSM/U33                   | A2 v -> Y ^ | OAI31X1M   | 0.332 | 0.300 |   5.302 |    6.375 | 
     | U0_UART/u_rx/u_RX_FSM/U32                   | B0 ^ -> Y ^ | AO21XLM    | 0.111 | 0.175 |   5.478 |    6.550 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | D ^         | SDFFRQX2M  | 0.111 | 0.000 |   5.478 |    6.550 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.049 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.925 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.826 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.720 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.545 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.386 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.206 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.040 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.195 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.306 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.560 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    0.741 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.100 | 0.004 |   1.818 |    0.745 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.870
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 6.549
- Arrival Time                  5.474
= Slack Time                    1.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    1.075 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.098 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.222 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.321 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.427 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.602 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.761 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.941 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.108 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.194 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.452 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.655 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.866 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.682 | 0.812 |   2.604 |    3.678 | 
     | U0_ClkDiv/FE_RC_379_0          | A ^ -> Y v  | INVX8M     | 0.138 | 0.104 |   2.708 |    3.783 | 
     | U0_ClkDiv/FE_RC_175_0          | B v -> Y v  | AND2X4M    | 0.055 | 0.174 |   2.882 |    3.957 | 
     | U0_ClkDiv/FE_RC_172_0          | B0 v -> Y ^ | OAI2B2X4M  | 0.282 | 0.180 |   3.062 |    4.137 | 
     | U0_ClkDiv/FE_RC_171_0          | B0 ^ -> Y v | OAI2BB1X4M | 0.082 | 0.092 |   3.155 |    4.229 | 
     | U0_ClkDiv/U70                  | B v -> Y v  | OR2X2M     | 0.098 | 0.222 |   3.377 |    4.451 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M     | 0.068 | 0.171 |   3.548 |    4.623 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M    | 0.050 | 0.141 |   3.689 |    4.764 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M     | 0.061 | 0.153 |   3.842 |    4.917 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M     | 0.067 | 0.177 |   4.019 |    5.094 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M   | 0.207 | 0.147 |   4.166 |    5.241 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M    | 0.072 | 0.145 |   4.311 |    5.385 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M    | 0.275 | 0.106 |   4.417 |    5.491 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M    | 0.124 | 0.141 |   4.558 |    5.632 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M    | 0.079 | 0.281 |   4.839 |    5.914 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M  | 0.412 | 0.299 |   5.138 |    6.213 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M     | 0.156 | 0.154 |   5.292 |    6.367 | 
     | U0_ClkDiv/U21                  | B1 v -> Y ^ | OAI32XLM   | 0.592 | 0.182 |   5.474 |    6.549 | 
     | U0_ClkDiv/flag_reg             | D ^         | SDFFRQX2M  | 0.592 | 0.000 |   5.474 |    6.549 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.075 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.051 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -1.004 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |   -0.669 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.193 | 0.236 |   0.641 |   -0.433 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.841 |   -0.234 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.207 |   1.048 |   -0.027 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.197 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.463 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.171 |   1.708 |    0.633 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.679 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.187 | 0.115 |   1.869 |    0.795 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.187 | 0.001 |   1.870 |    0.795 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stop_error_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stop_error_reg/D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q          (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.815
- Setup                         0.282
+ Phase Shift                   5.000
= Required Time                 6.533
- Arrival Time                  5.455
= Slack Time                    1.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    1.078 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.102 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.226 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.325 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.430 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.606 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.765 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.944 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.111 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.197 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.456 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.659 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.870 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    3.242 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.389 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.604 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.791 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.976 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    4.168 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    4.302 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.455 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.558 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.771 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    5.281 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.517 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.691 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.907 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    6.094 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    6.351 | 
     | U0_UART/u_rx/u_stop_check/U5             | B v -> Y ^  | NOR2BX2M   | 0.181 | 0.183 |   5.455 |    6.533 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | D ^         | SDFFRQX4M  | 0.181 | 0.000 |   5.455 |    6.533 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.078 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.055 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.931 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.832 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.726 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.551 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.392 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.212 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.045 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.190 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.300 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.554 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    0.736 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | CK ^       | SDFFRQX4M  | 0.100 | 0.001 |   1.815 |    0.736 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stp_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stp_err_reg/D (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q       (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.815
- Setup                         0.279
+ Phase Shift                   5.000
= Required Time                 6.536
- Arrival Time                  5.455
= Slack Time                    1.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |    1.081 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.104 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.228 | 
     | scan_clk__L3_I0                       | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.327 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.433 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.608 | 
     | scan_clk__L6_I0                       | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.767 | 
     | scan_clk__L7_I0                       | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.947 | 
     | scan_clk__L8_I0                       | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.114 | 
     | scan_clk__L9_I0                       | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.200 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.458 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.661 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.872 | 
     | U0_RegFile/\Reg_File_reg[2][2]        | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.372 |   2.163 |    3.244 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_     | A v -> Y v  | BUFX10M    | 0.086 | 0.147 |   2.310 |    3.391 | 
     | U0_UART/u_rx/u_RX_FSM/U8              | B v -> Y v  | OR2X2M     | 0.078 | 0.215 |   2.525 |    3.606 | 
     | U0_UART/u_rx/u_RX_FSM/U68             | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.713 |    3.793 | 
     | U0_UART/u_rx/u_RX_FSM/U69             | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.897 |    3.978 | 
     | U0_UART/u_rx/u_RX_FSM/U70             | A v -> Y v  | OR2X2M     | 0.086 | 0.192 |   3.089 |    4.170 | 
     | U0_UART/u_rx/u_RX_FSM/U72             | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.223 |    4.304 | 
     | U0_UART/u_rx/u_RX_FSM/U73             | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.154 |   3.377 |    4.458 | 
     | U0_UART/u_rx/u_RX_FSM/U76             | A ^ -> Y ^  | XNOR2X2M   | 0.234 | 0.103 |   3.480 |    4.561 | 
     | U0_UART/u_rx/u_RX_FSM/U61             | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.693 |    4.774 | 
     | U0_UART/u_rx/u_RX_FSM/U29             | A v -> Y ^  | NOR4X1M    | 0.854 | 0.510 |   4.203 |    5.284 | 
     | U0_UART/u_rx/u_RX_FSM/U18             | A ^ -> Y v  | INVX2M     | 0.253 | 0.236 |   4.439 |    5.519 | 
     | U0_UART/u_rx/u_RX_FSM/U19             | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   4.613 |    5.693 | 
     | U0_UART/u_rx/u_RX_FSM/U39             | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.216 |   4.829 |    5.910 | 
     | U0_UART/u_rx/u_data_sampling/U66      | B v -> Y ^  | NAND3X1M   | 0.180 | 0.187 |   5.016 |    6.097 | 
     | U0_UART/u_rx/u_data_sampling/U5       | B0 ^ -> Y v | OAI31X1M   | 0.365 | 0.256 |   5.272 |    6.353 | 
     | U0_UART/u_rx/u_stop_check/U5          | B v -> Y ^  | NOR2BX2M   | 0.181 | 0.183 |   5.455 |    6.536 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | D ^         | SDFFRQX2M  | 0.181 | 0.000 |   5.455 |    6.536 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.081 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.057 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.933 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.834 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.729 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.553 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.394 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.215 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.048 | 
     | scan_clk__L9_I1                       | A v -> Y v | CLKBUFX1M  | 0.212 | 0.235 |   1.268 |    0.187 | 
     | scan_clk__L10_I0                      | A v -> Y ^ | INVX2M     | 0.101 | 0.110 |   1.378 |    0.298 | 
     | u_uart_RX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.254 |   1.632 |    0.552 | 
     | DFT_UART_RX_CLK__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.100 | 0.182 |   1.814 |    0.733 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | CK ^       | SDFFRQX2M  | 0.100 | 0.001 |   1.815 |    0.734 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][5] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.836
- Setup                         0.382
+ Phase Shift                   5.000
= Required Time                 6.454
- Arrival Time                  5.371
= Slack Time                    1.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.084 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.107 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.232 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.247 |    1.330 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.436 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.611 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.770 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.950 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.117 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.203 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.462 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.665 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.875 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.441 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.589 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.029 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.213 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.480 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.661 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.825 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.530 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.578 | 0.542 |   4.988 |    6.072 | 
     | U0_RegFile/U183                   | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.382 |   5.371 |    6.454 | 
     | U0_RegFile/\Reg_File_reg[3][5]    | D v          | SDFFSQX2M  | 0.147 | 0.000 |   5.371 |    6.454 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.084 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.061 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.936 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.837 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.732 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.557 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.397 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.218 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.051 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.035 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.294 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.497 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.707 | 
     | U0_RegFile/\Reg_File_reg[3][5] | CK ^       | SDFFSQX2M  | 0.325 | 0.045 |   1.836 |    0.752 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][6] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.836
- Setup                         0.369
+ Phase Shift                   5.000
= Required Time                 6.468
- Arrival Time                  5.374
= Slack Time                    1.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.094 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.117 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.241 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.247 |    1.340 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.446 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.621 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.780 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.960 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.127 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.212 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.471 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.674 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.885 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.451 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.599 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.039 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.222 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.490 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.671 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.835 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.540 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.578 | 0.542 |   4.988 |    6.082 | 
     | U0_RegFile/U164                   | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.386 |   5.374 |    6.468 | 
     | U0_RegFile/\Reg_File_reg[3][6]    | D v          | SDFFRQX2M  | 0.151 | 0.000 |   5.374 |    6.468 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.094 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.070 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.946 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.847 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.741 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.566 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.407 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.227 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.061 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.025 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.284 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.487 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.698 | 
     | U0_RegFile/\Reg_File_reg[3][6] | CK ^       | SDFFRQX2M  | 0.325 | 0.045 |   1.836 |    0.743 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U1_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.875
- Setup                         0.281
+ Phase Shift                   5.000
= Required Time                 6.594
- Arrival Time                  5.492
= Slack Time                    1.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.102 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.125 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.250 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.349 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.454 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.629 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.789 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.968 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.135 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.221 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.480 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.683 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.893 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.386 |   2.177 |    3.279 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.159 | 0.152 |   2.329 |    3.431 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.055 | 0.063 |   2.392 |    3.494 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.147 |   2.539 |    3.641 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.091 | 0.098 |   2.637 |    3.739 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.834 |    3.936 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.193 |   3.027 |    4.129 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.218 |    4.320 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.117 | 0.219 |   3.437 |    4.539 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.834 |    4.936 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.185 |   4.018 |    5.121 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.372 | 0.145 |   4.164 |    5.266 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.123 | 0.143 |   4.306 |    5.408 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.102 | 0.285 |   4.591 |    5.693 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.123 | 0.106 |   4.697 |    5.799 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.055 | 0.063 |   4.760 |    5.863 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.245 | 0.193 |   4.954 |    6.056 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.083 | 0.070 |   5.023 |    6.125 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.205 | 0.144 |   5.168 |    6.270 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.101 | 0.107 |   5.275 |    6.377 | 
     | U1_ClkDiv/U23                     | B v -> Y ^  | NOR2BXLM   | 0.295 | 0.217 |   5.492 |    6.594 | 
     | U1_ClkDiv/\counter_reg[6]         | D ^         | SDFFRQX2M  | 0.295 | 0.000 |   5.492 |    6.594 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.102 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.079 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -1.031 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |   -0.696 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.193 | 0.236 |   0.641 |   -0.461 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.841 |   -0.261 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.207 |   1.048 |   -0.055 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.169 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.435 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.171 |   1.708 |    0.606 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.652 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.201 | 0.119 |   1.873 |    0.771 | 
     | U1_ClkDiv/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.202 | 0.002 |   1.875 |    0.773 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[2][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[2][0] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.835
- Setup                         0.381
+ Phase Shift                   5.000
= Required Time                 6.454
- Arrival Time                  5.351
= Slack Time                    1.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.103 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.126 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.251 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.246 |    1.349 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.455 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.630 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.789 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.969 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.136 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.222 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.481 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.684 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.894 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.460 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.608 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.048 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.232 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.499 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.680 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.844 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.549 | 
     | U0_RegFile/U109                   | A ^ -> Y v   | NAND3X2M   | 0.572 | 0.526 |   4.972 |    6.074 | 
     | U0_RegFile/U182                   | A1N v -> Y v | OAI2BB2X1M | 0.140 | 0.380 |   5.351 |    6.454 | 
     | U0_RegFile/\Reg_File_reg[2][0]    | D v          | SDFFSQX1M  | 0.140 | 0.000 |   5.351 |    6.454 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.080 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.955 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.856 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.751 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.576 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.416 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.237 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.070 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.016 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.275 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.478 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.688 | 
     | U0_RegFile/\Reg_File_reg[2][0] | CK ^       | SDFFSQX1M  | 0.325 | 0.044 |   1.835 |    0.732 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][4] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.836
- Setup                         0.366
+ Phase Shift                   5.000
= Required Time                 6.470
- Arrival Time                  5.364
= Slack Time                    1.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.130 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.254 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.246 |    1.353 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.459 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.634 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.793 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.973 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.140 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.225 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.484 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.687 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.898 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.464 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.612 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.052 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.235 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.503 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.684 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.848 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.553 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.578 | 0.542 |   4.988 |    6.095 | 
     | U0_RegFile/U163                   | A1N v -> Y v | OAI2BB2X1M | 0.137 | 0.375 |   5.364 |    6.470 | 
     | U0_RegFile/\Reg_File_reg[3][4]    | D v          | SDFFRQX2M  | 0.137 | 0.000 |   5.364 |    6.470 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.107 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.083 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.959 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.860 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.755 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.579 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.420 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.241 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.074 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.012 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.271 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.474 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.684 | 
     | U0_RegFile/\Reg_File_reg[3][4] | CK ^       | SDFFRQX2M  | 0.325 | 0.045 |   1.836 |    0.729 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U1_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.875
- Setup                         0.279
+ Phase Shift                   5.000
= Required Time                 6.597
- Arrival Time                  5.483
= Slack Time                    1.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.114 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.137 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.261 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.360 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.466 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.641 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.800 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.980 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.147 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.232 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.491 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.694 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.905 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.386 |   2.177 |    3.291 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.159 | 0.152 |   2.329 |    3.442 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.055 | 0.063 |   2.392 |    3.505 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.147 |   2.539 |    3.652 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.091 | 0.098 |   2.637 |    3.750 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.834 |    3.948 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.193 |   3.027 |    4.140 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.218 |    4.331 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.117 | 0.219 |   3.437 |    4.550 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.834 |    4.947 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.185 |   4.018 |    5.132 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.372 | 0.145 |   4.164 |    5.277 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.123 | 0.143 |   4.306 |    5.420 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.102 | 0.285 |   4.591 |    5.704 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.123 | 0.106 |   4.697 |    5.811 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.055 | 0.063 |   4.760 |    5.874 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.245 | 0.193 |   4.954 |    6.067 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.083 | 0.070 |   5.023 |    6.137 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.205 | 0.144 |   5.168 |    6.281 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.101 | 0.107 |   5.275 |    6.389 | 
     | U1_ClkDiv/U22                     | B v -> Y ^  | NOR2BXLM   | 0.280 | 0.208 |   5.483 |    6.597 | 
     | U1_ClkDiv/\counter_reg[7]         | D ^         | SDFFRQX2M  | 0.280 | 0.000 |   5.483 |    6.597 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.114 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.090 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -1.043 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |   -0.708 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.193 | 0.236 |   0.641 |   -0.472 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.841 |   -0.273 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.207 |   1.048 |   -0.066 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.158 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.424 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.171 |   1.708 |    0.594 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.641 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.201 | 0.119 |   1.873 |    0.760 | 
     | U1_ClkDiv/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.202 | 0.002 |   1.875 |    0.762 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.870
- Setup                         0.239
+ Phase Shift                   5.000
= Required Time                 6.631
- Arrival Time                  5.515
= Slack Time                    1.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    1.116 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.139 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.264 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.362 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.468 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.643 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.802 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.982 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.149 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.235 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.494 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.697 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.907 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.682 | 0.812 |   2.604 |    3.720 | 
     | U0_ClkDiv/FE_RC_379_0          | A ^ -> Y v  | INVX8M     | 0.138 | 0.104 |   2.708 |    3.824 | 
     | U0_ClkDiv/FE_RC_175_0          | B v -> Y v  | AND2X4M    | 0.055 | 0.174 |   2.882 |    3.998 | 
     | U0_ClkDiv/FE_RC_172_0          | B0 v -> Y ^ | OAI2B2X4M  | 0.282 | 0.180 |   3.062 |    4.178 | 
     | U0_ClkDiv/FE_RC_171_0          | B0 ^ -> Y v | OAI2BB1X4M | 0.082 | 0.092 |   3.155 |    4.271 | 
     | U0_ClkDiv/U70                  | B v -> Y v  | OR2X2M     | 0.098 | 0.222 |   3.376 |    4.492 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M     | 0.068 | 0.171 |   3.548 |    4.664 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M    | 0.050 | 0.141 |   3.689 |    4.805 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M     | 0.061 | 0.153 |   3.842 |    4.958 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M     | 0.067 | 0.177 |   4.019 |    5.135 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M   | 0.207 | 0.147 |   4.166 |    5.282 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M    | 0.072 | 0.145 |   4.311 |    5.427 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M    | 0.275 | 0.106 |   4.417 |    5.532 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M    | 0.124 | 0.141 |   4.558 |    5.673 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M    | 0.079 | 0.281 |   4.839 |    5.955 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M  | 0.412 | 0.299 |   5.138 |    6.254 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M     | 0.156 | 0.154 |   5.292 |    6.408 | 
     | U0_ClkDiv/U9                   | B v -> Y ^  | NOR2BXLM   | 0.289 | 0.223 |   5.515 |    6.631 | 
     | U0_ClkDiv/\counter_reg[5]      | D ^         | SDFFRX4M   | 0.289 | 0.000 |   5.515 |    6.631 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.093 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -1.045 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |   -0.710 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.193 | 0.236 |   0.641 |   -0.474 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.841 |   -0.275 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.207 |   1.048 |   -0.068 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.156 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.422 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.171 |   1.708 |    0.592 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.638 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.187 | 0.115 |   1.869 |    0.753 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.187 | 0.001 |   1.870 |    0.754 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U1_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.875
- Setup                         0.278
+ Phase Shift                   5.000
= Required Time                 6.597
- Arrival Time                  5.481
= Slack Time                    1.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.116 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.140 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.264 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.247 |    1.363 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.106 |   0.352 |    1.468 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.527 |    1.644 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.159 |   0.687 |    1.803 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.179 |   0.866 |    1.982 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.167 |   1.033 |    2.149 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.119 |    2.235 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.494 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.697 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.908 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.386 |   2.177 |    3.293 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.159 | 0.152 |   2.329 |    3.445 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.055 | 0.063 |   2.392 |    3.508 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.147 |   2.539 |    3.655 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.091 | 0.098 |   2.637 |    3.753 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.834 |    3.950 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.193 |   3.027 |    4.143 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.218 |    4.334 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.117 | 0.219 |   3.437 |    4.553 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.834 |    4.950 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.185 |   4.018 |    5.135 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.372 | 0.145 |   4.164 |    5.280 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.123 | 0.143 |   4.306 |    5.423 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.102 | 0.285 |   4.591 |    5.707 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.123 | 0.106 |   4.697 |    5.813 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.055 | 0.063 |   4.760 |    5.877 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.245 | 0.193 |   4.954 |    6.070 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.083 | 0.070 |   5.023 |    6.140 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.205 | 0.144 |   5.168 |    6.284 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.101 | 0.107 |   5.275 |    6.391 | 
     | U1_ClkDiv/U25                     | B v -> Y ^  | NOR2BXLM   | 0.276 | 0.206 |   5.481 |    6.597 | 
     | U1_ClkDiv/\counter_reg[4]         | D ^         | SDFFRQX2M  | 0.276 | 0.000 |   5.481 |    6.597 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.093 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.048 |   0.071 |   -1.045 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.391 | 0.335 |   0.406 |   -0.710 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.193 | 0.236 |   0.641 |   -0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.841 |   -0.275 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.207 |   1.048 |   -0.069 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.155 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.421 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.171 |   1.708 |    0.592 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.638 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.201 | 0.119 |   1.873 |    0.757 | 
     | U1_ClkDiv/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.202 | 0.002 |   1.875 |    0.759 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][7] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.852
- Setup                         0.367
+ Phase Shift                   5.000
= Required Time                 6.485
- Arrival Time                  5.367
= Slack Time                    1.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.118 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.142 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.266 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.247 |    1.365 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.471 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.646 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.805 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.985 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.151 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.237 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.496 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.699 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.910 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.476 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.624 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.064 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.247 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.515 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.696 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.860 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.564 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.578 | 0.542 |   4.988 |    6.107 | 
     | U0_RegFile/U165                   | A1N v -> Y v | OAI2BB2X1M | 0.141 | 0.378 |   5.367 |    6.485 | 
     | U0_RegFile/\Reg_File_reg[3][7]    | D v          | SDFFRQX2M  | 0.141 | 0.000 |   5.367 |    6.485 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.095 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.971 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.872 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.766 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.591 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.432 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.252 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.085 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |    0.000 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.259 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.462 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.673 | 
     | U0_RegFile/\Reg_File_reg[3][7] | CK ^       | SDFFRQX2M  | 0.325 | 0.060 |   1.852 |    0.733 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][1] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.851
- Setup                         0.365
+ Phase Shift                   5.000
= Required Time                 6.487
- Arrival Time                  5.359
= Slack Time                    1.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.128 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.151 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.276 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.247 |    1.374 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.480 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.655 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.815 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.994 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.161 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.247 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.506 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.709 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.919 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.485 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.633 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.073 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.257 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.524 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.705 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.869 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.574 | 
     | U0_RegFile/U118                   | C ^ -> Y v   | NAND3X2M   | 0.613 | 0.524 |   4.970 |    6.098 | 
     | U0_RegFile/U175                   | A1N v -> Y v | OAI2BB2X1M | 0.131 | 0.389 |   5.359 |    6.487 | 
     | U0_RegFile/\Reg_File_reg[7][1]    | D v          | SDFFRQX2M  | 0.131 | 0.000 |   5.359 |    6.487 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.128 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.105 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.980 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.881 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.776 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.601 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.441 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.262 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.095 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |   -0.009 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.250 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.453 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.663 | 
     | U0_RegFile/\Reg_File_reg[7][1] | CK ^       | SDFFRQX2M  | 0.325 | 0.060 |   1.851 |    0.723 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][4] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.848
- Setup                         0.364
+ Phase Shift                   5.000
= Required Time                 6.484
- Arrival Time                  5.356
= Slack Time                    1.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.128 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.022 | 0.023 |   0.023 |    1.152 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.124 |   0.148 |    1.276 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.246 |    1.375 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.106 |   0.352 |    1.480 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.527 |    1.655 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.159 |   0.687 |    1.815 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.179 |   0.866 |    1.994 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.167 |   1.033 |    2.161 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.119 |    2.247 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    2.506 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    2.709 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.307 | 0.211 |   1.791 |    2.919 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.277 | 0.566 |   2.357 |    3.485 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.140 | 0.148 |   2.505 |    3.634 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.645 | 0.440 |   2.946 |    4.074 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.188 | 0.183 |   3.129 |    4.257 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.268 |   3.396 |    4.525 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.174 | 0.181 |   3.577 |    4.705 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.164 |   3.741 |    4.869 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.114 | 0.705 |   4.446 |    5.574 | 
     | U0_RegFile/U118                   | C ^ -> Y v   | NAND3X2M   | 0.613 | 0.524 |   4.970 |    6.098 | 
     | U0_RegFile/U178                   | A1N v -> Y v | OAI2BB2X1M | 0.129 | 0.386 |   5.356 |    6.484 | 
     | U0_RegFile/\Reg_File_reg[7][4]    | D v          | SDFFRQX2M  | 0.129 | 0.000 |   5.356 |    6.484 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.128 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.023 |   -1.105 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.124 |   0.148 |   -0.981 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.247 |   -0.882 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.106 |   0.352 |   -0.776 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.527 |   -0.601 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.159 |   0.687 |   -0.442 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.179 |   0.866 |   -0.262 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.167 |   1.033 |   -0.095 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.119 |   -0.009 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.175 | 0.259 |   1.378 |    0.249 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.262 | 0.203 |   1.581 |    0.452 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.307 | 0.211 |   1.791 |    0.663 | 
     | U0_RegFile/\Reg_File_reg[7][4] | CK ^       | SDFFRQX2M  | 0.325 | 0.057 |   1.848 |    0.720 | 
     +-----------------------------------------------------------------------------------------------+ 

