ldc 5
ldc 24.22
sto
ldc 6
ldc 11.0
sto
ldc 7
ldc 5
ind
ldc 6
ind
ldc 1
div
ldc 8
ldc 4.0
mul
add
ldc 4
ldc 5
ind
sub
inc 1
ldc 6
ind
ldc 3
dec 14
ldc 6
ind
inc 3.021
sub
sub
add
sub
add
sto
ldc 8
ldc 7
ind
ldc 6
ind
equ
sto
ldc 9
ldc 2
sto
ldc 10
ldc 9
ind
ldc 9
ind
mul
ldc 9
ind
neg
add
sto
ldc 11
ldc 1
ldc 1
ldc 1
or
and
sto
ldc 5
ldc 5.55555
sto
ldc 6
ldc 150
ldc 5
ind
ldc 88
mul
add
sto
ldc 7
ldc 6
ind
sto
ldc 5
ind
ldc 5
equ
fjp else_if_1
ldc 5
ldc 6
ind
inc 99
sto
ldc 7
ind
ldc 6
ind
equ
fjp else_if_2
ldc 6
ldc 2222
sto
ujp end_if_2
else_if_2:
ldc 7
ldc 888888
sto
end_if_2:
ujp end_if_1
else_if_1:
ldc 5
ldc 0
sto
end_if_1:
loop_1:
ldc 5
ind
ldc 6
ind
dec 2.923
div
ldc 1
dec 1
geq
fjp end_loop_1
loop_2:
ldc 11
ind
ldc 9
ind
ldc 0
equ
and
ldc 10
ind
ldc 5
ind
equ
and
fjp end_loop_2
loop_3:
ldc 5
ind
ldc 5
ind
sub
ldc 9
ind
dec 2.0
equ
fjp end_loop_3
ldc 5
ldc 2
sto
ldc 5
ind
neg
ixj end_switch_1
case_1_1:
ldc 6
ind
neg
ixj end_switch_2
case_1_2:
ldc 7
ldc 5
sto
ujp end_switch_2
case_2_2:
ldc 7
ldc 6
sto
ujp end_switch_2
ujp case_2_2
ujp case_1_2
end_switch_2:
ujp end_switch_1
case_2_1:
ldc 7
ldc 4
sto
ldc 0
fjp else_if_3
ldc 2
print
ujp end_if_3
else_if_3:
ldc 5
ind
ldc 6
ind
les
fjp else_if_4
ldc 5
ldc 5
ind
ldc 6
ind
add
sto
ujp end_if_4
else_if_4:
ldc 6
ind
neg
ixj end_switch_3
case_1_3:
ldc 7
ldc 5
sto
ujp end_switch_3
case_2_3:
ldc 7
ldc 0
sto
loop_4:
ldc 7
ind
ldc 6
les
fjp end_loop_4
ldc 7
ldc 7
ind
inc 1
sto
ujp loop_4
end_loop_4:
ujp end_switch_3
case_3_3:
ldc 8
ind
print
ujp end_switch_3
ujp case_3_3
ujp case_2_3
ujp case_1_3
end_switch_3:
ldc 5
ind
print
end_if_4:
end_if_3:
ujp end_switch_1
case_3_1:
ldc 7
ldc 5
sto
ujp end_switch_1
case_4_1:
ldc 7
ldc 5
sto
ujp end_switch_1
ujp case_4_1
ujp case_3_1
ujp case_2_1
ujp case_1_1
end_switch_1:
ujp loop_3
end_loop_3:
ujp loop_2
end_loop_2:
ldc 5
ind
neg
ixj end_switch_4
case_1_4:
ldc 6
ind
neg
ixj end_switch_5
case_1_5:
ldc 7
ldc 5
sto
ujp end_switch_5
case_2_5:
ldc 7
ind
neg
ixj end_switch_6
case_1_6:
ldc 5
ldc 15
sto
ujp end_switch_6
case_2_6:
ldc 5
ldc 16
sto
ujp end_switch_6
ujp case_2_6
ujp case_1_6
end_switch_6:
ujp end_switch_5
ujp case_2_5
ujp case_1_5
end_switch_5:
ujp end_switch_4
case_2_4:
ldc 7
ldc 4
sto
ujp end_switch_4
case_3_4:
ldc 7
ldc 5
sto
ujp end_switch_4
case_4_4:
ldc 7
ldc 5
sto
ujp end_switch_4
ujp case_4_4
ujp case_3_4
ujp case_2_4
ujp case_1_4
end_switch_4:
ldc 7
ind
neg
ixj end_switch_7
case_1_7:
ldc 5
ldc 15
sto
ujp end_switch_7
case_2_7:
ldc 5
ldc 16
sto
ujp end_switch_7
ujp case_2_7
ujp case_1_7
end_switch_7:
ujp loop_1
end_loop_1:
ldc 1
fjp end_if_5
ldc 0
print
end_if_5:
ldc 99
ldc 94
les
ldc 99
ldc 94
grt
and
ldc 99
ldc 94
geq
and
ldc 99
ldc 94
leq
and
fjp else_if_6
ldc 5
ldc 5
ind
ldc 6
ind
add
sto
ujp end_if_6
else_if_6:
ldc 0
ldc 0
or
ldc 1
ldc 0
equ
ldc 9
ind
ldc 2
div
ldc 0
equ
and
or
fjp end_if_7
ldc 5
ldc 5
ind
ldc 6
ind
add
sto
end_if_7:
ldc 5
ind
print
ldc 6
ind
print
ldc 7
ind
print
ldc 8
ind
print
ldc 9
ind
print
end_if_6:
ldc 10
ind
print
ldc 11
ind
print
ldc 8
ind
ldc 5
ind
and
ldc 10
ind
les
print
