<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1100" height="800" x="384" y="113" />
 <generation path="" block_symbol_file="0" simulation="VERILOG" />
 <hdlexample language="VERILOG" />
 <library expandedCategories="Project,Library,Existing IP Variants" />
</preferences>
