
---------- Begin Simulation Statistics ----------
final_tick                               2145615994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61753                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702628                       # Number of bytes of host memory used
host_op_rate                                    61952                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38132.45                       # Real time elapsed on the host
host_tick_rate                               56267458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354783065                       # Number of instructions simulated
sim_ops                                    2362391978                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.145616                       # Number of seconds simulated
sim_ticks                                2145615994000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.406414                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292133812                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334224685                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19466660                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        460967439                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39020660                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39571631                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          550971                       # Number of indirect misses.
system.cpu0.branchPred.lookups              586175628                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972419                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801854                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13745812                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555007900                       # Number of branches committed
system.cpu0.commit.bw_lim_events             54888911                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       93840102                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224716516                       # Number of instructions committed
system.cpu0.commit.committedOps            2228523669                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4008905873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555893                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.283903                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2899680890     72.33%     72.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    659014608     16.44%     88.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    169428399      4.23%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    163055398      4.07%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     36016757      0.90%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11112109      0.28%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7214399      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8494402      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     54888911      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4008905873                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162447                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150828786                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691537804                       # Number of loads committed
system.cpu0.commit.membars                    7608886                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608892      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238710216     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695339650     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264746625     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228523669                       # Class of committed instruction
system.cpu0.commit.refs                     960086303                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224716516                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228523669                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.925704                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.925704                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            658146698                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5744833                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290983999                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2358260808                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1728631524                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1617544387                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13769694                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18437451                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10594277                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  586175628                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422171745                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2317907115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5735188                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2385870035                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          386                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38981202                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136824                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1691288268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331154472                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556907                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4028686580                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.593165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2350192111     58.34%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1243286124     30.86%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               228700201      5.68%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167359101      4.15%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24302074      0.60%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6998977      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  230383      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612327      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5282      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4028686580                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      255458872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13928068                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566857123                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537077                       # Inst execution rate
system.cpu0.iew.exec_refs                  1000833066                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275339280                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              549492276                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            727756527                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811003                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6832290                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276982536                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2322330578                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            725493786                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10978337                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2300914987                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3576751                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7221907                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13769694                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14893653                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       178075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33352686                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        59451                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24078                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8778600                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36218723                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8434037                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24078                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1990637                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11937431                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                952503485                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2284337207                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893946                       # average fanout of values written-back
system.cpu0.iew.wb_producers                851487109                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533207                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2284468009                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2812594360                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1458836507                       # number of integer regfile writes
system.cpu0.ipc                              0.519291                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519291                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611826      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1276183486     55.20%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18330533      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802435      0.16%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           734028885     31.75%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271936108     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2311893325                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4830642                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002089                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 777185     16.09%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3580040     74.11%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               473415      9.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2309112087                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8657572587                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2284337156                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2416160187                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2310910124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2311893325                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420454                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       93806905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           268822                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           971                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40698064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4028686580                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573858                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797384                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2331901433     57.88%     57.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1211754699     30.08%     87.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384308676      9.54%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79669432      1.98%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16549886      0.41%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1962261      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1535436      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             748543      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             256214      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4028686580                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539639                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39329630                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5167912                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           727756527                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276982536                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2900                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4284145452                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7091845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              593187953                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421281889                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25623039                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1744868239                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17192919                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                49267                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2862795787                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2341300199                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1503031855                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1609752770                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23479849                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13769694                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             66886539                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81749961                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2862795743                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        221385                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8879                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51527776                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6276343488                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4664568962                       # The number of ROB writes
system.cpu0.timesIdled                       56199016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.488105                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17728213                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18963068                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1773520                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32235058                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            904648                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         915843                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11195                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35404407                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48308                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1377351                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517108                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3325777                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14075837                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066549                       # Number of instructions committed
system.cpu1.commit.committedOps             133868309                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    669736897                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.199882                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.883275                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    614485464     91.75%     91.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27372643      4.09%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9103302      1.36%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8825309      1.32%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2035513      0.30%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       764241      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3528874      0.53%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       295774      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3325777      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    669736897                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457127                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272518                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890013                       # Number of loads committed
system.cpu1.commit.membars                    7603282                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603282      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450942     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691590     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122351      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868309                       # Class of committed instruction
system.cpu1.commit.refs                      48813953                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066549                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868309                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.175428                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.175428                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            590176344                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               414610                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17116226                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153551578                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21485174                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50657198                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1378595                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1093807                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8754553                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35404407                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20910022                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    648480190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               142455                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154180116                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3549534                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052595                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22196871                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18632861                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.229043                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         672451864                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.234935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.682880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               578195729     85.98%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53741508      7.99%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24639271      3.66%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10547209      1.57%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3391381      0.50%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1868934      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65560      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1087      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           672451864                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         698191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1496723                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31489306                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.213472                       # Inst execution rate
system.cpu1.iew.exec_refs                    51810290                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12311496                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              508268760                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40018755                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802270                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1112860                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12590203                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147931938                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39498794                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1441940                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143698462                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3774874                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3695490                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1378595                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11493814                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52791                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1070459                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30274                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1521                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3725                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3128742                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       666263                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1521                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       518318                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        978405                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81328660                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142764421                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859094                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69868967                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212084                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142807754                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178717483                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95975754                       # number of integer regfile writes
system.cpu1.ipc                              0.193221                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.193221                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603393      5.24%      5.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85294851     58.77%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43691462     30.10%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8550547      5.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145140402                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4167131                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028711                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 760800     18.26%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3047516     73.13%     91.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               358813      8.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141704126                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         967182278                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142764409                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161996767                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136526227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145140402                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405711                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14063628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           282505                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           290                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5603843                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    672451864                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215838                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.683733                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          583932743     86.84%     86.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56963788      8.47%     95.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18090596      2.69%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6025309      0.90%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5354303      0.80%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             615212      0.09%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1005049      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             322983      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             141881      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      672451864                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215614                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23585089                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2253397                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40018755                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12590203                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       673150055                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3618074847                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              546811491                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324913                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24295280                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24675416                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4187078                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36199                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188614311                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151313688                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101708018                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54172246                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15876931                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1378595                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45385517                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12383105                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188614299                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28599                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               632                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48365931                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           629                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   814355032                       # The number of ROB reads
system.cpu1.rob.rob_writes                  298612144                       # The number of ROB writes
system.cpu1.timesIdled                          14799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13492529                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5130                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13568164                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                315482                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18398391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36694732                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       288332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       151725                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122508125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7740871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245020870                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7892596                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13932720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5557228                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12738994                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4462772                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4462767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13932720                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55090219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55090219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1532973760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1532973760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18398510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18398510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18398510                       # Request fanout histogram
system.membus.respLayer1.occupancy        95213926740                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63645893290                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1181974666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   474468110.039372                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    664533000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1596614000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2142070070000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3545924000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    355897953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       355897953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    355897953                       # number of overall hits
system.cpu0.icache.overall_hits::total      355897953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66273792                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66273792                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66273792                       # number of overall misses
system.cpu0.icache.overall_misses::total     66273792                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 860953042998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 860953042998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 860953042998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 860953042998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422171745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422171745                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422171745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422171745                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156983                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156983                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156983                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156983                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12990.852296                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12990.852296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12990.852296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12990.852296                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2104                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.461538                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62466118                       # number of writebacks
system.cpu0.icache.writebacks::total         62466118                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3807637                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3807637                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3807637                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3807637                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62466155                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62466155                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62466155                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62466155                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 763130286500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 763130286500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 763130286500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 763130286500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147964                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147964                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147964                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147964                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12216.700171                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12216.700171                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12216.700171                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12216.700171                       # average overall mshr miss latency
system.cpu0.icache.replacements              62466118                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    355897953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      355897953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66273792                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66273792                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 860953042998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 860953042998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422171745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422171745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12990.852296                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12990.852296                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3807637                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3807637                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62466155                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62466155                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 763130286500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 763130286500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12216.700171                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12216.700171                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999893                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418363868                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62466120                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.697452                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999893                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        906809642                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       906809642                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    865304756                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       865304756                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    865304756                       # number of overall hits
system.cpu0.dcache.overall_hits::total      865304756                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82092187                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82092187                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82092187                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82092187                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1966614355046                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1966614355046                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1966614355046                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1966614355046                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947396943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947396943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947396943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947396943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086650                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086650                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086650                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086650                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23956.169605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23956.169605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23956.169605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23956.169605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11990718                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       783676                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           199947                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9524                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.969482                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.284334                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56311045                       # number of writebacks
system.cpu0.dcache.writebacks::total         56311045                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27241714                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27241714                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27241714                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27241714                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54850473                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54850473                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54850473                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54850473                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 934459733372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 934459733372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 934459733372                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 934459733372                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057896                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057896                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057896                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057896                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17036.493621                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17036.493621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17036.493621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17036.493621                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56311045                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    615375775                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      615375775                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     67280393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     67280393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1350553925000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1350553925000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682656168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682656168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20073.514211                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20073.514211                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18567201                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18567201                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48713192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48713192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 725127375500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 725127375500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071358                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071358                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14885.646900                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14885.646900                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249928981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249928981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14811794                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14811794                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 616060430046                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 616060430046                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264740775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264740775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055948                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055948                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41592.559959                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41592.559959                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8674513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8674513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6137281                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6137281                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 209332357872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 209332357872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34108.322215                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34108.322215                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14706500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14706500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.463271                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.463271                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5336.175617                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5336.175617                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2739                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2739                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002858                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002858                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67764.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67764.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       670000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       670000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026065                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026065                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4379.084967                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4379.084967                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       517000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       517000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026065                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026065                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3379.084967                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3379.084967                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333559                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333559                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468295                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468295                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127350799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127350799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801854                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801854                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386205                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386205                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86733.796342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86733.796342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468295                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468295                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125882504500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125882504500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386205                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386205                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85733.796342                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85733.796342                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          923965341                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56318509                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.406069                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999856                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999856                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958739773                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958739773                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62382032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52271979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              886535                       # number of demand (read+write) hits
system.l2.demand_hits::total                115557301                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62382032                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52271979                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16755                       # number of overall hits
system.l2.overall_hits::.cpu1.data             886535                       # number of overall hits
system.l2.overall_hits::total               115557301                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4035729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2816863                       # number of demand (read+write) misses
system.l2.demand_misses::total                6941823                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84120                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4035729                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5111                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2816863                       # number of overall misses
system.l2.overall_misses::total               6941823                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7456600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 393495388500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    499640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 291229549500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     692681178500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7456600000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 393495388500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    499640500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 291229549500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    692681178500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62466152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56307708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3703398                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122499124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62466152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56307708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3703398                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122499124                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.233742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.760616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056668                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.233742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.760616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056668                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88642.415597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97502.926609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97757.875171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103387.899767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99783.756875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88642.415597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97502.926609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97757.875171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103387.899767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99783.756875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 30                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             15                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10621578                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5557228                       # number of writebacks
system.l2.writebacks::total                   5557228                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         449204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         211623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              661026                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        449204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        211623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             661026                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        83994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3586525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2605240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6280797                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        83994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3586525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2605240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12330319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18611116                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6609231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 322830442001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    445037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 246549583506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 576434294007                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6609231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 322830442001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    445037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 246549583506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1003414709657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1579849003664                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.230403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.703473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051272                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.230403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.703473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151929                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78686.941924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90012.042855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88336.145296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94636.034878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91777.252792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78686.941924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90012.042855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88336.145296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94636.034878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81377.838615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84887.386853                       # average overall mshr miss latency
system.l2.replacements                       25923442                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13378187                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13378187                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13378187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13378187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108848673                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108848673                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108848673                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108848673                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12330319                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12330319                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1003414709657                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1003414709657                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81377.838615                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81377.838615                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.949153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.735294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2089.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1820.987654                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1122500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       499000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1621500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.949153                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.735294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20044.642857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19960                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20018.518519                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4923656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           381954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5305610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2677077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2119088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4796165                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 269334270500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 220518842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  489853113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7600733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2501042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10101775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.352213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.847282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100607.591974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104063.088697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102134.332951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       243022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       130056                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           373078                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2434055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1989032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4423087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 224084101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 188455839002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 412539940502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.320240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.795281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92062.053446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94747.514873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93269.687099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62382032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62398787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7456600000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    499640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7956240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62466152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62488018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.233742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88642.415597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97757.875171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89164.533626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           199                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        83994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5038                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6609231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    445037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7054268500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.230403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78686.941924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88336.145296                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79232.955567                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47348323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       504581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47852904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1358652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       697775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2056427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 124161118000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70710707000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 194871825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48706975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1202356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49909331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.580340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91385.518882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101337.403891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94762.335352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       206182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       287749                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1152470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       616208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1768678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  98746340501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58093744504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156840085005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.512500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85682.352253                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94276.193272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88676.449306                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          132                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               156                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2681                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          128                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2809                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     32053000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4118000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36171000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2965                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.953075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.947386                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11955.613577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 32171.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12876.824493                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          393                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          438                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           83                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2371                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     45362984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1656499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     47019483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.813367                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.546053                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.799663                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19826.479021                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19957.819277                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19831.076761                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999970                       # Cycle average of tags in use
system.l2.tags.total_refs                   256179598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25924019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.881940                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.571363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.560342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.991432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.881106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.988018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.327938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1983756475                       # Number of tag accesses
system.l2.tags.data_accesses               1983756475                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5375808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     230939968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        322432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     167937216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    772735744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1177311168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5375808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       322432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5698240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355662592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355662592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          83997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3608437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2624019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12073996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18395487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5557228                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5557228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2505485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        107633411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           150275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78269931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    360146338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548705440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2505485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       150275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2655759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165762463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165762463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165762463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2505485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       107633411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          150275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78269931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    360146338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            714467903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5466377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     83997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3488278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2547637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12044619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013467920000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35075927                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5146742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18395487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5557228                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18395487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5557228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 225918                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90851                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            930659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            948745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            937366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1020229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1560362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1484009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1299162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1243646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1160346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1412368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1120104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1102980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1004326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           976269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           991682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           977316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            290423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            346274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            401742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            409843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            375117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            406458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           351933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           319837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           305794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           315458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           307420                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 597263843965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90847845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            937943262715                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32871.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51621.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13709929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2937727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18395487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5557228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3596168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3816617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4106572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2328746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1907567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1371283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  390987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  286705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  200278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   68337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  43331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  27616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 250061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 356262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 360914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 359988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 359875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 361467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 366125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6988249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.462597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.482020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.771007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2085700     29.85%     29.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3272043     46.82%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       667047      9.55%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       434626      6.22%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       149839      2.14%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69257      0.99%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        64233      0.92%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39665      0.57%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205839      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6988249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.068410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.499181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.450571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336042    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296846     88.33%     88.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4155      1.24%     89.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24454      7.28%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7240      2.15%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2388      0.71%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              666      0.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              204      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               59      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1162852416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14458752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349846400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1177311168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355662592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       541.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2145615900000                       # Total gap between requests
system.mem_ctrls.avgGap                      89577.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5375808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    223249792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       322432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163048768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    770855616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349846400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2505484.679007291328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104049276.582713618875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 150274.793300221849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75991588.642119348049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 359270073.561914384365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163051730.122403264046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        83997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3608437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2624019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12073996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5557228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3123093479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 174343704570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    232930763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138201493848                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 622042040055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51105569462208                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37181.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48315.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46234.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52667.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51519.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9196234.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24643774260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13098450090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62442091740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14300487540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169372656960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     360408932610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     520414283040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1164680676240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.818789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1348880490035                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71646640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 725088863965                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25252423560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13421954865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67288630920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14233859460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169372656960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     573135073530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     341276480160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1203981079455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.135396                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 880776545098                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71646640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1193192808902                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20322712471.910110                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99053357685.317825                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 779958916500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   336894584000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1808721410000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20885385                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20885385                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20885385                       # number of overall hits
system.cpu1.icache.overall_hits::total       20885385                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24637                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24637                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24637                       # number of overall misses
system.cpu1.icache.overall_misses::total        24637                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    793288000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    793288000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    793288000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    793288000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20910022                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20910022                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20910022                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20910022                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001178                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001178                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001178                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001178                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32199.050209                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32199.050209                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32199.050209                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32199.050209                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21834                       # number of writebacks
system.cpu1.icache.writebacks::total            21834                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2771                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2771                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2771                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2771                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21866                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21866                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    714758000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    714758000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    714758000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    714758000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001046                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001046                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001046                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001046                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32688.100247                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32688.100247                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32688.100247                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32688.100247                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21834                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20885385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20885385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24637                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24637                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    793288000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    793288000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20910022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20910022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001178                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001178                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32199.050209                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32199.050209                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2771                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2771                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    714758000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    714758000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32688.100247                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32688.100247                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.196618                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20425021                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21834                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           935.468581                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319688500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.196618                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41841910                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41841910                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37841516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37841516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37841516                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37841516                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8525353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8525353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8525353                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8525353                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 698569912404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 698569912404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 698569912404                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 698569912404                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46366869                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46366869                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46366869                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46366869                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183867                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183867                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183867                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81940.291787                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81940.291787                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81940.291787                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81940.291787                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3633649                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       484677                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55021                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5551                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.041130                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.313457                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3703318                       # number of writebacks
system.cpu1.dcache.writebacks::total          3703318                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6163986                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6163986                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6163986                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6163986                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2361367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2361367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2361367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2361367                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 189871827291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 189871827291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 189871827291                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 189871827291                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050928                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050928                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050928                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050928                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80407.589033                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80407.589033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80407.589033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80407.589033                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3703318                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33119252                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33119252                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5125709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5125709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 351167774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 351167774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38244961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38244961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68511.063445                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68511.063445                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3922789                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3922789                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1202920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1202920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79000790000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79000790000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65674.184484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65674.184484                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4722264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4722264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3399644                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3399644                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 347402137904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 347402137904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.418577                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.418577                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102187.799047                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102187.799047                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2241197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2241197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110871037291                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110871037291                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142632                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142632                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95706.611775                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95706.611775                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7289500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7289500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.330645                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.330645                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44448.170732                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44448.170732                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092742                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092742                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71869.565217                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71869.565217                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       582500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       582500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5200.892857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5200.892857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       472500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       472500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4218.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4218.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451498                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451498                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1350079                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1350079                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120092877500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120092877500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355137                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355137                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88952.481670                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88952.481670                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1350079                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1350079                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118742798500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118742798500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355137                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355137                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87952.481670                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87952.481670                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.696492                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44003783                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3711333                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.856598                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319700000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.696492                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104050150                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104050150                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2145615994000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112398406                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18935415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109124120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20366214                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18946068                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            642                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10116546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10116546                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62488020                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49910388                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2965                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187398422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168940566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11118510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367523064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7995665152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7207600256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2796800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474029696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15680091904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44885891                       # Total snoops (count)
system.tol2bus.snoopTraffic                 356676288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        167388073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              159201408     95.11%     95.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8025354      4.79%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 161306      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          167388073                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245012744994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84484960933                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93709139134                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5568682652                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32844908                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2381724143500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426984                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730528                       # Number of bytes of host memory used
host_op_rate                                   429144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6438.14                       # Real time elapsed on the host
host_tick_rate                               36673375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2748983591                       # Number of instructions simulated
sim_ops                                    2762887017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.236108                       # Number of seconds simulated
sim_ticks                                236108149500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.343297                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26454887                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29945551                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           650211                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39568889                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3409348                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3416762                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7414                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55078881                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3080                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1881                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           572970                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774791                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9929692                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12446198                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746378                       # Number of instructions committed
system.cpu0.commit.committedOps             203893537                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    466669275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.436912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374234                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    392351504     84.07%     84.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31354755      6.72%     90.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16822740      3.60%     94.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10177720      2.18%     96.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3440795      0.74%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       696788      0.15%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1591481      0.34%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       303800      0.07%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9929692      2.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    466669275                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999331                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307226                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868786                       # Number of loads committed
system.cpu0.commit.membars                    4721180                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721311      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005033     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870515     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219198      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203893537                       # Class of committed instruction
system.cpu0.commit.refs                      50089931                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746378                       # Number of Instructions Simulated
system.cpu0.committedOps                    203893537                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.346195                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.346195                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            359389693                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77341                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25950849                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218214276                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22369904                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81754604                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                573701                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151040                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4548218                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55078881                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34536476                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    431486080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141067                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220216516                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1301890                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116943                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36498932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29864235                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.467561                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         468636120                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.476627                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879353                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               326102138     69.59%     69.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83053705     17.72%     87.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47660512     10.17%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8563605      1.83%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  152954      0.03%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1509901      0.32%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   16737      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575042      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1526      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           468636120                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      679                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     477                       # number of floating regfile writes
system.cpu0.idleCycles                        2354086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583334                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52692135                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.454648                       # Inst execution rate
system.cpu0.iew.exec_refs                    54297735                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4726602                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18288471                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49022959                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576642                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            91448                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4881242                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216165116                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49571133                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           348593                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214134719                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                275929                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             70755154                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                573701                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             71241426                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       553687                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          280010                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          129                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16349                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3154173                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       660097                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           462                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       424705                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        158629                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                165067824                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212170700                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750809                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123934466                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.450478                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212273543                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277577752                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155029708                       # number of integer regfile writes
system.cpu0.ipc                              0.426222                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.426222                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721705      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155252201     72.38%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27426      0.01%     74.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49503      0.02%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                244      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                61      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49705176     23.17%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4726561      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            186      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214483311                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    777                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1517                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          736                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               849                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     564003                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002630                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 449252     79.65%     79.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     79.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      8      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                111970     19.85%     99.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2735      0.48%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210324832                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         898196587                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212169964                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228436280                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 209866899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214483311                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298217                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12271582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31358                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           848                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5347367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    468636120                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457676                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.976924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          346470997     73.93%     73.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68571295     14.63%     88.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35368616      7.55%     96.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6319645      1.35%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7447869      1.59%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1257225      0.27%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2527417      0.54%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             410702      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             262354      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      468636120                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.455388                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2491971                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          755006                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49022959                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4881242                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1129                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       470990206                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1226095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               91661841                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752470                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2052580                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24145615                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              51017742                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               130594                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282318137                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217035511                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158648256                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84029564                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3065496                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                573701                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58631322                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9895791                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              701                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282317436                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     209594077                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574541                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15406741                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574426                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   673074898                       # The number of ROB reads
system.cpu0.rob.rob_writes                  434749746                       # The number of ROB writes
system.cpu0.timesIdled                          85552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  385                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.533414                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27965942                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31948876                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983177                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40818502                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3091085                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3091714                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             629                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56417024                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          489                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1505                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981248                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334673                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9237780                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297064                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19786618                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454148                       # Number of instructions committed
system.cpu1.commit.committedOps             196601502                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    425761545                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.461764                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.393798                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    352555939     82.81%     82.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31329556      7.36%     90.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16722263      3.93%     94.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10285118      2.42%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3228432      0.76%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       557922      0.13%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1545257      0.36%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       299278      0.07%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9237780      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    425761545                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123222                       # Number of function calls committed.
system.cpu1.commit.int_insts                184017972                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433992                       # Number of loads committed
system.cpu1.commit.membars                    4721398                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721398      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540352     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435497     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904079      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601502                       # Class of committed instruction
system.cpu1.commit.refs                      47339576                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454148                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601502                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.219162                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.219162                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            313982769                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2170                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27152369                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219735347                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22541737                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 87102166                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981566                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2867                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4229236                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56417024                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34860382                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    392552361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                97882                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     223809494                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966990                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.131414                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35301618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31057027                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.521329                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         428837474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.529242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.910414                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               284116785     66.25%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84076666     19.61%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48496890     11.31%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8998132      2.10%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     259      0.00%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1574295      0.37%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     228      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573860      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     359      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           428837474                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         468570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1024594                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52640178                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.491962                       # Inst execution rate
system.cpu1.iew.exec_refs                    51842318                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946361                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20094338                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48545403                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575971                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           143039                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4069446                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216103834                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47895957                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           698786                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211202317                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                303804                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             50393636                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981566                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50873843                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       254115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1545                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5111411                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       163862                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            31                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       718797                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305797                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                162987206                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209505042                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.746186                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121618714                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.488009                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209739841                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               273867904                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153087028                       # number of integer regfile writes
system.cpu1.ipc                              0.450621                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.450621                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721698      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155138358     73.21%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  85      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48095360     22.70%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945506      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             211901103                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     554787                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002618                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 506826     91.36%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 47946      8.64%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   15      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207734192                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         853276222                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209505042                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        235606190                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 209806294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                211901103                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297540                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19502332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            81755                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           476                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8681064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    428837474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.494129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.005511                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          308800321     72.01%     72.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65807416     15.35%     87.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36548933      8.52%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6250944      1.46%     97.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7007688      1.63%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1180833      0.28%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2636203      0.61%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             350234      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             254902      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      428837474                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.493590                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2358494                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          727699                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48545403                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4069446                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    300                       # number of misc regfile reads
system.cpu1.numCycles                       429306044                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    42829347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               75207605                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777339                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2235431                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24301336                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              34583578                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               235140                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283654225                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             217804943                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159288379                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 88980058                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3055810                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981566                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42240466                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16511040                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       283654225                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     197126443                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574463                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12835584                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574453                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   632910611                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436001267                       # The number of ROB writes
system.cpu1.timesIdled                           4732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9946947                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3273                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9988244                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                240216                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13838813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27573564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       273424                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       160841                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7319727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5431653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14638842                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5592494                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13792631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505798                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13229129                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              957                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            732                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44315                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13792633                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41410498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41410498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    917934848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               917934848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13838637                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13838637    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13838637                       # Request fanout histogram
system.membus.respLayer1.occupancy        71238364524                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32249682204                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   236108149500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   236108149500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 88                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13933397.727273                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16816690.845559                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41173000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   235495080000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    613069500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34397600                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34397600                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34397600                       # number of overall hits
system.cpu0.icache.overall_hits::total       34397600                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       138876                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        138876                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       138876                       # number of overall misses
system.cpu0.icache.overall_misses::total       138876                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2951876996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2951876996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2951876996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2951876996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34536476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34536476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34536476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34536476                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21255.486880                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21255.486880                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21255.486880                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21255.486880                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1416                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.536585                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       103841                       # number of writebacks
system.cpu0.icache.writebacks::total           103841                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35037                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35037                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35037                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35037                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       103839                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       103839                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       103839                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       103839                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2506612496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2506612496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2506612496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2506612496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24139.412899                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24139.412899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24139.412899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24139.412899                       # average overall mshr miss latency
system.cpu0.icache.replacements                103841                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34397600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34397600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       138876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       138876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2951876996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2951876996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34536476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34536476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21255.486880                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21255.486880                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35037                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35037                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       103839                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       103839                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2506612496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2506612496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24139.412899                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24139.412899                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34501678                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           103873                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           332.152513                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69176793                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69176793                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40180810                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40180810                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40180810                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40180810                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8706405                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8706405                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8706405                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8706405                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 578655661751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 578655661751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 578655661751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 578655661751                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48887215                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48887215                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48887215                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48887215                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.178092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.178092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.178092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.178092                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66463.214352                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66463.214352                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66463.214352                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66463.214352                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     42409206                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1840                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           687789                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.660198                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4113030                       # number of writebacks
system.cpu0.dcache.writebacks::total          4113030                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4612800                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4612800                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4612800                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4612800                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4093605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4093605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4093605                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4093605                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 314706688570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 314706688570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 314706688570                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 314706688570                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083736                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083736                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083736                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083736                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76877.639286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76877.639286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76877.639286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76877.639286                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4113030                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38556664                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38556664                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7685079                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7685079                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 505106367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 505106367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46241743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46241743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65725.592086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65725.592086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3697844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3697844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3987235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3987235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 307572123000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 307572123000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77139.201226                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77139.201226                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1624146                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1624146                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1021326                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1021326                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  73549294251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  73549294251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.386066                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.386066                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72013.533633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72013.533633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       914956                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       914956                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106370                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106370                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7134565570                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7134565570                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040208                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040208                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67073.099276                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67073.099276                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20232                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20232                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    514493000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    514493000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25429.665876                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25429.665876                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           97                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20135                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20135                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    488431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    488431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012792                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012792                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24257.809784                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24257.809784                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          421                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          421                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3002500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3002500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573792                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573792                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000268                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000268                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7131.828979                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7131.828979                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2581500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2581500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6131.828979                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6131.828979                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          923                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            923                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10485500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10485500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1881                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1881                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509304                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509304                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10945.198330                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10945.198330                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9527500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9527500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509304                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509304                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9945.198330                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9945.198330                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996923                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47425092                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4114188                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.527206                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996923                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108187880                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108187880                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               89539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1248821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1044                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              863436                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2202840                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              89539                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1248821                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1044                       # number of overall hits
system.l2.overall_hits::.cpu1.data             863436                       # number of overall hits
system.l2.overall_hits::total                 2202840                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2863710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2232517                       # number of demand (read+write) misses
system.l2.demand_misses::total                5114230                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14301                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2863710                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3702                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2232517                       # number of overall misses
system.l2.overall_misses::total               5114230                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1283396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 293082068482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    331490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 234140043489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     528836998471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1283396000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 293082068482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    331490500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 234140043489                       # number of overall miss cycles
system.l2.overall_miss_latency::total    528836998471                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          103840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4112531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7317070                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         103840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4112531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7317070                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.137721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.696338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.780025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.721108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698945                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.137721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.696338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.780025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.721108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698945                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89741.696385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102343.487463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89543.625068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104877.160393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103405.008862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89741.696385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102343.487463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89543.625068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104877.160393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103405.008862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             207168                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6526                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.745020                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7716870                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505798                       # number of writebacks
system.l2.writebacks::total                    505798                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         287687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              400954                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        287687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             400954                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2576023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2119398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4713276                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2576023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2119398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9242615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13955891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1135774000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 248280044484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    292730502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 205131766489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 454840315475                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1135774000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 248280044484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    292730502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 205131766489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 757431242580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1212271558055                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.626384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.768437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.684570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.626384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.768437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.684570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.907306                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79939.048423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96381.144300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80266.109679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96787.751281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96501.948003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79939.048423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96381.144300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80266.109679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96787.751281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81949.885674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86864.504606                       # average overall mshr miss latency
system.l2.replacements                       19194297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6487749                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6487749                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6487749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6487749                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9242615                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9242615                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 757431242580                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 757431242580                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81949.885674                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81949.885674                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                127                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       216500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       184000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       400500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.682243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.760479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4009.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2520.547945                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3153.543307                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1081000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1475000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2556000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.883333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.682243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.754491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20396.226415                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20205.479452                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.807692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   726.190476                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   598.039216                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       854500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1036000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.807692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.809524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20345.238095                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20313.725490                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70107                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          70316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66060                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136376                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6575877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6228922000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12804799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.661343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.659545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93518.935946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94291.886164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93893.350003                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46589                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45566                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        23727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2531892000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2274382500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4806274500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.223160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.204613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106709.318498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110977.969162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108687.603175                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         89539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              90583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1283396000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    331490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1614886500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       103840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.137721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.780025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.165795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89741.696385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89543.625068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89700.966506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1135774000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    292730502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1428504502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.768437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.164432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79939.048423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80266.109679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80005.852814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1212814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       829336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2042150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2793394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2166457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4959851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 286506190982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 227911121489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 514417312471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4006208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7002001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.697266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.723166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102565.621241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105199.928496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103716.283508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       241098                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       308651                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2552296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2098904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4651200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 245748152484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 202857383989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 448605536473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.637085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.700617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.664267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96285.130128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96649.195956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96449.418746                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    23088243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19194361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.202866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.564401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.032086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.128417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.980769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    44.287987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.196319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.692000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 134118441                       # Number of tag accesses
system.l2.tags.data_accesses                134118441                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        909248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     165392064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        233408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     135771264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    583257792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          885563776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       909248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       233408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1142656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32371072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32371072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2584251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2121426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9113403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13836934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505798                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3850981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        700492822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           988564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        575038449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2470299281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3750670097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3850981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       988564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4839545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137102731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137102731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137102731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3850981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       700492822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          988564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       575038449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2470299281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3887772828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2578090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2117772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9106945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010168964750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30099                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21090166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474206                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13836936                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505798                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13836936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3812                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            747666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            736421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            767228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            800601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            725543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1005611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1210864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1095838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            950938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1028442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           854825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           776805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           779148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           734885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           816988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           788856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30746                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 471079464306                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69103295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            730216820556                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34085.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52835.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11318150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  472326                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13836936                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1630165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1777942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1934620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1081150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1087052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1013726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  850143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  828096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  765876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  667405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 600739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 570155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 440777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 246527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 161362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  92971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  49127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2532167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.001830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.847768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.704455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       109483      4.32%      4.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1430636     56.50%     60.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       146514      5.79%     66.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       274208     10.83%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120736      4.77%     82.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46907      1.85%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56928      2.25%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43042      1.70%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       303713     11.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2532167                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     459.168212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.991674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11772.465490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30083     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::507904-524287           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30099                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.677664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.631728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21859     72.62%     72.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1053      3.50%     76.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4656     15.47%     91.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1419      4.71%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              536      1.78%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              256      0.85%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              126      0.42%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               85      0.28%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.16%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30099                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              884522176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1041728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32126784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               885563904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32371072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3746.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       136.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3750.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  236108239500                       # Total gap between requests
system.mem_ctrls.avgGap                      16461.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       909120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    164997760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       233408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    135537408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    582844480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32126784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3850438.885422715917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 698822807.892956733704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 988563.929259883473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 574047987.276271462440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2468548761.380216598511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 136068086.036140829325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2584251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2121426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9113405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505798                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    545132473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 141296437573                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    140441444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117243602788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 470991206278                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5805842201223                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38370.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54675.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38508.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55266.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51681.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11478578.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8852364780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4705158645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48058533180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307077560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18638343360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99993796410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6460226880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       188015500815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        796.310933                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15837931474                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7884240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 212385978026                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9227286180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4904415120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50620964940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1313263260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18638343360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101102871060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5526269280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       191333413200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        810.363444                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13388336934                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7884240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 214835572566                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                404                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    105690780.788177                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   201939109.357889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          203    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    683829500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   214652921000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21455228500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34855262                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34855262                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34855262                       # number of overall hits
system.cpu1.icache.overall_hits::total       34855262                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5120                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5120                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5120                       # number of overall misses
system.cpu1.icache.overall_misses::total         5120                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    377014000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    377014000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    377014000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    377014000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34860382                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34860382                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34860382                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34860382                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73635.546875                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73635.546875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73635.546875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73635.546875                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4746                       # number of writebacks
system.cpu1.icache.writebacks::total             4746                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          374                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          374                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          374                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          374                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4746                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4746                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    350453500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    350453500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    350453500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    350453500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73841.866835                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73841.866835                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73841.866835                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73841.866835                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4746                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34855262                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34855262                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    377014000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    377014000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34860382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34860382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73635.546875                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73635.546875                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          374                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          374                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    350453500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    350453500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73841.866835                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73841.866835                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35342238                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4778                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7396.868564                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69725510                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69725510                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40047985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40047985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40047985                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40047985                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7936620                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7936620                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7936620                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7936620                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 541899492997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 541899492997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 541899492997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 541899492997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47984605                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47984605                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47984605                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47984605                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.165399                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165399                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.165399                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165399                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68278.372027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68278.372027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68278.372027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68278.372027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22891832                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         6626                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           305066                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             99                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.038949                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.929293                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095510                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095510                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4863219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4863219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4863219                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4863219                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073401                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073401                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 250043139500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250043139500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 250043139500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250043139500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064050                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064050                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064050                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064050                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81357.147831                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81357.147831                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81357.147831                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81357.147831                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095510                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38716238                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38716238                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6938149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6938149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 469438102500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 469438102500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45654387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45654387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67660.423911                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67660.423911                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3964699                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3964699                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973450                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973450                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 243303870500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 243303870500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81825.445358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81825.445358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1331747                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1331747                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       998471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       998471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72461390497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72461390497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428488                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428488                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72572.353626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72572.353626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       898520                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       898520                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6739269000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6739269000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67425.728607                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67425.728607                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550669                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550669                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23310                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23310                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    572114000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    572114000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014810                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014810                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24543.715144                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24543.715144                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23197                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23197                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    541971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    541971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014738                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014738                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23363.840152                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23363.840152                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573524                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573524                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          323                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          323                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1588500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1588500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000205                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000205                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4917.956656                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4917.956656                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          323                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          323                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1265500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1265500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3917.956656                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3917.956656                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          993                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          993                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13843500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13843500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1505                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1505                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.659801                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.659801                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13941.087613                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13941.087613                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          993                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          993                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12850500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12850500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.659801                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.659801                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12941.087613                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12941.087613                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.934529                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46272272                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3097193                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.940067                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.934529                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997954                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997954                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105365038                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105365038                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 236108149500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7112586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1066220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6756704                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18688499                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14687644                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             994                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           744                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207323                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207323                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108586                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7003999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       311522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12340803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9289510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21956073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13291648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526435904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       607488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396253568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936588608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33886287                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32552704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41203608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.146325                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35335350     85.76%     85.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5707417     13.85%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 160841      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41203608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14636586920                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6174778873                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         155780462                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4649540672                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7147443                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
