{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 24 18:19:41 2016 " "Info: Processing started: Sat Dec 24 18:19:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topModule -c topModule " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off topModule -c topModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 topModule.v(68) " "Warning (10229): Verilog HDL Expression warning at topModule.v(68): truncated literal to match 7 bits" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 topModule.v(70) " "Warning (10229): Verilog HDL Expression warning at topModule.v(70): truncated literal to match 7 bits" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "topModule.v(113) " "Warning (10268): Verilog HDL information at topModule.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topModule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file topModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topModule " "Info: Found entity 1: topModule" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CONTROLLER.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_CONTROLLER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Info: Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_CONTROLLER.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_recv.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ps2_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_recv " "Info: Found entity 1: ps2_recv" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ps2_rx " "Info: Found entity 2: ps2_rx" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/PS2_CONTROLLER.v " "Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/PS2_CONTROLLER.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/add_mod.v " "Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/add_mod.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 printMonster.v(15) " "Warning (10229): Verilog HDL Expression warning at printMonster.v(15): truncated literal to match 10 bits" {  } { { "printMonster.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printMonster.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file printMonster.v" { { "Info" "ISGN_ENTITY_NAME" "1 printMonster " "Info: Found entity 1: printMonster" {  } { { "printMonster.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 printCross.v(10) " "Warning (10229): Verilog HDL Expression warning at printCross.v(10): truncated literal to match 10 bits" {  } { { "printCross.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printCross.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printCross.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file printCross.v" { { "Info" "ISGN_ENTITY_NAME" "1 printCross " "Info: Found entity 1: printCross" {  } { { "printCross.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printCross.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/distVector.v " "Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/distVector.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monster_generator.v(30) " "Warning (10268): Verilog HDL information at monster_generator.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monster_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file monster_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 monster_generator " "Info: Found entity 1: monster_generator" {  } { { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weapon.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file weapon.v" { { "Info" "ISGN_ENTITY_NAME" "1 weapon " "Info: Found entity 1: weapon" {  } { { "weapon.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/weapon.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/Verilog1.v " "Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/Verilog1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint.v " "Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_maker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pulse_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_maker " "Info: Found entity 1: pulse_maker" {  } { { "pulse_maker.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/pulse_maker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monster_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file monster_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 monster_data " "Info: Found entity 1: monster_data" {  } { { "monster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file location_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 location_data " "Info: Found entity 1: location_data" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePointData.v " "Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePointData.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifePoint_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lifePoint_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lifePoint_data " "Info: Found entity 1: lifePoint_data" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 printPlayerLifeBar.v(10) " "Warning (10229): Verilog HDL Expression warning at printPlayerLifeBar.v(10): truncated literal to match 10 bits" {  } { { "printPlayerLifeBar.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printPlayerLifeBar.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printPlayerLifeBar.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file printPlayerLifeBar.v" { { "Info" "ISGN_ENTITY_NAME" "1 printPlayerLifeBar " "Info: Found entity 1: printPlayerLifeBar" {  } { { "printPlayerLifeBar.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printPlayerLifeBar.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 printBullet.v(11) " "Warning (10229): Verilog HDL Expression warning at printBullet.v(11): truncated literal to match 10 bits" {  } { { "printBullet.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printBullet.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printBullet.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file printBullet.v" { { "Info" "ISGN_ENTITY_NAME" "1 printBullet " "Info: Found entity 1: printBullet" {  } { { "printBullet.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printBullet.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_data " "Info: Found entity 1: VGA_data" {  } { { "VGA_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setOfMonster_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file setOfMonster_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 setOfMonster_data " "Info: Found entity 1: setOfMonster_data" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 printGameOver.v(12) " "Warning (10229): Verilog HDL Expression warning at printGameOver.v(12): truncated literal to match 10 bits" {  } { { "printGameOver.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printGameOver.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printGameOver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file printGameOver.v" { { "Info" "ISGN_ENTITY_NAME" "1 printGameOver " "Info: Found entity 1: printGameOver" {  } { { "printGameOver.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printGameOver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "topModule " "Info: Elaborating entity \"topModule\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_keycode topModule.v(96) " "Warning (10036): Verilog HDL or VHDL warning at topModule.v(96): object \"reg_keycode\" assigned a value but never read" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_ps2_reset topModule.v(99) " "Warning (10858): Verilog HDL warning at topModule.v(99): object reg_ps2_reset used but never assigned" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 99 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_test_key_count topModule.v(335) " "Warning (10036): Verilog HDL or VHDL warning at topModule.v(335): object \"debug_test_key_count\" assigned a value but never read" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_keyCount topModule.v(336) " "Warning (10036): Verilog HDL or VHDL warning at topModule.v(336): object \"debug_keyCount\" assigned a value but never read" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_reg_KEY_VALUE topModule.v(337) " "Warning (10036): Verilog HDL or VHDL warning at topModule.v(337): object \"debug_reg_KEY_VALUE\" assigned a value but never read" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "topOUT_LEDG\[8\] topModule.v(52) " "Warning (10034): Output port \"topOUT_LEDG\[8\]\" at topModule.v(52) has no driver" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ps2_reset 0 topModule.v(99) " "Warning (10030): Net \"reg_ps2_reset\" at topModule.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_generator monster_generator:module_moster_generator " "Info: Elaborating entity \"monster_generator\" for hierarchy \"monster_generator:module_moster_generator\"" {  } { { "topModule.v" "module_moster_generator" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 monster_generator.v(69) " "Warning (10230): Verilog HDL assignment warning at monster_generator.v(69): truncated value with size 32 to match size of target (5)" {  } { { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter monster_generator:module_moster_generator\|counter:module_Hz1_counter " "Info: Elaborating entity \"counter\" for hierarchy \"monster_generator:module_moster_generator\|counter:module_Hz1_counter\"" {  } { { "monster_generator.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_recv ps2_recv:module_ps2_recv " "Info: Elaborating entity \"ps2_recv\" for hierarchy \"ps2_recv:module_ps2_recv\"" {  } { { "topModule.v" "module_ps2_recv" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(34) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(34): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(54) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(54): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(61) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(61): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx ps2_recv:module_ps2_recv\|ps2_rx:ps2_rx_state_unit " "Info: Elaborating entity \"ps2_rx\" for hierarchy \"ps2_recv:module_ps2_recv\|ps2_rx:ps2_rx_state_unit\"" {  } { { "ps2_recv.v" "ps2_rx_state_unit" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(119) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(119): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(129) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(129): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(153) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(153): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_recv.v(160) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(160): truncated value with size 32 to match size of target (4)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_recv.v(164) " "Warning (10230): Verilog HDL assignment warning at ps2_recv.v(164): truncated value with size 32 to match size of target (1)" {  } { { "ps2_recv.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/ps2_recv.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CONTROLLER VGA_CONTROLLER:module_vga_controller " "Info: Elaborating entity \"VGA_CONTROLLER\" for hierarchy \"VGA_CONTROLLER:module_vga_controller\"" {  } { { "topModule.v" "module_vga_controller" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_CONTROLLER.v(38) " "Warning (10230): Verilog HDL assignment warning at VGA_CONTROLLER.v(38): truncated value with size 32 to match size of target (10)" {  } { { "VGA_CONTROLLER.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_CONTROLLER.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_CONTROLLER.v(59) " "Warning (10230): Verilog HDL assignment warning at VGA_CONTROLLER.v(59): truncated value with size 32 to match size of target (10)" {  } { { "VGA_CONTROLLER.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_CONTROLLER.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_data VGA_data:module_VGA_data " "Info: Elaborating entity \"VGA_data\" for hierarchy \"VGA_data:module_VGA_data\"" {  } { { "topModule.v" "module_VGA_data" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printMonster VGA_data:module_VGA_data\|printMonster:module_printMonster0 " "Info: Elaborating entity \"printMonster\" for hierarchy \"VGA_data:module_VGA_data\|printMonster:module_printMonster0\"" {  } { { "VGA_data.v" "module_printMonster0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter " "Info: Elaborating entity \"counter\" for hierarchy \"VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\"" {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printPlayerLifeBar VGA_data:module_VGA_data\|printPlayerLifeBar:module_printPlayerLifeBar " "Info: Elaborating entity \"printPlayerLifeBar\" for hierarchy \"VGA_data:module_VGA_data\|printPlayerLifeBar:module_printPlayerLifeBar\"" {  } { { "VGA_data.v" "module_printPlayerLifeBar" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PlayerLifePoint printPlayerLifeBar.v(31) " "Warning (10235): Verilog HDL Always Construct warning at printPlayerLifeBar.v(31): variable \"PlayerLifePoint\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "printPlayerLifeBar.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printPlayerLifeBar.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printBullet VGA_data:module_VGA_data\|printBullet:module_printBullet " "Info: Elaborating entity \"printBullet\" for hierarchy \"VGA_data:module_VGA_data\|printBullet:module_printBullet\"" {  } { { "VGA_data.v" "module_printBullet" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leftBullet printBullet.v(29) " "Warning (10235): Verilog HDL Always Construct warning at printBullet.v(29): variable \"leftBullet\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "printBullet.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printBullet.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printCross VGA_data:module_VGA_data\|printCross:module_PrintCross " "Info: Elaborating entity \"printCross\" for hierarchy \"VGA_data:module_VGA_data\|printCross:module_PrintCross\"" {  } { { "VGA_data.v" "module_PrintCross" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printGameOver VGA_data:module_VGA_data\|printGameOver:module_printGameOver " "Info: Elaborating entity \"printGameOver\" for hierarchy \"VGA_data:module_VGA_data\|printGameOver:module_printGameOver\"" {  } { { "VGA_data.v" "module_printGameOver" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v" 219 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lifePoint_data lifePoint_data:module_lifePoint_data_PlayerLife " "Info: Elaborating entity \"lifePoint_data\" for hierarchy \"lifePoint_data:module_lifePoint_data_PlayerLife\"" {  } { { "topModule.v" "module_lifePoint_data_PlayerLife" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lifePoint_data.v(37) " "Warning (10230): Verilog HDL assignment warning at lifePoint_data.v(37): truncated value with size 32 to match size of target (10)" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lifePoint_data.v(51) " "Warning (10230): Verilog HDL assignment warning at lifePoint_data.v(51): truncated value with size 32 to match size of target (10)" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_maker lifePoint_data:module_lifePoint_data_PlayerLife\|pulse_maker:module_pulse_maker_isDamaged " "Info: Elaborating entity \"pulse_maker\" for hierarchy \"lifePoint_data:module_lifePoint_data_PlayerLife\|pulse_maker:module_pulse_maker_isDamaged\"" {  } { { "lifePoint_data.v" "module_pulse_maker_isDamaged" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weapon weapon:module_PlayerWeapon " "Info: Elaborating entity \"weapon\" for hierarchy \"weapon:module_PlayerWeapon\"" {  } { { "topModule.v" "module_PlayerWeapon" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 weapon.v(50) " "Warning (10230): Verilog HDL assignment warning at weapon.v(50): truncated value with size 32 to match size of target (5)" {  } { { "weapon.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/weapon.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 weapon.v(57) " "Warning (10230): Verilog HDL assignment warning at weapon.v(57): truncated value with size 32 to match size of target (5)" {  } { { "weapon.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/weapon.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 weapon.v(68) " "Warning (10230): Verilog HDL assignment warning at weapon.v(68): truncated value with size 32 to match size of target (5)" {  } { { "weapon.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/weapon.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 weapon.v(70) " "Warning (10230): Verilog HDL assignment warning at weapon.v(70): truncated value with size 32 to match size of target (5)" {  } { { "weapon.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/weapon.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter weapon:module_PlayerWeapon\|counter:module_reloadTimeCounter " "Info: Elaborating entity \"counter\" for hierarchy \"weapon:module_PlayerWeapon\|counter:module_reloadTimeCounter\"" {  } { { "weapon.v" "module_reloadTimeCounter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/weapon.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setOfMonster_data setOfMonster_data:module_setOfMonster_data " "Info: Elaborating entity \"setOfMonster_data\" for hierarchy \"setOfMonster_data:module_setOfMonster_data\"" {  } { { "topModule.v" "module_setOfMonster_data" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isMonsterInMiddle setOfMonster_data.v(71) " "Warning (10036): Verilog HDL or VHDL warning at setOfMonster_data.v(71): object \"isMonsterInMiddle\" assigned a value but never read" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 setOfMonster_data.v(497) " "Warning (10230): Verilog HDL assignment warning at setOfMonster_data.v(497): truncated value with size 32 to match size of target (10)" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_data setOfMonster_data:module_setOfMonster_data\|monster_data:module_monster0 " "Info: Elaborating entity \"monster_data\" for hierarchy \"setOfMonster_data:module_setOfMonster_data\|monster_data:module_monster0\"" {  } { { "setOfMonster_data.v" "module_monster0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_isMinus_distValue monster_data.v(42) " "Warning (10036): Verilog HDL or VHDL warning at monster_data.v(42): object \"wire_isMinus_distValue\" assigned a value but never read" {  } { { "monster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_data.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lifePoint_data setOfMonster_data:module_setOfMonster_data\|monster_data:module_monster0\|lifePoint_data:module_monster_lifePoint " "Info: Elaborating entity \"lifePoint_data\" for hierarchy \"setOfMonster_data:module_setOfMonster_data\|monster_data:module_monster0\|lifePoint_data:module_monster_lifePoint\"" {  } { { "monster_data.v" "module_monster_lifePoint" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_data.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lifePoint_data.v(37) " "Warning (10230): Verilog HDL assignment warning at lifePoint_data.v(37): truncated value with size 32 to match size of target (10)" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lifePoint_data.v(51) " "Warning (10230): Verilog HDL assignment warning at lifePoint_data.v(51): truncated value with size 32 to match size of target (10)" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "location_data setOfMonster_data:module_setOfMonster_data\|monster_data:module_monster0\|location_data:module_location_data " "Info: Elaborating entity \"location_data\" for hierarchy \"setOfMonster_data:module_setOfMonster_data\|monster_data:module_monster0\|location_data:module_location_data\"" {  } { { "monster_data.v" "module_location_data" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_data.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(75) " "Warning (10230): Verilog HDL assignment warning at location_data.v(75): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(76) " "Warning (10230): Verilog HDL assignment warning at location_data.v(76): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(92) " "Warning (10230): Verilog HDL assignment warning at location_data.v(92): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(95) " "Warning (10230): Verilog HDL assignment warning at location_data.v(95): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(104) " "Warning (10230): Verilog HDL assignment warning at location_data.v(104): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(113) " "Warning (10230): Verilog HDL assignment warning at location_data.v(113): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 location_data.v(119) " "Warning (10230): Verilog HDL assignment warning at location_data.v(119): truncated value with size 32 to match size of target (5)" {  } { { "location_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/location_data.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable module_Hz1_counter 32 1 " "Warning (12020): Port \"enable\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "load module_Hz1_counter 32 1 " "Warning (12020): Port \"load\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset module_Hz1_counter 32 1 " "Warning (12020): Port \"reset\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable module_Hz1_counter 32 1 " "Warning (12020): Port \"enable\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "load module_Hz1_counter 32 1 " "Warning (12020): Port \"load\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset module_Hz1_counter 32 1 " "Warning (12020): Port \"reset\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable module_Hz1_counter 32 1 " "Warning (12020): Port \"enable\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "load module_Hz1_counter 32 1 " "Warning (12020): Port \"load\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset module_Hz1_counter 32 1 " "Warning (12020): Port \"reset\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable module_Hz1_counter 32 1 " "Warning (12020): Port \"enable\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "load module_Hz1_counter 32 1 " "Warning (12020): Port \"load\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset module_Hz1_counter 32 1 " "Warning (12020): Port \"reset\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable module_Hz1_counter 32 1 " "Warning (12020): Port \"enable\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "load module_Hz1_counter 32 1 " "Warning (12020): Port \"load\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset module_Hz1_counter 32 1 " "Warning (12020): Port \"reset\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable module_Hz1_counter 32 1 " "Warning (12020): Port \"enable\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "load module_Hz1_counter 32 1 " "Warning (12020): Port \"load\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset module_Hz1_counter 32 1 " "Warning (12020): Port \"reset\" on the entity instantiation of \"module_Hz1_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "printMonster.v" "module_Hz1_counter" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printGameOver:module_printGameOver\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printGameOver:module_printGameOver\|Mod0\"" {  } { { "printGameOver.v" "Mod0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printGameOver.v" 95 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster6\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster5\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster4\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster3\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster2\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster1\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_data:module_VGA_data\|printMonster:module_printMonster0\|Div0\"" {  } { { "printMonster.v" "Div0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monster_generator:module_moster_generator\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monster_generator:module_moster_generator\|Mod0\"" {  } { { "monster_generator.v" "Mod0" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 69 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_data:module_VGA_data\|printGameOver:module_printGameOver\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"VGA_data:module_VGA_data\|printGameOver:module_printGameOver\|lpm_divide:Mod0\"" {  } { { "printGameOver.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printGameOver.v" 95 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_data:module_VGA_data\|printGameOver:module_printGameOver\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"VGA_data:module_VGA_data\|printGameOver:module_printGameOver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "printGameOver.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printGameOver.v" 95 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Info: Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Info: Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"VGA_data:module_VGA_data\|printMonster:module_printMonster6\|lpm_divide:Div0\"" {  } { { "printMonster.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|lpm_divide:Div0 " "Info: Instantiated megafunction \"VGA_data:module_VGA_data\|printMonster:module_printMonster6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "printMonster.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Info: Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "monster_generator:module_moster_generator\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"monster_generator:module_moster_generator\|lpm_divide:Mod0\"" {  } { { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monster_generator:module_moster_generator\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"monster_generator:module_moster_generator\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bko.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bko " "Info: Found entity 1: lpm_divide_bko" {  } { { "db/lpm_divide_bko.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_divide_bko.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Info: Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Info: Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_di