============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 14 2021  06:01:19 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-293 ps) Setup Check with Pin reg_next_pc_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -293                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN         -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN         -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84779__174099/ZN     -       A1->ZN R     NAND2_X1       2  5.5    18    24     174    (-,-) 
  g186877/ZN            -       A2->ZN F     NAND3_X2       3  6.6    15    28     202    (-,-) 
  g186876/ZN            -       A1->ZN R     NAND3_X2       1  6.3    15    23     225    (-,-) 
  g75/ZN                -       A1->ZN F     NAND2_X4       2  7.7     8    15     240    (-,-) 
  g187743/ZN            -       A1->ZN R     NAND2_X4       1  6.3     9    14     254    (-,-) 
  g187764/ZN            -       A1->ZN F     NAND2_X4       2  9.1     8    14     268    (-,-) 
  fopt32/ZN             -       A->ZN  R     INV_X4         1  6.3     7    12     280    (-,-) 
  g187886/ZN            -       A1->ZN F     NAND2_X4       2  7.7     7    12     292    (-,-) 
  g194005/ZN            -       A1->ZN R     NAND2_X4       3 11.4    12    16     308    (-,-) 
  g194007/ZN            -       A1->ZN F     NAND2_X2       4  6.2    10    17     325    (-,-) 
  g194009/ZN            -       A1->ZN R     NAND2_X1       1  3.4    13    19     344    (-,-) 
  g187184/ZN            -       A1->ZN F     NAND2_X2       2  4.8     9    16     360    (-,-) 
  g187183/ZN            -       A1->ZN R     NAND2_X2       1  1.9     8    12     372    (-,-) 
  g193681/ZN            -       A1->ZN F     NAND2_X1       1  1.8     7    12     385    (-,-) 
  g172665/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    24     409    (-,-) 
  reg_next_pc_reg[20]/D -       -      R     DFF_X1         1    -     -     0     409    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 2: VIOLATED (-293 ps) Setup Check with Pin reg_next_pc_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -293                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN         -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN         -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN            -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g194024/ZN            -       A1->ZN F     NAND2_X1       1  3.4    11    17     177    (-,-) 
  g194022/ZN            -       A2->ZN R     NAND2_X2       2  7.3    14    23     200    (-,-) 
  g194025/ZN            -       A1->ZN F     NAND2_X4       1  6.0     8    13     213    (-,-) 
  g187698/ZN            -       A->ZN  R     INV_X4         2  8.5     8    13     227    (-,-) 
  g186946/ZN            -       A1->ZN F     NAND3_X4       1  6.5    11    17     244    (-,-) 
  g186926/ZN            -       A1->ZN R     NAND3_X4       2  8.2    13    18     262    (-,-) 
  g187765/ZN            -       A1->ZN F     NAND2_X4       3  9.3     8    15     277    (-,-) 
  g187886/ZN            -       A2->ZN R     NAND2_X4       2  8.2    10    18     295    (-,-) 
  g194005/ZN            -       A1->ZN F     NAND2_X4       3 10.8     9    15     310    (-,-) 
  g194007/ZN            -       A1->ZN R     NAND2_X2       4  6.6    13    18     328    (-,-) 
  g194011/Z             -       A->Z   R     BUF_X1         1  1.9     8    24     353    (-,-) 
  g194010/ZN            -       A1->ZN F     NAND2_X1       1  1.8     7    12     365    (-,-) 
  g193672/ZN            -       A2->ZN R     NAND3_X1       1  1.9    12    18     382    (-,-) 
  g126/ZN               -       A2->ZN F     NAND3_X1       1  1.4    10    20     402    (-,-) 
  reg_next_pc_reg[24]/D -       -      F     DFF_X1         1    -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 3: VIOLATED (-293 ps) Setup Check with Pin reg_next_pc_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -293                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN         -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN         -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84779__174099/ZN     -       A1->ZN R     NAND2_X1       2  5.5    18    24     174    (-,-) 
  g186877/ZN            -       A2->ZN F     NAND3_X2       3  6.6    15    28     202    (-,-) 
  g186876/ZN            -       A1->ZN R     NAND3_X2       1  6.3    15    23     225    (-,-) 
  g75/ZN                -       A1->ZN F     NAND2_X4       2  7.7     8    15     240    (-,-) 
  g187743/ZN            -       A1->ZN R     NAND2_X4       1  6.3     9    14     254    (-,-) 
  g187764/ZN            -       A1->ZN F     NAND2_X4       2  9.1     8    14     268    (-,-) 
  fopt32/ZN             -       A->ZN  R     INV_X4         1  6.3     7    12     280    (-,-) 
  g187886/ZN            -       A1->ZN F     NAND2_X4       2  7.7     7    12     292    (-,-) 
  g194005/ZN            -       A1->ZN R     NAND2_X4       3 11.4    12    16     308    (-,-) 
  g194007/ZN            -       A1->ZN F     NAND2_X2       4  6.2    10    17     325    (-,-) 
  g194006/ZN            -       A1->ZN R     NAND2_X1       1  3.4    13    19     344    (-,-) 
  g189691/ZN            -       A1->ZN F     NAND2_X2       2  4.8     9    16     360    (-,-) 
  g187625/ZN            -       A1->ZN R     NOR2_X1        1  1.9    16    24     384    (-,-) 
  g172696/ZN            -       B2->ZN F     OAI21_X1       1  1.4    10    18     402    (-,-) 
  reg_next_pc_reg[18]/D -       -      F     DFF_X1         1    -     -     0     402    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 4: VIOLATED (-293 ps) Setup Check with Pin reg_next_pc_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -293                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN         -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN         -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84779__174099/ZN     -       A1->ZN R     NAND2_X1       2  5.5    18    24     174    (-,-) 
  g186877/ZN            -       A2->ZN F     NAND3_X2       3  6.6    15    28     202    (-,-) 
  g186876/ZN            -       A1->ZN R     NAND3_X2       1  6.3    15    23     225    (-,-) 
  g75/ZN                -       A1->ZN F     NAND2_X4       2  7.7     8    15     240    (-,-) 
  g187743/ZN            -       A1->ZN R     NAND2_X4       1  6.3     9    14     254    (-,-) 
  g187764/ZN            -       A1->ZN F     NAND2_X4       2  9.1     8    14     268    (-,-) 
  fopt32/ZN             -       A->ZN  R     INV_X4         1  6.3     7    12     280    (-,-) 
  g187886/ZN            -       A1->ZN F     NAND2_X4       2  7.7     7    12     292    (-,-) 
  g194005/ZN            -       A1->ZN R     NAND2_X4       3 11.4    12    16     308    (-,-) 
  g194007/ZN            -       A1->ZN F     NAND2_X2       4  6.2    10    17     325    (-,-) 
  g194012/ZN            -       A1->ZN R     NAND2_X1       1  3.4    13    19     344    (-,-) 
  g187159/ZN            -       A1->ZN F     NAND2_X2       2  4.8     9    16     360    (-,-) 
  g187158/ZN            -       A1->ZN R     NAND2_X2       1  1.9     8    12     372    (-,-) 
  g193728/ZN            -       A1->ZN F     NAND2_X1       1  1.8     7    12     385    (-,-) 
  g172691/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    24     409    (-,-) 
  reg_next_pc_reg[17]/D -       -      R     DFF_X1         1    -     -     0     409    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 5: VIOLATED (-293 ps) Setup Check with Pin reg_next_pc_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -293                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN  -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN         -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN         -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187823/ZN            -       A->ZN  R     INV_X4         3  7.2     8    13     131    (-,-) 
  g172144/ZN            -       A1->ZN F     NAND2_X1       1  3.2     9    15     146    (-,-) 
  g172143/ZN            -       A1->ZN R     NAND2_X2       2  4.4    11    16     162    (-,-) 
  g173071/ZN            -       A1->ZN F     NAND2_X2       3  5.3     9    15     178    (-,-) 
  g463/ZN               -       A1->ZN R     NAND2_X1       2  5.4    18    24     201    (-,-) 
  g186876/ZN            -       A2->ZN F     NAND3_X2       1  6.0    14    27     228    (-,-) 
  g75/ZN                -       A1->ZN R     NAND2_X4       2  8.2    10    18     246    (-,-) 
  g187743/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     258    (-,-) 
  g187764/ZN            -       A1->ZN R     NAND2_X4       2 10.1    11    15     274    (-,-) 
  fopt187766/ZN         -       A->ZN  F     INV_X2         2  3.5     5     8     282    (-,-) 
  g51_0/ZN              -       A1->ZN R     NAND2_X1       2  5.4    18    21     303    (-,-) 
  g172124/ZN            -       A->ZN  F     INV_X2         2  5.5     7    12     315    (-,-) 
  g177496/ZN            -       A->ZN  R     INV_X2         4  8.7    13    18     333    (-,-) 
  g110/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    14     347    (-,-) 
  g80/ZN                -       A1->ZN R     NAND3_X1       1  1.9    12    16     364    (-,-) 
  g375/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     377    (-,-) 
  g193670/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     391    (-,-) 
  g187300/ZN            -       A1->ZN F     NAND2_X1       1  1.4     7    12     403    (-,-) 
  reg_next_pc_reg[14]/D -       -      F     DFF_X1         1    -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 6: VIOLATED (-293 ps) Setup Check with Pin alu_out_q_reg[27]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -293                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN   -       CK->QN F     DFF_X1         4 11.1    22    84      84    (-,-) 
  g170289/ZN          -       A->ZN  R     INV_X4        10 22.6    17    29     113    (-,-) 
  g85417/ZN           -       A->ZN  F     INV_X4         3 11.0     7    12     124    (-,-) 
  g84994__7675/ZN     -       A2->ZN R     NAND2_X2       3  8.7    15    22     147    (-,-) 
  g84889__2703/ZN     -       A2->ZN F     NAND2_X2       3  5.0     9    17     164    (-,-) 
  g84601__5266/ZN     -       A1->ZN R     NOR2_X1        1  3.4    23    32     196    (-,-) 
  g193807/ZN          -       A1->ZN F     NAND2_X2       1  6.0    12    20     216    (-,-) 
  g192800/ZN          -       A1->ZN R     NAND2_X4       5 15.1    14    21     237    (-,-) 
  g192804/ZN          -       A1->ZN F     NAND2_X4       2 11.9    10    17     254    (-,-) 
  g180841/ZN          -       A1->ZN R     NAND2_X4       3 11.4    12    18     272    (-,-) 
  g176719/ZN          -       A1->ZN F     NAND2_X4       2  6.3     7    13     285    (-,-) 
  g171969/ZN          -       A1->ZN R     NAND2_X2       1  3.4     9    14     298    (-,-) 
  g171968/ZN          -       A1->ZN F     NAND2_X2       3  6.4    10    16     314    (-,-) 
  g38/ZN              -       B1->ZN R     OAI21_X2       2  3.8    19    28     342    (-,-) 
  g173558/ZN          -       B1->ZN F     OAI21_X1       1  3.5    12    21     364    (-,-) 
  g173554/ZN          -       A2->ZN R     NOR2_X2        1  2.0    12    26     390    (-,-) 
  g173553/ZN          -       A2->ZN F     NAND2_X1       1  1.4     7    14     403    (-,-) 
  alu_out_q_reg[27]/D -       -      F     DFF_X1         1    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------------



Path 7: VIOLATED (-292 ps) Setup Check with Pin reg_next_pc_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -292                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN               -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt191504/ZN                      -       A->ZN  F     INV_X4         2 22.1    10    17      93    (-,-) 
  fopt191505/ZN                      -       A->ZN  R     INV_X8        20 45.5    16    24     117    (-,-) 
  g171148/Z                          -       S->Z   F     MUX2_X1        3  4.6    13    67     183    (-,-) 
  g194045/ZN                         -       A1->ZN R     NAND2_X1       1  3.4    13    21     204    (-,-) 
  g187542/ZN                         -       A1->ZN F     NAND2_X2       2  4.8     9    16     220    (-,-) 
  g187541/ZN                         -       A1->ZN R     NAND2_X2       2  5.3    12    17     237    (-,-) 
  g108/ZN                            -       A1->ZN F     NAND2_X2       2  7.6    11    18     255    (-,-) 
  g173573/ZN                         -       A1->ZN R     NOR2_X4        5  8.7    18    26     282    (-,-) 
  add_1564_33_Y_add_1555_32_g1070/ZN -       A1->ZN R     AND2_X1        1  2.0     9    35     316    (-,-) 
  add_1564_33_Y_add_1555_32_g1001/ZN -       A->ZN  F     OAI21_X1       1  1.8    10    18     334    (-,-) 
  add_1564_33_Y_add_1555_32_g995/ZN  -       A->ZN  R     INV_X1         2  3.7    11    18     352    (-,-) 
  g187597/ZN                         -       A2->ZN F     NAND3_X1       1  1.8    14    21     373    (-,-) 
  g275/ZN                            -       A->ZN  R     INV_X1         1  2.0     9    16     390    (-,-) 
  g274/ZN                            -       B1->ZN F     OAI21_X1       1  1.4     9    13     402    (-,-) 
  reg_next_pc_reg[29]/D              -       -      F     DFFS_X1        1    -     -     0     402    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-291 ps) Setup Check with Pin reg_next_pc_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN         -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN         -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN         -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  g188616/ZN            -       A2->ZN F     NAND2_X1       2  5.0    13    22     187    (-,-) 
  g172347/ZN            -       A1->ZN R     NAND3_X1       4  8.0    26    33     220    (-,-) 
  g172344/ZN            -       A2->ZN F     NAND2_X2       2  6.6    11    21     241    (-,-) 
  g173098/ZN            -       A2->ZN R     NOR2_X2        2  8.3    27    42     283    (-,-) 
  g173679/ZN            -       A2->ZN F     NAND2_X4       7 15.7    12    23     306    (-,-) 
  g187608/ZN            -       A2->ZN R     NOR2_X2        1  2.0    13    26     332    (-,-) 
  g187565/ZN            -       A2->ZN F     NAND2_X1       2  3.4    10    18     350    (-,-) 
  g187605/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    15     365    (-,-) 
  g193677/ZN            -       A1->ZN F     NAND2_X1       1  1.9     7    13     378    (-,-) 
  g187249/ZN            -       B2->ZN R     OAI21_X1       1  1.5    18    30     408    (-,-) 
  reg_next_pc_reg[31]/D -       -      R     DFFS_X1        1    -     -     0     408    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 9: VIOLATED (-291 ps) Setup Check with Pin reg_op1_reg[23]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -291                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g180312/ZN          -       A3->ZN R     NAND3_X2       2  7.9    17    26     148    (-,-) 
  g166071/Z           -       A->Z   R     BUF_X1         1  6.3    17    36     184    (-,-) 
  g164959/ZN          -       A1->ZN F     NAND2_X4       4 16.4    12    21     205    (-,-) 
  g164720/ZN          -       A1->ZN R     NAND2_X4       3 11.5    12    19     224    (-,-) 
  g163069/ZN          -       A2->ZN F     NAND4_X4       8 20.6    27    42     266    (-,-) 
  g161794/ZN          -       A1->ZN R     NAND2_X2       7 13.8    22    36     303    (-,-) 
  g161262/ZN          -       A->ZN  F     INV_X4        26 43.5    14    25     328    (-,-) 
  g160986/ZN          -       A2->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g190380/ZN          -       A->ZN  F     OAI21_X1       1  1.8    12    19     367    (-,-) 
  g159951/ZN          -       A->ZN  R     INV_X1         1  1.9     8    15     382    (-,-) 
  g181330/ZN          -       A2->ZN F     NAND3_X1       1  1.4    10    19     400    (-,-) 
  reg_op1_reg[23]/D   -       -      F     DFF_X1         1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------



Path 10: VIOLATED (-291 ps) Setup Check with Pin reg_next_pc_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN  -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN         -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN         -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187819/ZN            -       A1->ZN R     NAND2_X1       1  3.8    14    20     138    (-,-) 
  g172563/ZN            -       A2->ZN F     NAND2_X2       2  4.3     8    16     154    (-,-) 
  g186858/ZN            -       A2->ZN R     NAND2_X2       2  6.6    13    20     174    (-,-) 
  g186846/ZN            -       A1->ZN F     NAND2_X2       2  3.5     8    14     188    (-,-) 
  g186845/ZN            -       A1->ZN R     NAND2_X1       2  5.3    17    23     211    (-,-) 
  g186856/ZN            -       A->ZN  F     OAI21_X2       1  3.2     9    20     231    (-,-) 
  fopt170611/ZN         -       A->ZN  R     INV_X2         1  6.5    10    17     248    (-,-) 
  g187489/ZN            -       A2->ZN F     NAND2_X4       3 12.3     9    17     265    (-,-) 
  g187566/ZN            -       A->ZN  R     AOI21_X4       2  8.4    24    42     306    (-,-) 
  g88/ZN                -       A2->ZN F     NAND2_X4      10 17.4    12    23     330    (-,-) 
  g187758/ZN            -       A1->ZN R     NAND2_X1       2  5.1    17    24     354    (-,-) 
  g187756/ZN            -       B1->ZN F     AOI21_X2       1  1.8    10    14     368    (-,-) 
  g193680/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    15     384    (-,-) 
  g173121/ZN            -       A1->ZN F     NAND3_X1       1  1.4    10    17     400    (-,-) 
  reg_next_pc_reg[22]/D -       -      F     DFF_X1         1    -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 11: VIOLATED (-291 ps) Setup Check with Pin reg_op1_reg[24]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -291                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g180312/ZN          -       A3->ZN R     NAND3_X2       2  7.9    17    26     148    (-,-) 
  g166071/Z           -       A->Z   R     BUF_X1         1  6.3    17    36     184    (-,-) 
  g164959/ZN          -       A1->ZN F     NAND2_X4       4 16.4    12    21     205    (-,-) 
  g164720/ZN          -       A1->ZN R     NAND2_X4       3 11.5    12    19     224    (-,-) 
  g163069/ZN          -       A2->ZN F     NAND4_X4       8 20.6    27    42     266    (-,-) 
  g161794/ZN          -       A1->ZN R     NAND2_X2       7 13.8    22    36     303    (-,-) 
  g161262/ZN          -       A->ZN  F     INV_X4        26 43.5    14    25     328    (-,-) 
  g160987/ZN          -       A2->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g190385/ZN          -       A->ZN  F     OAI21_X1       1  1.8    12    19     367    (-,-) 
  g159952/ZN          -       A->ZN  R     INV_X1         1  1.9     8    15     382    (-,-) 
  g173730/ZN          -       A2->ZN F     NAND3_X1       1  1.4    10    19     400    (-,-) 
  reg_op1_reg[24]/D   -       -      F     DFF_X1         1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------



Path 12: VIOLATED (-291 ps) Setup Check with Pin reg_next_pc_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -291                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN               -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN                      -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN                      -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187823/ZN                         -       A->ZN  R     INV_X4         3  7.2     8    13     131    (-,-) 
  g172144/ZN                         -       A1->ZN F     NAND2_X1       1  3.2     9    15     146    (-,-) 
  g172143/ZN                         -       A1->ZN R     NAND2_X2       2  4.4    11    16     162    (-,-) 
  g173071/ZN                         -       A1->ZN F     NAND2_X2       3  5.3     9    15     178    (-,-) 
  g463/ZN                            -       A1->ZN R     NAND2_X1       2  5.4    18    24     201    (-,-) 
  g186876/ZN                         -       A2->ZN F     NAND3_X2       1  6.0    14    27     228    (-,-) 
  g75/ZN                             -       A1->ZN R     NAND2_X4       2  8.2    10    18     246    (-,-) 
  g187743/ZN                         -       A1->ZN F     NAND2_X4       1  6.0     7    12     258    (-,-) 
  g187764/ZN                         -       A1->ZN R     NAND2_X4       2 10.1    11    15     274    (-,-) 
  fopt187766/ZN                      -       A->ZN  F     INV_X2         2  3.5     5     8     282    (-,-) 
  g51_0/ZN                           -       A1->ZN R     NAND2_X1       2  5.4    18    21     303    (-,-) 
  g172124/ZN                         -       A->ZN  F     INV_X2         2  5.5     7    12     315    (-,-) 
  g177496/ZN                         -       A->ZN  R     INV_X2         4  8.7    13    18     333    (-,-) 
  add_1564_33_Y_add_1555_32_g1010/ZN -       A1->ZN F     NAND2_X1       2  3.4    10    18     351    (-,-) 
  g159/ZN                            -       A1->ZN R     NAND2_X1       1  1.9    10    16     366    (-,-) 
  g156/ZN                            -       A->ZN  F     OAI211_X1      1  1.8    14    27     393    (-,-) 
  g164568/ZN                         -       A1->ZN R     NAND2_X1       1  1.4    10    16     409    (-,-) 
  reg_next_pc_reg[11]/D              -       -      R     DFF_X1         1    -     -     0     409    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-290 ps) Setup Check with Pin alu_out_q_reg[31]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=    -290                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[16]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[16]/QN  -       CK->QN F     DFF_X1         6 14.6    25    90      90    (-,-) 
  g224/ZN             -       A->ZN  R     INV_X4        11 17.6    15    28     117    (-,-) 
  g85256__192215/ZN   -       A1->ZN F     NAND2_X1       4  6.4    15    25     142    (-,-) 
  g192218/ZN          -       B2->ZN R     OAI21_X1       3  4.7    32    49     192    (-,-) 
  g192220/ZN          -       A1->ZN F     NAND2_X1       1  3.2    14    22     214    (-,-) 
  g398/ZN             -       A1->ZN R     NAND2_X2       4  7.3    14    22     236    (-,-) 
  g178931/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    18     253    (-,-) 
  g34/ZN              -       A1->ZN R     NAND2_X2       6 11.0    18    24     278    (-,-) 
  g178928/ZN          -       A->ZN  F     INV_X1         1  1.7     6     9     287    (-,-) 
  g2/ZN               -       C1->ZN R     OAI221_X1      1  2.0    37    30     317    (-,-) 
  g188008/ZN          -       A->ZN  F     INV_X1         2  3.6    12    15     333    (-,-) 
  g83989__7114/ZN     -       A1->ZN R     NAND3_X1       1  1.9    12    18     350    (-,-) 
  g83985__8757/ZN     -       A2->ZN F     NAND3_X1       1  1.8    11    21     372    (-,-) 
  g83948__9682/ZN     -       A1->ZN R     NAND2_X1       1  2.0    10    16     388    (-,-) 
  g83935__1840/ZN     -       A2->ZN F     NAND2_X1       1  1.4     7    13     401    (-,-) 
  alu_out_q_reg[31]/D -       -      F     DFF_X1         1    -     -     0     401    (-,-) 
#---------------------------------------------------------------------------------------------



Path 14: VIOLATED (-290 ps) Setup Check with Pin reg_op1_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -290                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187581/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     288    (-,-) 
  add_1864_26_g175729/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    18     306    (-,-) 
  add_1864_26_g2486/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    14     320    (-,-) 
  add_1864_26_g2478/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    37     358    (-,-) 
  g159960/ZN             -       B1->ZN R     AOI21_X1       1  1.9    22    27     385    (-,-) 
  g159798/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     400    (-,-) 
  reg_op1_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     400    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-290 ps) Setup Check with Pin alu_out_q_reg[29]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -290                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[9]/Q    -       CK->Q  F     DFF_X1         6 10.0    14    91      91    (-,-) 
  g85241__189254/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    24     116    (-,-) 
  g85077/ZN           -       A->ZN  F     INV_X1         1  3.2     7    11     127    (-,-) 
  g172195/ZN          -       A->ZN  R     AOI21_X2       2  3.9    22    39     166    (-,-) 
  g84430__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    17     184    (-,-) 
  g84374__5703/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     199    (-,-) 
  g84337__186506/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    26     225    (-,-) 
  g173532/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    29     254    (-,-) 
  g189172/ZN          -       A2->ZN F     NAND2_X4      11 20.2    13    24     278    (-,-) 
  g173/ZN             -       A1->ZN R     NOR2_X1        1  1.9    16    26     304    (-,-) 
  g189582/ZN          -       A1->ZN F     NAND2_X1       1  1.9     9    16     320    (-,-) 
  g189581/ZN          -       A1->ZN R     NAND3_X1       1  2.5    14    18     337    (-,-) 
  g163537/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    40     377    (-,-) 
  g163244/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     392    (-,-) 
  g161526/ZN          -       A2->ZN R     NAND2_X1       1  1.4     9    16     408    (-,-) 
  alu_out_q_reg[29]/D -       -      R     DFF_X1         1    -     -     0     408    (-,-) 
#---------------------------------------------------------------------------------------------



Path 16: VIOLATED (-290 ps) Setup Check with Pin reg_next_pc_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -290                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN  -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN         -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN         -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187819/ZN            -       A1->ZN R     NAND2_X1       1  3.8    14    20     138    (-,-) 
  g172563/ZN            -       A2->ZN F     NAND2_X2       2  4.3     8    16     154    (-,-) 
  g186858/ZN            -       A2->ZN R     NAND2_X2       2  6.6    13    20     174    (-,-) 
  g186846/ZN            -       A1->ZN F     NAND2_X2       2  3.5     8    14     188    (-,-) 
  g186845/ZN            -       A1->ZN R     NAND2_X1       2  5.3    17    23     211    (-,-) 
  g186856/ZN            -       A->ZN  F     OAI21_X2       1  3.2     9    20     231    (-,-) 
  fopt170611/ZN         -       A->ZN  R     INV_X2         1  6.5    10    17     248    (-,-) 
  g187489/ZN            -       A2->ZN F     NAND2_X4       3 12.3     9    17     265    (-,-) 
  g187566/ZN            -       A->ZN  R     AOI21_X4       2  8.4    24    42     306    (-,-) 
  g88/ZN                -       A2->ZN F     NAND2_X4      10 17.4    12    23     330    (-,-) 
  g37/ZN                -       A1->ZN R     NAND2_X1       2  3.8    14    21     351    (-,-) 
  g187331/ZN            -       A->ZN  F     INV_X1         1  3.0     6    11     362    (-,-) 
  g193668/ZN            -       B1->ZN R     OAI21_X2       1  2.0    15    22     384    (-,-) 
  g35/ZN                -       B1->ZN F     OAI21_X1       1  1.4    11    15     399    (-,-) 
  reg_next_pc_reg[23]/D -       -      F     DFFS_X1        1    -     -     0     399    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 17: VIOLATED (-290 ps) Setup Check with Pin reg_next_pc_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -290                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q               -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                        -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN                     -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN                     -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN                        -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g190141/ZN                        -       A2->ZN F     NAND2_X1       2  5.0    12    21     182    (-,-) 
  g190140/ZN                        -       A1->ZN R     NAND2_X2       2  3.8    10    17     198    (-,-) 
  g190144/ZN                        -       A1->ZN F     NAND2_X1       1  3.2    10    16     215    (-,-) 
  g187166/ZN                        -       A->ZN  R     INV_X2         2  5.3     9    16     230    (-,-) 
  g173636/ZN                        -       A1->ZN F     NAND2_X2       1  5.9     9    15     246    (-,-) 
  g187762/ZN                        -       A2->ZN R     NAND2_X4       3 10.0    11    19     265    (-,-) 
  g186820/ZN                        -       A1->ZN F     NAND2_X4       2  9.6     9    15     279    (-,-) 
  g187496/ZN                        -       A1->ZN R     NAND3_X4       2  8.1    13    17     296    (-,-) 
  g189690/ZN                        -       A1->ZN F     NAND2_X4       8 13.4    10    18     314    (-,-) 
  g186943/ZN                        -       B1->ZN R     OAI21_X1       1  2.0    20    29     343    (-,-) 
  add_1564_33_Y_add_1555_32_g980/ZN -       A->ZN  F     INV_X1         2  3.5     8    13     356    (-,-) 
  g187630/ZN                        -       A2->ZN R     NAND3_X1       1  2.0    13    18     374    (-,-) 
  g187629/ZN                        -       A->ZN  F     INV_X1         1  1.8     5     8     383    (-,-) 
  g187626/ZN                        -       B1->ZN R     OAI21_X1       1  1.4    17    24     406    (-,-) 
  reg_next_pc_reg[26]/D             -       -      R     DFF_X1         1    -     -     0     406    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-290 ps) Setup Check with Pin reg_next_pc_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -290                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN         -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN         -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN            -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g190141/ZN            -       A2->ZN F     NAND2_X1       2  5.0    12    21     182    (-,-) 
  g190140/ZN            -       A1->ZN R     NAND2_X2       2  3.8    10    17     198    (-,-) 
  g190144/ZN            -       A1->ZN F     NAND2_X1       1  3.2    10    16     215    (-,-) 
  g187166/ZN            -       A->ZN  R     INV_X2         2  5.3     9    16     230    (-,-) 
  g173636/ZN            -       A1->ZN F     NAND2_X2       1  5.9     9    15     246    (-,-) 
  g187762/ZN            -       A2->ZN R     NAND2_X4       3 10.0    11    19     265    (-,-) 
  g186820/ZN            -       A1->ZN F     NAND2_X4       2  9.6     9    15     279    (-,-) 
  g187496/ZN            -       A1->ZN R     NAND3_X4       2  8.1    13    17     296    (-,-) 
  g189690/ZN            -       A1->ZN F     NAND2_X4       8 13.4    10    18     314    (-,-) 
  g319/ZN               -       B1->ZN R     OAI21_X1       1  2.0    20    29     343    (-,-) 
  g318/ZN               -       A->ZN  F     INV_X1         2  3.5     8    13     356    (-,-) 
  g187875/ZN            -       A2->ZN R     NAND3_X1       1  2.0    13    18     374    (-,-) 
  g187874/ZN            -       A->ZN  F     INV_X1         1  1.8     5     8     383    (-,-) 
  g216/ZN               -       B1->ZN R     OAI21_X1       1  1.4    17    24     406    (-,-) 
  reg_next_pc_reg[25]/D -       -      R     DFF_X1         1    -     -     0     406    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 19: VIOLATED (-290 ps) Setup Check with Pin reg_next_pc_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -290                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q               -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                        -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN                     -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN                     -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN                        -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g190141/ZN                        -       A2->ZN F     NAND2_X1       2  5.0    12    21     182    (-,-) 
  g190140/ZN                        -       A1->ZN R     NAND2_X2       2  3.8    10    17     198    (-,-) 
  g190144/ZN                        -       A1->ZN F     NAND2_X1       1  3.2    10    16     215    (-,-) 
  g187166/ZN                        -       A->ZN  R     INV_X2         2  5.3     9    16     230    (-,-) 
  g173636/ZN                        -       A1->ZN F     NAND2_X2       1  5.9     9    15     246    (-,-) 
  g187762/ZN                        -       A2->ZN R     NAND2_X4       3 10.0    11    19     265    (-,-) 
  g186820/ZN                        -       A1->ZN F     NAND2_X4       2  9.6     9    15     279    (-,-) 
  g187496/ZN                        -       A1->ZN R     NAND3_X4       2  8.1    13    17     296    (-,-) 
  g189690/ZN                        -       A1->ZN F     NAND2_X4       8 13.4    10    18     314    (-,-) 
  add_1564_33_Y_add_1555_32_g996/ZN -       B1->ZN R     OAI21_X1       1  2.0    20    29     343    (-,-) 
  add_1564_33_Y_add_1555_32_g991/ZN -       A->ZN  F     INV_X1         2  3.5     8    13     356    (-,-) 
  g187641/ZN                        -       A2->ZN R     NAND3_X1       1  2.0    13    18     374    (-,-) 
  g187640/ZN                        -       A->ZN  F     INV_X1         1  1.8     5     8     382    (-,-) 
  g177/ZN                           -       B1->ZN R     OAI21_X1       1  1.4    17    24     406    (-,-) 
  reg_next_pc_reg[28]/D             -       -      R     DFF_X1         1    -     -     0     406    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-290 ps) Setup Check with Pin reg_next_pc_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -290                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                         -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN                      -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN                      -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN                         -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g190141/ZN                         -       A2->ZN F     NAND2_X1       2  5.0    12    21     182    (-,-) 
  g190140/ZN                         -       A1->ZN R     NAND2_X2       2  3.8    10    17     198    (-,-) 
  g190144/ZN                         -       A1->ZN F     NAND2_X1       1  3.2    10    16     215    (-,-) 
  g187166/ZN                         -       A->ZN  R     INV_X2         2  5.3     9    16     230    (-,-) 
  g173636/ZN                         -       A1->ZN F     NAND2_X2       1  5.9     9    15     246    (-,-) 
  g187762/ZN                         -       A2->ZN R     NAND2_X4       3 10.0    11    19     265    (-,-) 
  g186820/ZN                         -       A1->ZN F     NAND2_X4       2  9.6     9    15     279    (-,-) 
  g187496/ZN                         -       A1->ZN R     NAND3_X4       2  8.1    13    17     296    (-,-) 
  g189690/ZN                         -       A1->ZN F     NAND2_X4       8 13.4    10    18     314    (-,-) 
  add_1564_33_Y_add_1555_32_g1000/ZN -       B1->ZN R     OAI21_X1       1  2.0    20    29     343    (-,-) 
  add_1564_33_Y_add_1555_32_g994/ZN  -       A->ZN  F     INV_X1         2  3.5     8    13     356    (-,-) 
  g162/ZN                            -       A2->ZN R     NAND3_X1       1  2.0    13    18     374    (-,-) 
  g187635/ZN                         -       A->ZN  F     INV_X1         1  1.8     5     8     382    (-,-) 
  g187633/ZN                         -       B1->ZN R     OAI21_X1       1  1.4    17    24     406    (-,-) 
  reg_next_pc_reg[27]/D              -       -      R     DFF_X1         1    -     -     0     406    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-289 ps) Setup Check with Pin reg_next_pc_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -289                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q               -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                        -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN                     -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN                     -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN                     -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  g57/ZN                            -       A1->ZN F     NAND2_X2       1  6.0    10    17     182    (-,-) 
  g194013/ZN                        -       A1->ZN R     NAND2_X4       3  8.9    11    17     199    (-,-) 
  g194017/ZN                        -       A1->ZN F     NAND2_X2       3  5.2     9    15     214    (-,-) 
  g194018/ZN                        -       B1->ZN R     OAI21_X2       2  8.4    30    40     254    (-,-) 
  g187446/ZN                        -       A2->ZN F     NAND2_X4       1  6.0     8    17     271    (-,-) 
  g187490/ZN                        -       A1->ZN R     NAND2_X4       5 16.9    15    20     291    (-,-) 
  g187566/ZN                        -       B1->ZN F     AOI21_X4       2  7.6     9    16     308    (-,-) 
  g88/ZN                            -       A2->ZN R     NAND2_X4      10 18.4    16    24     332    (-,-) 
  add_1564_33_Y_add_1555_32_g968/ZN -       A1->ZN F     NAND2_X1       2  3.3    10    19     350    (-,-) 
  g172175/ZN                        -       B1->ZN R     AOI21_X1       1  1.9    22    28     378    (-,-) 
  g193732/ZN                        -       A1->ZN F     NAND2_X1       1  1.8    10    16     394    (-,-) 
  g187752/ZN                        -       A1->ZN R     NAND2_X1       1  1.4     9    14     408    (-,-) 
  reg_next_pc_reg[21]/D             -       -      R     DFF_X1         1    -     -     0     408    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-289 ps) Setup Check with Pin reg_op1_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -289                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187523/ZN             -       A1->ZN F     NAND2_X4       4 11.0    10    18     279    (-,-) 
  g187522/ZN             -       A->ZN  R     INV_X4        11 21.1    15    22     301    (-,-) 
  g187517/ZN             -       B1->ZN F     OAI21_X1       1  2.4    11    17     318    (-,-) 
  add_1864_26_g2467/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    38     356    (-,-) 
  g159975/ZN             -       B1->ZN R     AOI21_X1       1  1.9    22    27     384    (-,-) 
  g159793/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     399    (-,-) 
  reg_op1_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     399    (-,-) 
#------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-289 ps) Setup Check with Pin reg_op1_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -289                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g180312/ZN          -       A3->ZN R     NAND3_X2       2  7.9    17    26     148    (-,-) 
  g166071/Z           -       A->Z   R     BUF_X1         1  6.3    17    36     184    (-,-) 
  g164959/ZN          -       A1->ZN F     NAND2_X4       4 16.4    12    21     205    (-,-) 
  g164720/ZN          -       A1->ZN R     NAND2_X4       3 11.5    12    19     224    (-,-) 
  g163069/ZN          -       A2->ZN F     NAND4_X4       8 20.6    27    42     266    (-,-) 
  g161794/ZN          -       A1->ZN R     NAND2_X2       7 13.8    22    36     303    (-,-) 
  g161262/ZN          -       A->ZN  F     INV_X4        26 43.5    14    25     328    (-,-) 
  g160981/ZN          -       A1->ZN R     NAND2_X1       1  2.0    11    18     346    (-,-) 
  g190383/ZN          -       A->ZN  F     OAI21_X1       1  1.8    12    19     365    (-,-) 
  g159947/ZN          -       A->ZN  R     INV_X1         1  1.9     8    15     380    (-,-) 
  g173738/ZN          -       A2->ZN F     NAND3_X1       1  1.4    10    19     398    (-,-) 
  reg_op1_reg[18]/D   -       -      F     DFF_X1         1    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------------



Path 24: VIOLATED (-289 ps) Setup Check with Pin alu_out_q_reg[30]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -289                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[16]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[16]/QN  -       CK->QN F     DFF_X1         6 14.6    25    90      90    (-,-) 
  g224/ZN             -       A->ZN  R     INV_X4        11 17.6    15    28     117    (-,-) 
  g85053__1786/ZN     -       A1->ZN F     NAND2_X1       3  6.4    15    25     142    (-,-) 
  g186659/ZN          -       B2->ZN R     OAI21_X2       3  7.0    27    43     186    (-,-) 
  g172543/ZN          -       B1->ZN F     AOI21_X2       2  4.9    12    20     206    (-,-) 
  g172542/ZN          -       A->ZN  R     INV_X2         3  7.0    11    19     225    (-,-) 
  g173857/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    17     241    (-,-) 
  g173856/ZN          -       A1->ZN R     NAND2_X2       2  7.1    14    20     261    (-,-) 
  g173855/ZN          -       A->ZN  F     INV_X2         3  7.9     7    13     274    (-,-) 
  g172928/ZN          -       B1->ZN R     OAI21_X2       2  3.8    19    27     301    (-,-) 
  g172927/ZN          -       B1->ZN F     AOI21_X1       1  1.8    11    17     318    (-,-) 
  g84098__4547/ZN     -       A1->ZN R     NAND2_X1       2  3.8    14    21     339    (-,-) 
  g84074/ZN           -       A->ZN  F     INV_X1         1  1.7     5     8     347    (-,-) 
  g84000__193126/ZN   -       B1->ZN R     AOI21_X1       1  1.9    22    26     372    (-,-) 
  g83984__7118/ZN     -       A1->ZN F     NAND2_X1       1  1.8    10    16     389    (-,-) 
  g83943__8780/ZN     -       A2->ZN R     NAND3_X1       1  1.4    11    18     406    (-,-) 
  alu_out_q_reg[30]/D -       -      R     DFF_X1         1    -     -     0     406    (-,-) 
#---------------------------------------------------------------------------------------------



Path 25: VIOLATED (-288 ps) Setup Check with Pin reg_next_pc_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -288                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84779__174099/ZN    -       A1->ZN R     NAND2_X1       2  5.5    18    24     174    (-,-) 
  g186877/ZN           -       A2->ZN F     NAND3_X2       3  6.6    15    28     202    (-,-) 
  g186876/ZN           -       A1->ZN R     NAND3_X2       1  6.3    15    23     225    (-,-) 
  g75/ZN               -       A1->ZN F     NAND2_X4       2  7.7     8    15     240    (-,-) 
  g187743/ZN           -       A1->ZN R     NAND2_X4       1  6.3     9    14     254    (-,-) 
  g187764/ZN           -       A1->ZN F     NAND2_X4       2  9.1     8    14     268    (-,-) 
  fopt32/ZN            -       A->ZN  R     INV_X4         1  6.3     7    12     280    (-,-) 
  g187886/ZN           -       A1->ZN F     NAND2_X4       2  7.7     7    12     292    (-,-) 
  fopt105/ZN           -       A->ZN  R     INV_X1         2  5.5    15    21     313    (-,-) 
  fopt104/ZN           -       A->ZN  F     INV_X2         3  6.4     7    12     325    (-,-) 
  g187889/ZN           -       B1->ZN R     AOI21_X2       2  3.8    22    26     351    (-,-) 
  g187561/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    16     367    (-,-) 
  g193731/ZN           -       A2->ZN R     NAND3_X1       1  1.9    12    19     386    (-,-) 
  g164566/ZN           -       A1->ZN F     NAND2_X1       1  1.4     8    13     399    (-,-) 
  reg_next_pc_reg[9]/D -       -      F     DFFS_X1        1    -     -     0     399    (-,-) 
#----------------------------------------------------------------------------------------------



Path 26: VIOLATED (-288 ps) Setup Check with Pin reg_op1_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -288                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187581/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     288    (-,-) 
  add_1864_26_g186164/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    18     306    (-,-) 
  add_1864_26_g186163/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    14     320    (-,-) 
  add_1864_26_g186162/ZN -       A->ZN  F     XNOR2_X1       1  3.0    12    40     360    (-,-) 
  g159983/ZN             -       B1->ZN R     AOI21_X2       1  1.9    18    24     384    (-,-) 
  g159801/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     398    (-,-) 
  reg_op1_reg[29]/D      -       -      F     DFF_X1         1    -     -     0     398    (-,-) 
#------------------------------------------------------------------------------------------------



Path 27: VIOLATED (-288 ps) Setup Check with Pin reg_next_pc_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=    -288                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN         -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN         -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84779__174099/ZN     -       A1->ZN R     NAND2_X1       2  5.5    18    24     174    (-,-) 
  g186877/ZN            -       A2->ZN F     NAND3_X2       3  6.6    15    28     202    (-,-) 
  g186876/ZN            -       A1->ZN R     NAND3_X2       1  6.3    15    23     225    (-,-) 
  g75/ZN                -       A1->ZN F     NAND2_X4       2  7.7     8    15     240    (-,-) 
  g187743/ZN            -       A1->ZN R     NAND2_X4       1  6.3     9    14     254    (-,-) 
  g187764/ZN            -       A1->ZN F     NAND2_X4       2  9.1     8    14     268    (-,-) 
  fopt187766/ZN         -       A->ZN  R     INV_X2         2  3.7     7    13     280    (-,-) 
  g45_0/ZN              -       A1->ZN F     NAND2_X1       1  1.8     7    12     292    (-,-) 
  g187894/ZN            -       A1->ZN R     NAND2_X1       1  3.4    13    18     310    (-,-) 
  g187492/ZN            -       A1->ZN F     NAND2_X2       3  4.4     9    15     325    (-,-) 
  g187462/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    15     340    (-,-) 
  g187078/ZN            -       A1->ZN F     NAND2_X1       1  1.7     7    13     353    (-,-) 
  g151/ZN               -       A1->ZN R     NOR2_X1        1  3.6    24    32     385    (-,-) 
  g173031/ZN            -       A1->ZN F     NOR2_X2        1  1.8     8     9     394    (-,-) 
  g192840/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    13     407    (-,-) 
  reg_next_pc_reg[19]/D -       -      R     DFF_X1         1    -     -     0     407    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 28: VIOLATED (-288 ps) Setup Check with Pin reg_op1_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -288                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187581/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     288    (-,-) 
  add_1864_26_g175731/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    18     306    (-,-) 
  add_1864_26_g2485/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    14     320    (-,-) 
  add_1864_26_g2481/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    12    40     360    (-,-) 
  g159981/ZN             -       B1->ZN R     AOI21_X2       1  1.9    18    24     384    (-,-) 
  g159799/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     398    (-,-) 
  reg_op1_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     398    (-,-) 
#------------------------------------------------------------------------------------------------



Path 29: VIOLATED (-287 ps) Setup Check with Pin reg_op1_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -287                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187523/ZN             -       A1->ZN F     NAND2_X4       4 11.0    10    18     279    (-,-) 
  g187522/ZN             -       A->ZN  R     INV_X4        11 21.1    15    22     301    (-,-) 
  add_1864_26_g2489/ZN   -       B1->ZN F     OAI21_X1       1  2.4    11    17     318    (-,-) 
  add_1864_26_g2472/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    12    41     359    (-,-) 
  g159976/ZN             -       B1->ZN R     AOI21_X2       1  1.9    18    24     383    (-,-) 
  g159794/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     397    (-,-) 
  reg_op1_reg[22]/D      -       -      F     DFF_X1         1    -     -     0     397    (-,-) 
#------------------------------------------------------------------------------------------------



Path 30: VIOLATED (-287 ps) Setup Check with Pin reg_op1_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -287                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187523/ZN             -       A1->ZN F     NAND2_X4       4 11.0    10    18     279    (-,-) 
  g187522/ZN             -       A->ZN  R     INV_X4        11 21.1    15    22     301    (-,-) 
  g173833/ZN             -       B1->ZN F     OAI21_X1       1  2.4    11    17     318    (-,-) 
  add_1864_26_g2475/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    12    41     359    (-,-) 
  g159974/ZN             -       B1->ZN R     AOI21_X2       1  1.9    18    24     383    (-,-) 
  g176393/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     397    (-,-) 
  reg_op1_reg[19]/D      -       -      F     DFF_X1         1    -     -     0     397    (-,-) 
#------------------------------------------------------------------------------------------------



Path 31: VIOLATED (-287 ps) Setup Check with Pin reg_op1_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -287                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187523/ZN             -       A1->ZN F     NAND2_X4       4 11.0    10    18     279    (-,-) 
  g187522/ZN             -       A->ZN  R     INV_X4        11 21.1    15    22     301    (-,-) 
  add_1864_26_g2495/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    17     318    (-,-) 
  add_1864_26_g2477/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    12    41     359    (-,-) 
  g159972/ZN             -       B1->ZN R     AOI21_X2       1  1.9    18    24     383    (-,-) 
  g159790/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     397    (-,-) 
  reg_op1_reg[17]/D      -       -      F     DFF_X1         1    -     -     0     397    (-,-) 
#------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-287 ps) Setup Check with Pin reg_next_pc_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -287                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN         -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN         -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84779__174099/ZN     -       A1->ZN R     NAND2_X1       2  5.5    18    24     174    (-,-) 
  g186877/ZN            -       A2->ZN F     NAND3_X2       3  6.6    15    28     202    (-,-) 
  g186876/ZN            -       A1->ZN R     NAND3_X2       1  6.3    15    23     225    (-,-) 
  g75/ZN                -       A1->ZN F     NAND2_X4       2  7.7     8    15     240    (-,-) 
  g187743/ZN            -       A1->ZN R     NAND2_X4       1  6.3     9    14     254    (-,-) 
  g187764/ZN            -       A1->ZN F     NAND2_X4       2  9.1     8    14     268    (-,-) 
  fopt32/ZN             -       A->ZN  R     INV_X4         1  6.3     7    12     280    (-,-) 
  g187886/ZN            -       A1->ZN F     NAND2_X4       2  7.7     7    12     292    (-,-) 
  fopt105/ZN            -       A->ZN  R     INV_X1         2  5.5    15    21     313    (-,-) 
  fopt104/ZN            -       A->ZN  F     INV_X2         3  6.4     7    12     325    (-,-) 
  g187890/ZN            -       A1->ZN R     NAND2_X1       2  3.6    14    18     343    (-,-) 
  g191754/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     357    (-,-) 
  g193734/ZN            -       A2->ZN R     NAND3_X1       1  2.0    12    18     375    (-,-) 
  g193993/ZN            -       A3->ZN F     NAND3_X1       1  1.4    11    20     396    (-,-) 
  reg_next_pc_reg[15]/D -       -      F     DFFS_X1        1    -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 33: VIOLATED (-286 ps) Setup Check with Pin reg_next_pc_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -286                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN  -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN         -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN         -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187819/ZN            -       A1->ZN R     NAND2_X1       1  3.8    14    20     138    (-,-) 
  g172563/ZN            -       A2->ZN F     NAND2_X2       2  4.3     8    16     154    (-,-) 
  g186858/ZN            -       A2->ZN R     NAND2_X2       2  6.6    13    20     174    (-,-) 
  g186846/ZN            -       A1->ZN F     NAND2_X2       2  3.5     8    14     188    (-,-) 
  g186845/ZN            -       A1->ZN R     NAND2_X1       2  5.3    17    23     211    (-,-) 
  g186856/ZN            -       A->ZN  F     OAI21_X2       1  3.2     9    20     231    (-,-) 
  fopt170611/ZN         -       A->ZN  R     INV_X2         1  6.5    10    17     248    (-,-) 
  g187489/ZN            -       A2->ZN F     NAND2_X4       3 12.3     9    17     265    (-,-) 
  g187566/ZN            -       A->ZN  R     AOI21_X4       2  8.4    24    42     306    (-,-) 
  g88/ZN                -       A2->ZN F     NAND2_X4      10 17.4    12    23     330    (-,-) 
  g193985/ZN            -       A->ZN  F     XNOR2_X1       1  1.8    10    39     369    (-,-) 
  g193733/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    15     384    (-,-) 
  g164574/ZN            -       A1->ZN F     NAND2_X1       1  1.4     8    12     396    (-,-) 
  reg_next_pc_reg[16]/D -       -      F     DFF_X1         1    -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 34: VIOLATED (-286 ps) Setup Check with Pin alu_out_q_reg[26]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=    -286                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFF_X1         3  5.9    17    94      94    (-,-) 
  g85601/ZN           -       A->ZN  F     INV_X1         3  5.2     9    15     109    (-,-) 
  g85244__4547/ZN     -       A2->ZN R     NAND2_X1       4  6.7    21    29     138    (-,-) 
  g84847__1309/ZN     -       A1->ZN R     AND2_X1        1  2.0     9    36     174    (-,-) 
  g172405/ZN          -       A3->ZN F     NAND3_X1       2  3.6    15    26     200    (-,-) 
  g172403/ZN          -       A2->ZN R     NOR2_X1        1  3.8    25    41     241    (-,-) 
  g172402/ZN          -       A2->ZN F     NAND2_X2       1  6.0    10    20     262    (-,-) 
  g189172/ZN          -       A1->ZN R     NAND2_X4      11 22.1    18    25     286    (-,-) 
  g189124/ZN          -       A1->ZN F     NAND3_X1       1  1.8    12    21     307    (-,-) 
  g172075/ZN          -       A1->ZN R     NAND2_X1       3  5.4    18    25     332    (-,-) 
  g164470/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    41     373    (-,-) 
  g163711/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     389    (-,-) 
  g163382/ZN          -       A2->ZN R     NAND2_X1       1  1.4     9    16     405    (-,-) 
  alu_out_q_reg[26]/D -       -      R     DFF_X1         1    -     -     0     405    (-,-) 
#---------------------------------------------------------------------------------------------



Path 35: VIOLATED (-285 ps) Setup Check with Pin alu_out_q_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -285                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[9]/QN   -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g187299/ZN          -       A->ZN  R     INV_X2         7 11.3    16    26      96    (-,-) 
  g192443/ZN          -       A2->ZN F     NAND2_X1       5  8.0    19    29     125    (-,-) 
  g84866__1857/ZN     -       A2->ZN R     NAND2_X1       1  3.4    14    26     151    (-,-) 
  g14/ZN              -       A1->ZN F     NAND2_X2       2  3.5     8    14     165    (-,-) 
  g187310/ZN          -       A1->ZN R     NAND2_X1       1  3.4    13    18     183    (-,-) 
  g187354/ZN          -       A1->ZN F     NAND2_X2       2  4.9     9    16     199    (-,-) 
  g187353/ZN          -       A1->ZN R     NAND2_X2       2  6.9    13    19     218    (-,-) 
  g92/ZN              -       A2->ZN F     NAND3_X2       1  3.2    11    21     240    (-,-) 
  g187351/ZN          -       A->ZN  R     INV_X2         1  6.5    11    18     257    (-,-) 
  g180841/ZN          -       A2->ZN F     NAND2_X4       3 10.6     9    16     274    (-,-) 
  g176719/ZN          -       A1->ZN R     NAND2_X4       2  6.7    10    14     288    (-,-) 
  g173853/ZN          -       A1->ZN F     NAND2_X2       2  4.8     8    14     302    (-,-) 
  g360/ZN             -       B1->ZN R     AOI21_X1       2  3.8    32    36     339    (-,-) 
  g166/ZN             -       B1->ZN F     OAI21_X1       1  3.0    14    22     361    (-,-) 
  g163539/ZN          -       A1->ZN R     NOR2_X2        1  1.9    13    22     383    (-,-) 
  g163383/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    13     396    (-,-) 
  alu_out_q_reg[25]/D -       -      F     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 36: VIOLATED (-285 ps) Setup Check with Pin reg_next_pc_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -285                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN              -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN                     -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN                     -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187823/ZN                        -       A->ZN  R     INV_X4         3  7.2     8    13     131    (-,-) 
  g172144/ZN                        -       A1->ZN F     NAND2_X1       1  3.2     9    15     146    (-,-) 
  g172143/ZN                        -       A1->ZN R     NAND2_X2       2  4.4    11    16     162    (-,-) 
  g173071/ZN                        -       A1->ZN F     NAND2_X2       3  5.3     9    15     178    (-,-) 
  g463/ZN                           -       A1->ZN R     NAND2_X1       2  5.4    18    24     201    (-,-) 
  g186876/ZN                        -       A2->ZN F     NAND3_X2       1  6.0    14    27     228    (-,-) 
  g75/ZN                            -       A1->ZN R     NAND2_X4       2  8.2    10    18     246    (-,-) 
  g187743/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    12     258    (-,-) 
  g187764/ZN                        -       A1->ZN R     NAND2_X4       2 10.1    11    15     274    (-,-) 
  fopt187766/ZN                     -       A->ZN  F     INV_X2         2  3.5     5     8     282    (-,-) 
  g51_0/ZN                          -       A1->ZN R     NAND2_X1       2  5.4    18    21     303    (-,-) 
  g172120/ZN                        -       A1->ZN F     NAND2_X1       1  1.8     9    16     319    (-,-) 
  g178718/ZN                        -       A1->ZN R     NAND2_X1       1  2.5    11    16     335    (-,-) 
  add_1564_33_Y_add_1555_32_g960/ZN -       A->ZN  R     XNOR2_X1       1  1.9    20    39     374    (-,-) 
  g193712/ZN                        -       A1->ZN F     NAND2_X1       1  1.8     9    16     389    (-,-) 
  g164569/ZN                        -       A1->ZN R     NAND2_X1       1  1.4    10    14     403    (-,-) 
  reg_next_pc_reg[12]/D             -       -      R     DFF_X1         1    -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 37: VIOLATED (-284 ps) Setup Check with Pin reg_op1_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      45                  
     Required Time:=     105                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -284                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187516/Z              -       A->Z   F     BUF_X1         4  6.7    10    36     243    (-,-) 
  g193983/ZN             -       C1->ZN R     AOI221_X1      1  2.0    44    49     292    (-,-) 
  add_1864_26_g2517/ZN   -       A2->ZN F     NAND2_X1       1  2.4    12    21     313    (-,-) 
  add_1864_26_g2500/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    39     352    (-,-) 
  g160959/ZN             -       A1->ZN R     NAND2_X1       1  1.8    10    15     367    (-,-) 
  g181416/ZN             -       A1->ZN F     NAND4_X1       1  1.4    15    22     390    (-,-) 
  reg_op1_reg[15]/D      -       -      F     DFF_X2         1    -     -     0     390    (-,-) 
#------------------------------------------------------------------------------------------------



Path 38: VIOLATED (-284 ps) Setup Check with Pin alu_out_q_reg[28]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -284                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[16]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[16]/QN  -       CK->QN R     DFF_X1         6 15.8    40    99      99    (-,-) 
  g224/ZN             -       A->ZN  F     INV_X4        11 16.2    13    17     116    (-,-) 
  g85053__1786/ZN     -       A1->ZN R     NAND2_X1       3  6.6    20    28     144    (-,-) 
  g186659/ZN          -       B2->ZN F     OAI21_X2       3  6.3    13    23     168    (-,-) 
  g172543/ZN          -       B1->ZN R     AOI21_X2       2  5.5    26    33     201    (-,-) 
  g172542/ZN          -       A->ZN  F     INV_X2         3  6.6     9    14     214    (-,-) 
  g173857/ZN          -       A1->ZN R     NAND2_X1       1  3.4    13    19     233    (-,-) 
  g173856/ZN          -       A1->ZN F     NAND2_X2       2  6.1    11    17     250    (-,-) 
  g173855/ZN          -       A->ZN  R     INV_X2         3  9.0    13    21     271    (-,-) 
  g172928/ZN          -       B1->ZN F     OAI21_X2       2  3.4     9    15     286    (-,-) 
  g172930/ZN          -       A->ZN  R     INV_X1         2  3.8    11    18     304    (-,-) 
  g172929/ZN          -       A->ZN  F     OAI21_X1       1  1.7    10    19     323    (-,-) 
  g84055__1857/ZN     -       B1->ZN R     AOI21_X1       1  2.0    23    28     351    (-,-) 
  g84003__1474/ZN     -       A2->ZN F     NAND2_X1       1  1.8     8    17     368    (-,-) 
  g83970__9906/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    14     382    (-,-) 
  g83944__4296/ZN     -       A1->ZN F     NAND2_X1       1  1.4     7    12     394    (-,-) 
  alu_out_q_reg[28]/D -       -      F     DFF_X1         1    -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------------



Path 39: VIOLATED (-284 ps) Setup Check with Pin reg_op1_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -284                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167229/ZN               -       A1->ZN R     NAND2_X2       3 10.4    17    22     193    (-,-) 
  g167009/ZN               -       A->ZN  F     INV_X4        30 50.2    15    26     218    (-,-) 
  g165424/ZN               -       A1->ZN R     NAND2_X1       1  1.8    10    18     236    (-,-) 
  g164271/ZN               -       A1->ZN F     NAND4_X1       1  1.7    16    23     260    (-,-) 
  g163952/ZN               -       A1->ZN R     NOR2_X1        1  1.9    17    27     287    (-,-) 
  g163460/ZN               -       A1->ZN F     NAND2_X1       1  3.5    11    19     306    (-,-) 
  g163358/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     331    (-,-) 
  g190391/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     346    (-,-) 
  g160672/ZN               -       A->ZN  R     INV_X1         1  2.0     9    16     362    (-,-) 
  g159779/ZN               -       A4->ZN F     NAND4_X1       1  1.4    15    29     391    (-,-) 
  reg_op1_reg[20]/D        -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 40: VIOLATED (-283 ps) Setup Check with Pin latched_branch_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) latched_branch_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -283                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[21]/QN   -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g173037/ZN           -       A->ZN  R     INV_X2         8 14.5    19    30     104    (-,-) 
  g119/ZN              -       A->ZN  F     INV_X2         3  8.3     9    14     118    (-,-) 
  g114/ZN              -       A2->ZN R     NAND2_X2       3  5.0    11    19     137    (-,-) 
  g168370/ZN           -       A2->ZN R     AND2_X1        1  2.0     9    33     170    (-,-) 
  g170469/ZN           -       A1->ZN R     AND2_X2        2  3.9     9    30     200    (-,-) 
  g186672/ZN           -       A1->ZN R     AND2_X2        2  7.0    12    34     234    (-,-) 
  g176973/ZN           -       A1->ZN F     NAND3_X2       1  6.5    15    24     258    (-,-) 
  g176972/ZN           -       A1->ZN R     NAND3_X4       2  9.6    14    21     279    (-,-) 
  g1574/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    13     292    (-,-) 
  g172085/ZN           -       A1->ZN R     NAND2_X4       2  9.5    11    15     308    (-,-) 
  g172178/ZN           -       A1->ZN F     NAND2_X4       1  6.0     8    12     320    (-,-) 
  g172177/ZN           -       A1->ZN R     NAND2_X4       2  8.1    10    15     335    (-,-) 
  g265/ZN              -       A1->ZN F     NAND2_X4       1  6.6     7    13     348    (-,-) 
  g189169/ZN           -       A2->ZN R     NOR2_X4        4  7.6    16    28     376    (-,-) 
  g171539/ZN           -       B1->ZN F     OAI21_X1       1  1.4    12    15     391    (-,-) 
  latched_branch_reg/D -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#----------------------------------------------------------------------------------------------



Path 41: VIOLATED (-283 ps) Setup Check with Pin alu_out_q_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -283                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[21]/QN -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g173037/ZN         -       A->ZN  R     INV_X2         8 14.5    19    30     104    (-,-) 
  g119/ZN            -       A->ZN  F     INV_X2         3  8.3     9    14     118    (-,-) 
  g114/ZN            -       A2->ZN R     NAND2_X2       3  5.0    11    19     137    (-,-) 
  g168370/ZN         -       A2->ZN R     AND2_X1        1  2.0     9    33     170    (-,-) 
  g170469/ZN         -       A1->ZN R     AND2_X2        2  3.9     9    30     200    (-,-) 
  g186672/ZN         -       A1->ZN R     AND2_X2        2  7.0    12    34     234    (-,-) 
  g176973/ZN         -       A1->ZN F     NAND3_X2       1  6.5    15    24     258    (-,-) 
  g176972/ZN         -       A1->ZN R     NAND3_X4       2  9.6    14    21     279    (-,-) 
  g1574/ZN           -       A1->ZN F     NAND2_X4       1  6.0     7    13     292    (-,-) 
  g172085/ZN         -       A1->ZN R     NAND2_X4       2  9.5    11    15     308    (-,-) 
  g172178/ZN         -       A1->ZN F     NAND2_X4       1  6.0     8    12     320    (-,-) 
  g172177/ZN         -       A1->ZN R     NAND2_X4       2  8.1    10    15     335    (-,-) 
  g265/ZN            -       A1->ZN F     NAND2_X4       1  6.6     7    13     348    (-,-) 
  g189169/ZN         -       A2->ZN R     NOR2_X4        4  7.6    16    28     376    (-,-) 
  g159719/ZN         -       B1->ZN F     OAI21_X1       1  1.4    12    15     391    (-,-) 
  alu_out_q_reg[0]/D -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#--------------------------------------------------------------------------------------------



Path 42: VIOLATED (-283 ps) Setup Check with Pin alu_out_q_reg[17]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     392                  
             Slack:=    -283                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[9]/Q    -       CK->Q  F     DFF_X1         6 10.0    14    91      91    (-,-) 
  g85241__189254/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    24     116    (-,-) 
  g85077/ZN           -       A->ZN  F     INV_X1         1  3.2     7    11     127    (-,-) 
  g172195/ZN          -       A->ZN  R     AOI21_X2       2  3.9    22    39     166    (-,-) 
  g84430__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    17     184    (-,-) 
  g84374__5703/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     199    (-,-) 
  g84337__186506/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    26     225    (-,-) 
  g173532/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    29     254    (-,-) 
  g189172/ZN          -       A2->ZN F     NAND2_X4      11 20.2    13    24     278    (-,-) 
  g84207/ZN           -       A->ZN  R     INV_X2         1  6.6    11    19     297    (-,-) 
  g84206/ZN           -       A->ZN  F     INV_X4         4 10.4     5    10     307    (-,-) 
  g84101__1309/ZN     -       B1->ZN R     AOI21_X2       2  3.8    23    26     333    (-,-) 
  g84005__9682/ZN     -       B1->ZN F     OAI21_X1       1  1.7    10    17     350    (-,-) 
  g83952__2900/ZN     -       B1->ZN R     AOI21_X1       1  1.9    22    28     378    (-,-) 
  g83940__5019/ZN     -       A1->ZN F     NAND2_X1       1  1.4     9    15     392    (-,-) 
  alu_out_q_reg[17]/D -       -      F     DFF_X1         1    -     -     0     392    (-,-) 
#---------------------------------------------------------------------------------------------



Path 43: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -282                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN  -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN         -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN         -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187823/ZN            -       A->ZN  R     INV_X4         3  7.2     8    13     131    (-,-) 
  g172144/ZN            -       A1->ZN F     NAND2_X1       1  3.2     9    15     146    (-,-) 
  g172143/ZN            -       A1->ZN R     NAND2_X2       2  4.4    11    16     162    (-,-) 
  g173071/ZN            -       A1->ZN F     NAND2_X2       3  5.3     9    15     178    (-,-) 
  g463/ZN               -       A1->ZN R     NAND2_X1       2  5.4    18    24     201    (-,-) 
  g186876/ZN            -       A2->ZN F     NAND3_X2       1  6.0    14    27     228    (-,-) 
  g75/ZN                -       A1->ZN R     NAND2_X4       2  8.2    10    18     246    (-,-) 
  g187743/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     258    (-,-) 
  g187764/ZN            -       A1->ZN R     NAND2_X4       2 10.1    11    15     274    (-,-) 
  fopt187766/ZN         -       A->ZN  F     INV_X2         2  3.5     5     8     282    (-,-) 
  g51_0/ZN              -       A1->ZN R     NAND2_X1       2  5.4    18    21     303    (-,-) 
  g172124/ZN            -       A->ZN  F     INV_X2         2  5.5     7    12     315    (-,-) 
  g177496/ZN            -       A->ZN  R     INV_X2         4  8.7    13    18     333    (-,-) 
  g189336/ZN            -       A1->ZN F     NAND2_X2       2  3.4     8    14     347    (-,-) 
  g189334/ZN            -       B1->ZN R     AOI21_X1       1  2.0    23    27     374    (-,-) 
  g172254/ZN            -       A->ZN  F     INV_X1         1  1.8     7    10     384    (-,-) 
  g178893/ZN            -       A2->ZN R     NAND3_X1       1  1.4    12    16     400    (-,-) 
  reg_next_pc_reg[13]/D -       -      R     DFF_X1         1    -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 44: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -282                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN         -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194026/ZN         -       A->ZN  F     INV_X2         8 17.7    11    17     149    (-,-) 
  fopt194031/ZN         -       A->ZN  R     INV_X4         8 16.4    12    20     169    (-,-) 
  g83965__194035/ZN     -       A1->ZN F     NAND2_X1       1  3.2    12    17     186    (-,-) 
  g172585/ZN            -       A1->ZN R     NAND2_X2       4  9.0    16    23     209    (-,-) 
  g187225/ZN            -       A->ZN  F     INV_X2         1  3.2     6     9     218    (-,-) 
  g191431/ZN            -       A1->ZN R     NAND2_X2       3  7.5    15    18     236    (-,-) 
  g187223/ZN            -       A2->ZN F     NAND2_X2       1  6.6    10    19     255    (-,-) 
  g187222/ZN            -       A2->ZN R     NOR2_X4        4 10.3    19    33     288    (-,-) 
  g187057/ZN            -       A1->ZN F     NAND2_X2       3  7.1    11    20     308    (-,-) 
  g187061/ZN            -       A2->ZN R     NOR2_X2        1  2.0    13    25     333    (-,-) 
  g187457/ZN            -       A2->ZN F     NAND2_X1       2  3.5    10    18     352    (-,-) 
  g193669/ZN            -       A2->ZN R     NAND3_X1       1  1.9    12    19     371    (-,-) 
  g190119/ZN            -       A2->ZN F     NAND3_X1       1  1.4    13    20     391    (-,-) 
  reg_next_pc_reg[30]/D -       -      F     DFFS_X1        1    -     -     0     391    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 45: VIOLATED (-282 ps) Setup Check with Pin mem_do_rinst_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_do_rinst_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[21]/QN -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g173037/ZN         -       A->ZN  R     INV_X2         8 14.5    19    30     104    (-,-) 
  g119/ZN            -       A->ZN  F     INV_X2         3  8.3     9    14     118    (-,-) 
  g114/ZN            -       A2->ZN R     NAND2_X2       3  5.0    11    19     137    (-,-) 
  g168370/ZN         -       A2->ZN R     AND2_X1        1  2.0     9    33     170    (-,-) 
  g170469/ZN         -       A1->ZN R     AND2_X2        2  3.9     9    30     200    (-,-) 
  g186672/ZN         -       A1->ZN R     AND2_X2        2  7.0    12    34     234    (-,-) 
  g176973/ZN         -       A1->ZN F     NAND3_X2       1  6.5    15    24     258    (-,-) 
  g176972/ZN         -       A1->ZN R     NAND3_X4       2  9.6    14    21     279    (-,-) 
  g1574/ZN           -       A1->ZN F     NAND2_X4       1  6.0     7    13     292    (-,-) 
  g172085/ZN         -       A1->ZN R     NAND2_X4       2  9.5    11    15     308    (-,-) 
  g172178/ZN         -       A1->ZN F     NAND2_X4       1  6.0     8    12     320    (-,-) 
  g172177/ZN         -       A1->ZN R     NAND2_X4       2  8.1    10    15     335    (-,-) 
  g265/ZN            -       A1->ZN F     NAND2_X4       1  6.6     7    13     348    (-,-) 
  g189169/ZN         -       A2->ZN R     NOR2_X4        4  7.6    16    28     376    (-,-) 
  g192733/ZN         -       B1->ZN F     OAI21_X1       1  1.4    10    15     391    (-,-) 
  mem_do_rinst_reg/D -       -      F     DFFS_X1        1    -     -     0     391    (-,-) 
#--------------------------------------------------------------------------------------------



Path 46: VIOLATED (-282 ps) Setup Check with Pin latched_store_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) latched_store_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -282                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[21]/QN  -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g173037/ZN          -       A->ZN  R     INV_X2         8 14.5    19    30     104    (-,-) 
  g119/ZN             -       A->ZN  F     INV_X2         3  8.3     9    14     118    (-,-) 
  g114/ZN             -       A2->ZN R     NAND2_X2       3  5.0    11    19     137    (-,-) 
  g168370/ZN          -       A2->ZN R     AND2_X1        1  2.0     9    33     170    (-,-) 
  g170469/ZN          -       A1->ZN R     AND2_X2        2  3.9     9    30     200    (-,-) 
  g186672/ZN          -       A1->ZN R     AND2_X2        2  7.0    12    34     234    (-,-) 
  g176973/ZN          -       A1->ZN F     NAND3_X2       1  6.5    15    24     258    (-,-) 
  g176972/ZN          -       A1->ZN R     NAND3_X4       2  9.6    14    21     279    (-,-) 
  g1574/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    13     292    (-,-) 
  g172085/ZN          -       A1->ZN R     NAND2_X4       2  9.5    11    15     308    (-,-) 
  g172178/ZN          -       A1->ZN F     NAND2_X4       1  6.0     8    12     320    (-,-) 
  g172177/ZN          -       A1->ZN R     NAND2_X4       2  8.1    10    15     335    (-,-) 
  g265/ZN             -       A1->ZN F     NAND2_X4       1  6.6     7    13     348    (-,-) 
  g189169/ZN          -       A2->ZN R     NOR2_X4        4  7.6    16    28     376    (-,-) 
  g170913/ZN          -       B1->ZN F     OAI21_X1       1  1.4     9    15     391    (-,-) 
  latched_store_reg/D -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#---------------------------------------------------------------------------------------------



Path 47: VIOLATED (-281 ps) Setup Check with Pin reg_op1_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -281                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         5  8.1    12    89      89    (-,-) 
  add_1864_26_g193332/ZN -       A2->ZN F     OR2_X2         4  7.6    11    53     142    (-,-) 
  g187508/ZN             -       A->ZN  R     OAI21_X2       2  5.5    23    24     166    (-,-) 
  add_1864_26_g2669/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     176    (-,-) 
  add_1864_26_g2618/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    16     192    (-,-) 
  g187036/ZN             -       A1->ZN F     NAND2_X1       2  2.9    10    15     207    (-,-) 
  g187525/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     223    (-,-) 
  g139/ZN                -       A->ZN  F     INV_X1         1  5.9     8    14     236    (-,-) 
  g192221/ZN             -       A1->ZN R     NOR2_X4        2  8.1    17    24     261    (-,-) 
  g187523/ZN             -       A1->ZN F     NAND2_X4       4 11.0    10    18     279    (-,-) 
  g187522/ZN             -       A->ZN  R     INV_X4        11 21.1    15    22     301    (-,-) 
  add_1864_26_g2501/ZN   -       C1->ZN F     OAI211_X1      1  1.8    14    21     322    (-,-) 
  add_1864_26_g2482/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     339    (-,-) 
  add_1864_26_g2468/ZN   -       A1->ZN F     NAND2_X1       1  1.8     7    13     352    (-,-) 
  g160963/ZN             -       A1->ZN R     NAND2_X1       1  1.8    10    14     366    (-,-) 
  g159781/ZN             -       A1->ZN F     NAND4_X1       1  1.4    15    22     389    (-,-) 
  reg_op1_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     389    (-,-) 
#------------------------------------------------------------------------------------------------



Path 48: VIOLATED (-281 ps) Setup Check with Pin reg_op1_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_sh_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -281                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_sh_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_sh_reg[3]/Q   -       CK->Q  F     DFF_X1         2  6.1    10    86      86    (-,-) 
  g168420/ZN        -       A2->ZN R     NOR2_X2        2  8.2    27    41     127    (-,-) 
  g166064/ZN        -       A1->ZN F     NAND2_X4       7 16.1    14    23     150    (-,-) 
  g165211/ZN        -       A->ZN  R     INV_X1         2  3.9    12    21     171    (-,-) 
  g164965/ZN        -       A1->ZN R     AND2_X2       16 29.7    37    64     234    (-,-) 
  g164737/ZN        -       A->ZN  F     INV_X1        15 23.7    28    47     282    (-,-) 
  g163562/ZN        -       B1->ZN R     OAI221_X1      1  1.9    36    55     337    (-,-) 
  g160988/ZN        -       A1->ZN F     NAND2_X1       1  1.8    13    18     355    (-,-) 
  g190376/ZN        -       A->ZN  R     OAI21_X1       1  2.0    20    23     378    (-,-) 
  g159953/ZN        -       A->ZN  F     INV_X1         1  1.8     7    10     387    (-,-) 
  g159802/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    12     400    (-,-) 
  reg_op1_reg[25]/D -       -      R     DFF_X1         1    -     -     0     400    (-,-) 
#-------------------------------------------------------------------------------------------



Path 49: VIOLATED (-281 ps) Setup Check with Pin reg_op1_reg[28]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -281                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g180312/ZN          -       A3->ZN R     NAND3_X2       2  7.9    17    26     148    (-,-) 
  g166071/Z           -       A->Z   R     BUF_X1         1  6.3    17    36     184    (-,-) 
  g164959/ZN          -       A1->ZN F     NAND2_X4       4 16.4    12    21     205    (-,-) 
  g164720/ZN          -       A1->ZN R     NAND2_X4       3 11.5    12    19     224    (-,-) 
  g163069/ZN          -       A2->ZN F     NAND4_X4       8 20.6    27    42     266    (-,-) 
  g161794/ZN          -       A1->ZN R     NAND2_X2       7 13.8    22    36     303    (-,-) 
  g161262/ZN          -       A->ZN  F     INV_X4        26 43.5    14    25     328    (-,-) 
  g160991/ZN          -       A2->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g182030/ZN          -       A->ZN  F     OAI21_X1       1  1.8     9    19     367    (-,-) 
  g159957/ZN          -       A->ZN  R     INV_X1         1  1.9     8    13     380    (-,-) 
  g159800/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    11     391    (-,-) 
  reg_op1_reg[28]/D   -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#---------------------------------------------------------------------------------------------



Path 50: VIOLATED (-280 ps) Setup Check with Pin reg_op1_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -280                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165383/ZN               -       A1->ZN R     NAND2_X1       1  1.8    10    18     234    (-,-) 
  g164230/ZN               -       A1->ZN F     NAND4_X1       1  1.9    16    24     258    (-,-) 
  g163785/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    33     290    (-,-) 
  g163589/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     310    (-,-) 
  g163355/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     336    (-,-) 
  g190388/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     350    (-,-) 
  g160674/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     365    (-,-) 
  g159768/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     387    (-,-) 
  reg_op1_reg[14]/D        -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 51: VIOLATED (-280 ps) Setup Check with Pin reg_op1_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -280                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165376/ZN               -       A1->ZN R     NAND2_X1       1  1.8    10    18     234    (-,-) 
  g164222/ZN               -       A1->ZN F     NAND4_X1       1  1.9    16    24     258    (-,-) 
  g163691/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    33     290    (-,-) 
  g163587/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     310    (-,-) 
  g163353/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     336    (-,-) 
  g190390/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     350    (-,-) 
  g160675/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     365    (-,-) 
  g180484/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     387    (-,-) 
  reg_op1_reg[13]/D        -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 52: VIOLATED (-280 ps) Setup Check with Pin reg_op1_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -280                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165365/ZN               -       A1->ZN R     NAND2_X1       1  1.8    10    18     234    (-,-) 
  g164205/ZN               -       A1->ZN F     NAND4_X1       1  1.9    16    24     258    (-,-) 
  g163782/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    33     290    (-,-) 
  g163585/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     310    (-,-) 
  g163351/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     336    (-,-) 
  g190399/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     350    (-,-) 
  g160677/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     365    (-,-) 
  g179094/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     387    (-,-) 
  reg_op1_reg[11]/D        -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 53: VIOLATED (-280 ps) Setup Check with Pin reg_op1_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -280                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165578/ZN               -       A1->ZN R     NAND2_X1       1  1.8    10    18     234    (-,-) 
  g164189/ZN               -       A1->ZN F     NAND4_X1       1  1.9    16    24     258    (-,-) 
  g163687/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    33     290    (-,-) 
  g163583/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     310    (-,-) 
  g163349/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     336    (-,-) 
  g190396/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     350    (-,-) 
  g160679/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     365    (-,-) 
  g192441/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     387    (-,-) 
  reg_op1_reg[9]/D         -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 54: VIOLATED (-280 ps) Setup Check with Pin alu_out_q_reg[15]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -280                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  5.0    16    72      72    (-,-) 
  g178/Z              -       A->Z   F     BUF_X4         5 15.5     8    32     104    (-,-) 
  g85633/ZN           -       A->ZN  R     INV_X4         4  8.2     8    13     117    (-,-) 
  g85272__184395/ZN   -       A1->ZN F     NAND2_X2       4 11.7    14    21     138    (-,-) 
  g84627__5703/ZN     -       B2->ZN R     OAI21_X4       3  8.0    20    35     173    (-,-) 
  g84502__176094/ZN   -       A2->ZN F     NAND2_X2       1  6.0    10    19     192    (-,-) 
  g176093/ZN          -       A1->ZN R     NAND2_X4       4 12.6    13    18     211    (-,-) 
  g189120/ZN          -       B1->ZN F     AOI21_X4       1  3.2     8    13     224    (-,-) 
  g189119/ZN          -       A1->ZN R     NAND2_X2       3  7.1    14    19     242    (-,-) 
  g187579/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    18     260    (-,-) 
  g189279/ZN          -       A1->ZN R     NAND2_X2       3  7.1    14    20     280    (-,-) 
  g189277/ZN          -       B1->ZN F     AOI21_X2       2  4.1     9    16     296    (-,-) 
  g164357/ZN          -       B1->ZN R     OAI21_X1       1  2.5    22    31     327    (-,-) 
  g163535/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    42     369    (-,-) 
  g163246/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     384    (-,-) 
  g161527/ZN          -       A1->ZN R     NAND2_X1       1  1.4     9    14     398    (-,-) 
  alu_out_q_reg[15]/D -       -      R     DFF_X1         1    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------------



Path 55: VIOLATED (-279 ps) Setup Check with Pin reg_op1_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=    -279                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165301/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     234    (-,-) 
  g164126/ZN               -       A2->ZN F     NAND4_X1       1  1.7    16    28     261    (-,-) 
  g163771/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    28     289    (-,-) 
  g163574/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     309    (-,-) 
  g163340/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     334    (-,-) 
  g190393/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     349    (-,-) 
  g160670/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     364    (-,-) 
  g192650/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     386    (-,-) 
  reg_op1_reg[1]/D         -       -      F     DFF_X1         1    -     -     0     386    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 56: VIOLATED (-278 ps) Setup Check with Pin reg_op1_reg[3]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -278                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g163841/ZN       -       A1->ZN R     NAND2_X1       3  7.0    21    31     248    (-,-) 
  g190372/ZN       -       A1->ZN F     NAND3_X2       2  7.7    17    29     277    (-,-) 
  g190375/ZN       -       A1->ZN R     NAND2_X4      25 47.2    32    43     320    (-,-) 
  g190378/ZN       -       A->ZN  F     INV_X2         1  6.0    10    13     333    (-,-) 
  g190377/ZN       -       A->ZN  R     INV_X4         5  9.0     9    15     348    (-,-) 
  g190397/ZN       -       B2->ZN F     OAI21_X1       1  1.8     9    16     364    (-,-) 
  g189828/ZN       -       A->ZN  R     INV_X1         1  1.9     8    13     377    (-,-) 
  g192236/ZN       -       A1->ZN F     NAND2_X1       1  1.4     8    11     389    (-,-) 
  reg_op1_reg[3]/D -       -      F     DFF_X1         1    -     -     0     389    (-,-) 
#------------------------------------------------------------------------------------------



Path 57: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167548/ZN               -       A2->ZN R     NAND3_X4      16 34.6    28    36     180    (-,-) 
  g167294/ZN               -       A->ZN  F     INV_X4        17 29.2    13    22     202    (-,-) 
  g164984/ZN               -       B1->ZN R     AOI22_X1       1  2.0    26    44     246    (-,-) 
  g164185/ZN               -       A2->ZN F     NAND2_X1       1  1.7    10    17     262    (-,-) 
  g163920/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    25     288    (-,-) 
  g163448/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     308    (-,-) 
  g163348/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     333    (-,-) 
  g190395/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     348    (-,-) 
  g160680/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     363    (-,-) 
  g159769/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[8]/D         -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 58: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167548/ZN               -       A2->ZN R     NAND3_X4      16 34.6    28    36     180    (-,-) 
  g167294/ZN               -       A->ZN  F     INV_X4        17 29.2    13    22     202    (-,-) 
  g164743/ZN               -       B1->ZN R     AOI22_X1       1  2.0    26    44     246    (-,-) 
  g164168/ZN               -       A2->ZN F     NAND2_X1       1  1.7    10    17     262    (-,-) 
  g163914/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    25     288    (-,-) 
  g163446/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     308    (-,-) 
  g163345/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     333    (-,-) 
  g190402/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     348    (-,-) 
  g160682/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     363    (-,-) 
  g159766/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[6]/D         -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 59: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165322/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     234    (-,-) 
  g164148/ZN               -       A2->ZN F     NAND4_X1       1  1.9    16    28     262    (-,-) 
  g178655/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     294    (-,-) 
  g178654/ZN               -       A1->ZN F     NAND2_X1       1  3.0    10    18     313    (-,-) 
  g178653/ZN               -       A1->ZN R     NOR2_X2        1  2.0    12    20     333    (-,-) 
  g190392/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     348    (-,-) 
  g160684/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     363    (-,-) 
  g159772/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[4]/D         -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 60: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167226/ZN               -       A1->ZN R     NAND2_X2       2  8.5    15    20     190    (-,-) 
  g167006/ZN               -       A->ZN  F     INV_X4        31 51.8    15    25     216    (-,-) 
  g165307/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     234    (-,-) 
  g164133/ZN               -       A2->ZN F     NAND4_X1       1  1.9    16    28     262    (-,-) 
  g178651/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     294    (-,-) 
  g178650/ZN               -       A1->ZN F     NAND2_X1       1  3.0    10    18     313    (-,-) 
  g178649/ZN               -       A1->ZN R     NOR2_X2        1  2.0    12    20     333    (-,-) 
  g190404/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     348    (-,-) 
  g160686/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     363    (-,-) 
  g159746/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[2]/D         -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 61: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[31]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -277                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g163841/ZN        -       A1->ZN R     NAND2_X1       3  7.0    21    31     248    (-,-) 
  g190372/ZN        -       A1->ZN F     NAND3_X2       2  7.7    17    29     277    (-,-) 
  g190375/ZN        -       A1->ZN R     NAND2_X4      25 47.2    32    43     320    (-,-) 
  g190386/ZN        -       A->ZN  F     INV_X2         1  3.2     9    10     330    (-,-) 
  g174171/ZN        -       A->ZN  R     INV_X2         3  5.5     9    15     345    (-,-) 
  g174183/ZN        -       B2->ZN F     OAI21_X1       1  1.8     9    16     361    (-,-) 
  g159956/ZN        -       A->ZN  R     INV_X1         1  2.0     8    14     375    (-,-) 
  g159797/ZN        -       A2->ZN F     NAND2_X1       1  1.4     8    12     387    (-,-) 
  reg_op1_reg[31]/D -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#-------------------------------------------------------------------------------------------



Path 62: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN R     DFF_X1         2  7.1    21    77      77    (-,-) 
  g180327/ZN               -       A->ZN  F     INV_X2         3  6.0     8    12      89    (-,-) 
  g168191/ZN               -       A1->ZN F     AND2_X1        3  6.8    11    37     126    (-,-) 
  g190592/Z                -       A->Z   F     BUF_X2         3  9.7     9    32     158    (-,-) 
  g167227/ZN               -       A2->ZN F     AND2_X4       21 36.7    13    41     199    (-,-) 
  g167007/ZN               -       A->ZN  R     INV_X2        12 22.5    28    38     237    (-,-) 
  g165003/ZN               -       A1->ZN F     OAI22_X1       1  1.8    12    22     259    (-,-) 
  g164979/ZN               -       A->ZN  R     INV_X1         1  1.9     8    15     274    (-,-) 
  g163325/ZN               -       A3->ZN F     NAND4_X1       1  1.7    18    29     303    (-,-) 
  g163030/ZN               -       A1->ZN R     NOR2_X1        1  1.9    17    28     331    (-,-) 
  g190387/ZN               -       C1->ZN F     OAI211_X1      1  1.8    17    22     352    (-,-) 
  g159945/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     370    (-,-) 
  g180704/ZN               -       A1->ZN F     NAND3_X1       1  1.4    10    16     386    (-,-) 
  reg_op1_reg[16]/D        -       -      F     DFF_X1         1    -     -     0     386    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 63: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/QN -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g169318/Z                -       A->Z   F     BUF_X2         4 11.0     9    35     103    (-,-) 
  g183451/ZN               -       A1->ZN R     NAND2_X4       6 21.3    18    24     126    (-,-) 
  g168043/ZN               -       A->ZN  F     INV_X2         2  9.6     9    15     142    (-,-) 
  g180336/ZN               -       A1->ZN R     NAND3_X2      18 33.8    47    53     194    (-,-) 
  g164988/ZN               -       B1->ZN F     OAI22_X1       1  1.8    13    27     222    (-,-) 
  g164971/ZN               -       A->ZN  R     INV_X1         1  2.0     8    15     237    (-,-) 
  g164204/ZN               -       A3->ZN F     NAND3_X1       1  1.9    11    21     258    (-,-) 
  g163927/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    30     288    (-,-) 
  g163450/ZN               -       A1->ZN F     NAND2_X1       1  3.5    11    19     307    (-,-) 
  g163350/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     332    (-,-) 
  g190401/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     347    (-,-) 
  g160678/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     362    (-,-) 
  g193330/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[10]/D        -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 64: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/QN -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g169318/Z                -       A->Z   F     BUF_X2         4 11.0     9    35     103    (-,-) 
  g183451/ZN               -       A1->ZN R     NAND2_X4       6 21.3    18    24     126    (-,-) 
  g168043/ZN               -       A->ZN  F     INV_X2         2  9.6     9    15     142    (-,-) 
  g180336/ZN               -       A1->ZN R     NAND3_X2      18 33.8    47    53     194    (-,-) 
  g164742/ZN               -       B1->ZN F     OAI22_X1       1  1.8    13    27     222    (-,-) 
  g164724/ZN               -       A->ZN  R     INV_X1         1  2.0     8    15     237    (-,-) 
  g164179/ZN               -       A3->ZN F     NAND3_X1       1  1.9    11    21     258    (-,-) 
  g163918/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    30     288    (-,-) 
  g163447/ZN               -       A1->ZN F     NAND2_X1       1  3.5    11    19     307    (-,-) 
  g163346/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     332    (-,-) 
  g190394/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     347    (-,-) 
  g160681/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     362    (-,-) 
  g159773/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[7]/D         -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 65: VIOLATED (-277 ps) Setup Check with Pin reg_op1_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -277                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/QN -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g169318/Z                -       A->Z   F     BUF_X2         4 11.0     9    35     103    (-,-) 
  g183451/ZN               -       A1->ZN R     NAND2_X4       6 21.3    18    24     126    (-,-) 
  g168043/ZN               -       A->ZN  F     INV_X2         2  9.6     9    15     142    (-,-) 
  g180336/ZN               -       A1->ZN R     NAND3_X2      18 33.8    47    53     194    (-,-) 
  g164746/ZN               -       B1->ZN F     OAI22_X1       1  1.8    13    27     222    (-,-) 
  g164726/ZN               -       A->ZN  R     INV_X1         1  2.0     8    15     237    (-,-) 
  g164162/ZN               -       A3->ZN F     NAND3_X1       1  1.9    11    21     258    (-,-) 
  g163911/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    30     288    (-,-) 
  g163445/ZN               -       A1->ZN F     NAND2_X1       1  3.5    11    19     307    (-,-) 
  g163344/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     332    (-,-) 
  g190400/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     347    (-,-) 
  g160683/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     362    (-,-) 
  g192423/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     384    (-,-) 
  reg_op1_reg[5]/D         -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 66: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[21]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -276                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFF_X1         3  5.9    17    94      94    (-,-) 
  g85601/ZN           -       A->ZN  F     INV_X1         3  5.2     9    15     109    (-,-) 
  g85244__4547/ZN     -       A2->ZN R     NAND2_X1       4  6.7    21    29     138    (-,-) 
  g84847__1309/ZN     -       A1->ZN R     AND2_X1        1  2.0     9    36     174    (-,-) 
  g172405/ZN          -       A3->ZN F     NAND3_X1       2  3.6    15    26     200    (-,-) 
  g172403/ZN          -       A2->ZN R     NOR2_X1        1  3.8    25    41     241    (-,-) 
  g172402/ZN          -       A2->ZN F     NAND2_X2       1  6.0    10    20     262    (-,-) 
  g189172/ZN          -       A1->ZN R     NAND2_X4      11 22.1    18    25     286    (-,-) 
  g84207/ZN           -       A->ZN  F     INV_X2         1  6.0     7    12     298    (-,-) 
  g84206/ZN           -       A->ZN  R     INV_X4         4 11.7    10    15     314    (-,-) 
  g84125__9906/ZN     -       B1->ZN F     AOI21_X2       2  3.4     9    14     327    (-,-) 
  g84106/ZN           -       A->ZN  R     INV_X1         1  1.9     8    13     340    (-,-) 
  g84042__8757/ZN     -       A1->ZN F     NAND2_X1       1  1.8     7    12     352    (-,-) 
  g83982__2391/ZN     -       A2->ZN R     NAND2_X1       1  1.9    10    16     369    (-,-) 
  g83951__6877/ZN     -       A1->ZN F     NAND3_X1       1  1.4    10    17     385    (-,-) 
  alu_out_q_reg[21]/D -       -      F     DFF_X1         1    -     -     0     385    (-,-) 
#---------------------------------------------------------------------------------------------



Path 67: VIOLATED (-276 ps) Setup Check with Pin reg_op1_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -276                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[16]/QN -       CK->QN F     DFF_X1         2  6.3    17    74      74    (-,-) 
  g180327/ZN               -       A->ZN  R     INV_X2         3  6.6    11    21      96    (-,-) 
  g180334/ZN               -       A->ZN  F     INV_X2         2  5.0     5     9     105    (-,-) 
  g180337/ZN               -       A1->ZN R     NAND2_X2       3 10.7    18    22     127    (-,-) 
  g168031/ZN               -       A->ZN  F     INV_X2         2 12.8    10    18     144    (-,-) 
  g167972/ZN               -       A1->ZN R     NAND2_X4       1  6.6    10    15     159    (-,-) 
  g190446/ZN               -       A->ZN  F     INV_X4         5 16.9     7    12     171    (-,-) 
  g167229/ZN               -       A1->ZN R     NAND2_X2       3 10.4    17    22     193    (-,-) 
  g167009/ZN               -       A->ZN  F     INV_X4        30 50.2    15    26     218    (-,-) 
  g165374/ZN               -       A1->ZN R     NAND2_X1       1  1.8    10    18     236    (-,-) 
  g164218/ZN               -       A1->ZN F     NAND4_X1       1  1.7    16    23     260    (-,-) 
  g163933/ZN               -       A1->ZN R     NOR2_X1        1  1.9    17    27     287    (-,-) 
  g163452/ZN               -       A1->ZN F     NAND2_X1       1  3.5    11    19     306    (-,-) 
  g163352/ZN               -       A2->ZN R     NOR2_X2        1  2.0    12    25     331    (-,-) 
  g190403/ZN               -       B1->ZN F     OAI21_X1       1  1.8    14    15     346    (-,-) 
  g160676/ZN               -       A->ZN  R     INV_X1         1  1.8     8    15     361    (-,-) 
  g173266/ZN               -       A1->ZN F     NAND4_X1       1  1.4    15    22     383    (-,-) 
  reg_op1_reg[12]/D        -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 68: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[18]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -276                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFF_X1         3  5.9    17    94      94    (-,-) 
  g85601/ZN           -       A->ZN  F     INV_X1         3  5.2     9    15     109    (-,-) 
  g85244__4547/ZN     -       A2->ZN R     NAND2_X1       4  6.7    21    29     138    (-,-) 
  g84847__1309/ZN     -       A1->ZN R     AND2_X1        1  2.0     9    36     174    (-,-) 
  g172405/ZN          -       A3->ZN F     NAND3_X1       2  3.6    15    26     200    (-,-) 
  g172403/ZN          -       A2->ZN R     NOR2_X1        1  3.8    25    41     241    (-,-) 
  g172402/ZN          -       A2->ZN F     NAND2_X2       1  6.0    10    20     262    (-,-) 
  g189172/ZN          -       A1->ZN R     NAND2_X4      11 22.1    18    25     286    (-,-) 
  g84207/ZN           -       A->ZN  F     INV_X2         1  6.0     7    12     298    (-,-) 
  g84206/ZN           -       A->ZN  R     INV_X4         4 11.7    10    15     314    (-,-) 
  g84102__192216/ZN   -       B1->ZN F     AOI21_X2       2  3.4     8    14     327    (-,-) 
  g84076/ZN           -       A->ZN  R     INV_X1         1  1.9     7    12     340    (-,-) 
  g84041__7118/ZN     -       A1->ZN F     NAND2_X1       1  1.8     8    12     352    (-,-) 
  g83981__2900/ZN     -       A2->ZN R     NAND2_X1       1  1.9    10    16     368    (-,-) 
  g83950__1309/ZN     -       A1->ZN F     NAND3_X1       1  1.4    10    17     385    (-,-) 
  alu_out_q_reg[18]/D -       -      F     DFF_X1         1    -     -     0     385    (-,-) 
#---------------------------------------------------------------------------------------------



Path 69: VIOLATED (-274 ps) Setup Check with Pin reg_next_pc_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -274                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g55/ZN               -       A1->ZN R     NAND2_X1       3  9.2    26    33     183    (-,-) 
  g187793/ZN           -       A2->ZN F     NAND3_X2       2  8.0    18    33     216    (-,-) 
  g186946/ZN           -       A2->ZN R     NAND3_X4       1  6.6    13    23     238    (-,-) 
  g186926/ZN           -       A1->ZN F     NAND3_X4       2  7.7    12    20     258    (-,-) 
  fopt23/ZN            -       A->ZN  R     INV_X1         1  3.6    11    19     278    (-,-) 
  fopt22/ZN            -       A->ZN  F     INV_X2         5  8.5     7    12     290    (-,-) 
  g181523/ZN           -       A1->ZN F     AND2_X1        1  1.8     6    28     318    (-,-) 
  g242/ZN              -       A1->ZN R     AOI22_X1       1  1.9    25    31     348    (-,-) 
  g177247/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    17     365    (-,-) 
  g173182/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    26     391    (-,-) 
  reg_next_pc_reg[7]/D -       -      R     DFF_X1         1    -     -     0     391    (-,-) 
#----------------------------------------------------------------------------------------------



Path 70: VIOLATED (-274 ps) Setup Check with Pin alu_out_q_reg[11]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -274                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  5.0    16    72      72    (-,-) 
  g178/Z              -       A->Z   F     BUF_X4         5 15.5     8    32     104    (-,-) 
  g85633/ZN           -       A->ZN  R     INV_X4         4  8.2     8    13     117    (-,-) 
  g85272__184395/ZN   -       A1->ZN F     NAND2_X2       4 11.7    14    21     138    (-,-) 
  g84627__5703/ZN     -       B2->ZN R     OAI21_X4       3  8.0    20    35     173    (-,-) 
  g84502__176094/ZN   -       A2->ZN F     NAND2_X2       1  6.0    10    19     192    (-,-) 
  g176093/ZN          -       A1->ZN R     NAND2_X4       4 12.6    13    18     211    (-,-) 
  g189120/ZN          -       B1->ZN F     AOI21_X4       1  3.2     8    13     224    (-,-) 
  g189119/ZN          -       A1->ZN R     NAND2_X2       3  7.1    14    19     242    (-,-) 
  fopt172194/ZN       -       A->ZN  F     INV_X1         1  3.2     6    11     254    (-,-) 
  fopt172193/ZN       -       A->ZN  R     INV_X2         3  7.6    11    17     271    (-,-) 
  g167957/ZN          -       B1->ZN F     AOI21_X2       3  5.3     9    17     287    (-,-) 
  g166912/ZN          -       B1->ZN R     OAI21_X1       1  2.5    22    31     318    (-,-) 
  g164547/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    42     360    (-,-) 
  g163363/ZN          -       C1->ZN F     OAI211_X1      1  1.4    14    21     381    (-,-) 
  alu_out_q_reg[11]/D -       -      F     DFF_X1         1    -     -     0     381    (-,-) 
#---------------------------------------------------------------------------------------------



Path 71: VIOLATED (-273 ps) Setup Check with Pin reg_next_pc_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -273                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN                        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN                        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g55/ZN                               -       A1->ZN R     NAND2_X1       3  9.2    26    33     183    (-,-) 
  g187793/ZN                           -       A2->ZN F     NAND3_X2       2  8.0    18    33     216    (-,-) 
  g186946/ZN                           -       A2->ZN R     NAND3_X4       1  6.6    13    23     238    (-,-) 
  g186926/ZN                           -       A1->ZN F     NAND3_X4       2  7.7    12    20     258    (-,-) 
  fopt23/ZN                            -       A->ZN  R     INV_X1         1  3.6    11    19     278    (-,-) 
  fopt22/ZN                            -       A->ZN  F     INV_X2         5  8.5     7    12     290    (-,-) 
  add_1564_33_Y_add_1555_32_g181524/ZN -       A1->ZN R     NAND2_X1       1  1.9    11    14     304    (-,-) 
  g186881/ZN                           -       A1->ZN F     NAND2_X1       1  2.4     8    14     318    (-,-) 
  add_1564_33_Y_add_1555_32_g997/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     355    (-,-) 
  g193713/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    15     371    (-,-) 
  g164562/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     8    12     383    (-,-) 
  reg_next_pc_reg[5]/D                 -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 72: VIOLATED (-272 ps) Setup Check with Pin alu_out_q_reg[23]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -272                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[16]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[16]/QN  -       CK->QN F     DFF_X1         6 14.6    25    90      90    (-,-) 
  g224/ZN             -       A->ZN  R     INV_X4        11 17.6    15    28     117    (-,-) 
  g85256__192215/ZN   -       A1->ZN F     NAND2_X1       4  6.4    15    25     142    (-,-) 
  g192218/ZN          -       B2->ZN R     OAI21_X1       3  4.7    32    49     192    (-,-) 
  g192220/ZN          -       A1->ZN F     NAND2_X1       1  3.2    14    22     214    (-,-) 
  g398/ZN             -       A1->ZN R     NAND2_X2       4  7.3    14    22     236    (-,-) 
  g347/ZN             -       A->ZN  F     INV_X1         1  1.8     5     9     244    (-,-) 
  g84239__5795/ZN     -       B1->ZN R     OAI21_X1       2  3.8    28    36     280    (-,-) 
  g84151__5019/ZN     -       B1->ZN F     AOI21_X1       2  3.5    14    23     304    (-,-) 
  g84100__2683/ZN     -       A2->ZN R     NAND2_X1       1  1.9    10    20     324    (-,-) 
  g84044__5953/ZN     -       A1->ZN F     NAND2_X1       1  1.9     8    13     337    (-,-) 
  g83983__7675/ZN     -       A1->ZN R     NAND3_X1       1  1.9    12    16     352    (-,-) 
  g83942__188368/ZN   -       A->ZN  F     OAI211_X1      1  1.4    15    26     379    (-,-) 
  alu_out_q_reg[23]/D -       -      F     DFF_X1         1    -     -     0     379    (-,-) 
#---------------------------------------------------------------------------------------------



Path 73: VIOLATED (-270 ps) Setup Check with Pin alu_out_q_reg[22]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -270                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[9]/Q    -       CK->Q  F     DFF_X1         6 10.0    14    91      91    (-,-) 
  g85241__189254/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    24     116    (-,-) 
  g85077/ZN           -       A->ZN  F     INV_X1         1  3.2     7    11     127    (-,-) 
  g172195/ZN          -       A->ZN  R     AOI21_X2       2  3.9    22    39     166    (-,-) 
  g84430__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    17     184    (-,-) 
  g84374__5703/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     199    (-,-) 
  g84337__186506/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    26     225    (-,-) 
  g173532/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    29     254    (-,-) 
  g189172/ZN          -       A2->ZN F     NAND2_X4      11 20.2    13    24     278    (-,-) 
  g84138__178807/ZN   -       A1->ZN R     NAND2_X1       2  3.7    14    22     300    (-,-) 
  g84099__178806/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     314    (-,-) 
  g84043__178805/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    14     328    (-,-) 
  g83962__2250/ZN     -       B1->ZN F     AOI21_X1       1  1.7     9    14     342    (-,-) 
  g83947__4547/ZN     -       A1->ZN R     NOR2_X1        1  1.9    16    24     366    (-,-) 
  g83941__1857/ZN     -       A1->ZN F     NAND2_X1       1  1.4     8    14     380    (-,-) 
  alu_out_q_reg[22]/D -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#---------------------------------------------------------------------------------------------



Path 74: VIOLATED (-270 ps) Setup Check with Pin alu_out_q_reg[19]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -270                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[9]/Q    -       CK->Q  F     DFF_X1         6 10.0    14    91      91    (-,-) 
  g85241__189254/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    24     116    (-,-) 
  g85077/ZN           -       A->ZN  F     INV_X1         1  3.2     7    11     127    (-,-) 
  g172195/ZN          -       A->ZN  R     AOI21_X2       2  3.9    22    39     166    (-,-) 
  g84430__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    17     184    (-,-) 
  g84374__5703/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     199    (-,-) 
  g84337__186506/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    26     225    (-,-) 
  g173532/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    29     254    (-,-) 
  g189172/ZN          -       A2->ZN F     NAND2_X4      11 20.2    13    24     278    (-,-) 
  g84124__1857/ZN     -       B1->ZN R     AOI21_X1       2  3.9    32    39     317    (-,-) 
  g83995__7344/ZN     -       B1->ZN F     OAI21_X1       1  3.5    15    24     341    (-,-) 
  g83972__4296/ZN     -       A2->ZN R     NOR2_X2        1  1.9    12    27     368    (-,-) 
  g83955__7118/ZN     -       A1->ZN F     NAND2_X1       1  1.4     7    13     380    (-,-) 
  alu_out_q_reg[19]/D -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#---------------------------------------------------------------------------------------------



Path 75: VIOLATED (-269 ps) Setup Check with Pin reg_op1_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    -269                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/QN -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g182562/ZN               -       A->ZN  R     INV_X1         5 13.7    34    44     113    (-,-) 
  g182564/ZN               -       A2->ZN F     NAND2_X4       3  9.5    10    20     133    (-,-) 
  g188317/ZN               -       A1->ZN R     NOR2_X2        4 12.3    36    46     179    (-,-) 
  g167222/ZN               -       A2->ZN F     NAND2_X1       2  7.7    19    34     213    (-,-) 
  g166999/ZN               -       A->ZN  R     INV_X4        31 54.9    34    47     261    (-,-) 
  g165298/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    18     278    (-,-) 
  g189608/ZN               -       A2->ZN R     NAND4_X1       1  2.0    15    22     300    (-,-) 
  g189607/ZN               -       A1->ZN F     NOR2_X1        1  1.8     7    10     310    (-,-) 
  g163440/ZN               -       A2->ZN R     NAND2_X1       1  2.0    10    16     327    (-,-) 
  g163338/ZN               -       A1->ZN F     NOR2_X1        1  1.7     7     8     335    (-,-) 
  g190398/ZN               -       C1->ZN R     OAI211_X1      1  2.0    22    30     365    (-,-) 
  g159944/ZN               -       A->ZN  F     INV_X1         1  1.8     7    10     375    (-,-) 
  g184036/ZN               -       A1->ZN R     NAND2_X1       1  1.4     9    13     388    (-,-) 
  reg_op1_reg[0]/D         -       -      R     DFF_X1         1    -     -     0     388    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 76: VIOLATED (-269 ps) Setup Check with Pin reg_next_pc_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -269                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN        -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN        -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187823/ZN           -       A->ZN  R     INV_X4         3  7.2     8    13     131    (-,-) 
  g172144/ZN           -       A1->ZN F     NAND2_X1       1  3.2     9    15     146    (-,-) 
  g172143/ZN           -       A1->ZN R     NAND2_X2       2  4.4    11    16     162    (-,-) 
  g173071/ZN           -       A1->ZN F     NAND2_X2       3  5.3     9    15     178    (-,-) 
  g463/ZN              -       A1->ZN R     NAND2_X1       2  5.4    18    24     201    (-,-) 
  g186876/ZN           -       A2->ZN F     NAND3_X2       1  6.0    14    27     228    (-,-) 
  g75/ZN               -       A1->ZN R     NAND2_X4       2  8.2    10    18     246    (-,-) 
  g187743/ZN           -       A1->ZN F     NAND2_X4       1  6.0     7    12     258    (-,-) 
  g187764/ZN           -       A1->ZN R     NAND2_X4       2 10.1    11    15     274    (-,-) 
  fopt187766/ZN        -       A->ZN  F     INV_X2         2  3.5     5     8     282    (-,-) 
  g51_0/ZN             -       A1->ZN R     NAND2_X1       2  5.4    18    21     303    (-,-) 
  g172124/ZN           -       A->ZN  F     INV_X2         2  5.5     7    12     315    (-,-) 
  g177494/ZN           -       A->ZN  F     XNOR2_X1       1  1.8    10    37     351    (-,-) 
  g193711/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     367    (-,-) 
  g164565/ZN           -       A1->ZN F     NAND2_X1       1  1.4     8    12     379    (-,-) 
  reg_next_pc_reg[8]/D -       -      F     DFF_X1         1    -     -     0     379    (-,-) 
#----------------------------------------------------------------------------------------------



Path 77: VIOLATED (-267 ps) Setup Check with Pin alu_out_q_reg[13]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -267                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  5.0    16    72      72    (-,-) 
  g178/Z              -       A->Z   F     BUF_X4         5 15.5     8    32     104    (-,-) 
  g85633/ZN           -       A->ZN  R     INV_X4         4  8.2     8    13     117    (-,-) 
  g85272__184395/ZN   -       A1->ZN F     NAND2_X2       4 11.7    14    21     138    (-,-) 
  g84627__5703/ZN     -       B2->ZN R     OAI21_X4       3  8.0    20    35     173    (-,-) 
  g84502__176094/ZN   -       A2->ZN F     NAND2_X2       1  6.0    10    19     192    (-,-) 
  g176093/ZN          -       A1->ZN R     NAND2_X4       4 12.6    13    18     211    (-,-) 
  g189120/ZN          -       B1->ZN F     AOI21_X4       1  3.2     8    13     224    (-,-) 
  g189119/ZN          -       A1->ZN R     NAND2_X2       3  7.1    14    19     242    (-,-) 
  g187579/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    18     260    (-,-) 
  g189279/ZN          -       A1->ZN R     NAND2_X2       3  7.1    14    20     280    (-,-) 
  g189175/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     294    (-,-) 
  g189174/ZN          -       A1->ZN R     NAND2_X1       1  2.5    11    16     310    (-,-) 
  g164546/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    39     349    (-,-) 
  g186735/ZN          -       C1->ZN F     OAI221_X1      1  1.4    16    25     374    (-,-) 
  alu_out_q_reg[13]/D -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#---------------------------------------------------------------------------------------------



Path 78: VIOLATED (-266 ps) Setup Check with Pin alu_out_q_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -266                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[9]/Q    -       CK->Q  F     DFF_X1         6 10.0    14    91      91    (-,-) 
  g85241__189254/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    24     116    (-,-) 
  g85077/ZN           -       A->ZN  F     INV_X1         1  3.2     7    11     127    (-,-) 
  g172195/ZN          -       A->ZN  R     AOI21_X2       2  3.9    22    39     166    (-,-) 
  g84430__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    17     184    (-,-) 
  g84374__5703/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     199    (-,-) 
  g84337__186506/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    26     225    (-,-) 
  g173532/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    29     254    (-,-) 
  g189172/ZN          -       A2->ZN F     NAND2_X4      11 20.2    13    24     278    (-,-) 
  g189171/ZN          -       B1->ZN R     AOI21_X1       1  2.5    25    32     310    (-,-) 
  g173107/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    43     353    (-,-) 
  g163886/ZN          -       C1->ZN F     OAI211_X1      1  1.4    14    21     374    (-,-) 
  alu_out_q_reg[24]/D -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#---------------------------------------------------------------------------------------------



Path 79: VIOLATED (-266 ps) Setup Check with Pin alu_out_q_reg[20]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -266                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[9]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[9]/Q    -       CK->Q  F     DFF_X1         6 10.0    14    91      91    (-,-) 
  g85241__189254/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    24     116    (-,-) 
  g85077/ZN           -       A->ZN  F     INV_X1         1  3.2     7    11     127    (-,-) 
  g172195/ZN          -       A->ZN  R     AOI21_X2       2  3.9    22    39     166    (-,-) 
  g84430__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    17     184    (-,-) 
  g84374__5703/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     199    (-,-) 
  g84337__186506/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    26     225    (-,-) 
  g173532/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    29     254    (-,-) 
  g189172/ZN          -       A2->ZN F     NAND2_X4      11 20.2    13    24     278    (-,-) 
  g167946/ZN          -       B1->ZN R     AOI21_X1       1  2.5    25    32     310    (-,-) 
  g166724/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    43     353    (-,-) 
  g163889/ZN          -       C1->ZN F     OAI211_X1      1  1.4    14    21     374    (-,-) 
  alu_out_q_reg[20]/D -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#---------------------------------------------------------------------------------------------



Path 80: VIOLATED (-266 ps) Setup Check with Pin reg_next_pc_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -266                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN                        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN                        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g55/ZN                               -       A1->ZN R     NAND2_X1       3  9.2    26    33     183    (-,-) 
  g187793/ZN                           -       A2->ZN F     NAND3_X2       2  8.0    18    33     216    (-,-) 
  g186946/ZN                           -       A2->ZN R     NAND3_X4       1  6.6    13    23     238    (-,-) 
  g186926/ZN                           -       A1->ZN F     NAND3_X4       2  7.7    12    20     258    (-,-) 
  fopt23/ZN                            -       A->ZN  R     INV_X1         1  3.6    11    19     278    (-,-) 
  fopt22/ZN                            -       A->ZN  F     INV_X2         5  8.5     7    12     290    (-,-) 
  add_1564_33_Y_add_1555_32_g181519/ZN -       A1->ZN R     NAND2_X1       2  3.7    14    18     308    (-,-) 
  g152/ZN                              -       A1->ZN F     NAND2_X1       1  1.8     8    14     322    (-,-) 
  g173506/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     337    (-,-) 
  g173505/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     7    13     350    (-,-) 
  g193690/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     364    (-,-) 
  g164563/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     8    12     376    (-,-) 
  reg_next_pc_reg[6]/D                 -       -      F     DFF_X1         1    -     -     0     376    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 81: VIOLATED (-263 ps) Setup Check with Pin decoder_trigger_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) decoder_trigger_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -263                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_op1_reg[26]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[26]/QN    -       CK->QN F     DFF_X1         4  8.3    19    78      78    (-,-) 
  g169289/ZN            -       A->ZN  R     INV_X2        10 18.1    24    36     114    (-,-) 
  g85567/ZN             -       A->ZN  F     INV_X2         3  6.5     9    13     128    (-,-) 
  g85003__6083/ZN       -       A1->ZN R     NAND2_X2       3  5.8    12    17     145    (-,-) 
  g168181/ZN            -       A2->ZN R     AND2_X2        4  5.9    11    35     180    (-,-) 
  g172646/ZN            -       A2->ZN R     AND3_X1        1  2.0    11    44     224    (-,-) 
  g186656/ZN            -       A3->ZN R     AND4_X2        2  3.9    12    55     279    (-,-) 
  g220/ZN               -       A3->ZN F     NAND3_X1       1  1.8    11    22     300    (-,-) 
  g173492/ZN            -       A1->ZN R     NAND2_X1       1  3.8    14    21     321    (-,-) 
  g189166/ZN            -       A2->ZN F     NAND2_X2       2  5.1     9    17     338    (-,-) 
  g262/ZN               -       A3->ZN R     NAND3_X1       1  2.0    12    21     359    (-,-) 
  g189072/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    14     373    (-,-) 
  decoder_trigger_reg/D -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 82: VIOLATED (-263 ps) Setup Check with Pin reg_out_reg[18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1801_23_g190342/ZN -       A1->ZN R     AND2_X1        2  3.8    13    41     142    (-,-) 
  add_1801_23_g1179/ZN   -       A1->ZN F     NAND2_X1       1  6.9    16    25     167    (-,-) 
  add_1801_23_g1079/ZN   -       A2->ZN R     NAND3_X4       3  9.3    13    23     190    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN F     NAND2_X2       1  6.5    10    18     208    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN R     NAND3_X4       6 17.5    18    23     231    (-,-) 
  g191099/ZN             -       A1->ZN F     NAND2_X4       2  9.3     9    17     248    (-,-) 
  g191101/ZN             -       A1->ZN R     NAND2_X4       7 17.8    16    22     270    (-,-) 
  add_1801_23_g191104/ZN -       A->ZN  F     INV_X4         4  9.2     6    10     280    (-,-) 
  add_1801_23_g963/ZN    -       B1->ZN R     OAI21_X1       1  2.5    22    30     310    (-,-) 
  add_1801_23_g953/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    42     352    (-,-) 
  g168357/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     368    (-,-) 
  g163762/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    14     381    (-,-) 
  reg_out_reg[18]/D      -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#------------------------------------------------------------------------------------------------



Path 83: VIOLATED (-263 ps) Setup Check with Pin reg_out_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1801_23_g190342/ZN -       A1->ZN R     AND2_X1        2  3.8    13    41     142    (-,-) 
  add_1801_23_g1179/ZN   -       A1->ZN F     NAND2_X1       1  6.9    16    25     167    (-,-) 
  add_1801_23_g1079/ZN   -       A2->ZN R     NAND3_X4       3  9.3    13    23     190    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN F     NAND2_X2       1  6.5    10    18     208    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN R     NAND3_X4       6 17.5    18    23     231    (-,-) 
  g191099/ZN             -       A1->ZN F     NAND2_X4       2  9.3     9    17     248    (-,-) 
  g191101/ZN             -       A1->ZN R     NAND2_X4       7 17.8    16    22     270    (-,-) 
  add_1801_23_g191104/ZN -       A->ZN  F     INV_X4         4  9.2     6    10     280    (-,-) 
  add_1801_23_g979/ZN    -       B1->ZN R     OAI21_X1       1  2.5    22    30     310    (-,-) 
  add_1801_23_g947/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    42     352    (-,-) 
  g85184__3772/ZN        -       A1->ZN F     NAND2_X1       1  1.8     9    16     368    (-,-) 
  g84154__8780/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    14     381    (-,-) 
  reg_out_reg[24]/D      -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#------------------------------------------------------------------------------------------------



Path 84: VIOLATED (-263 ps) Setup Check with Pin reg_out_reg[28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q       -       CK->Q  R     DFF_X1         7 10.7    27   105     105    (-,-) 
  add_1801_23_g186480/ZN -       A1->ZN R     AND2_X1        2  3.8    13    42     147    (-,-) 
  add_1801_23_g1178/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    17     164    (-,-) 
  add_1801_23_g1137/ZN   -       A1->ZN R     NAND2_X2       3  7.1    14    20     184    (-,-) 
  add_1801_23_g1091/ZN   -       A1->ZN F     NAND2_X2       1  3.2     8    14     198    (-,-) 
  add_1801_23_g1078/ZN   -       A1->ZN R     NAND2_X2       5 10.6    18    23     221    (-,-) 
  add_1801_23_g1052/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    19     240    (-,-) 
  add_1801_23_g1051/ZN   -       A1->ZN R     NAND2_X4       8 14.4    14    20     259    (-,-) 
  add_1801_23_g1021/ZN   -       A1->ZN F     NAND2_X1       1  1.9     8    14     274    (-,-) 
  add_1801_23_g2/ZN      -       A1->ZN F     AND2_X2        1  1.8     5    25     299    (-,-) 
  add_1801_23_g969/ZN    -       A1->ZN R     NAND2_X1       1  2.5    11    14     313    (-,-) 
  add_1801_23_g957/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    39     352    (-,-) 
  g168332/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     368    (-,-) 
  g163758/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    14     381    (-,-) 
  reg_out_reg[28]/D      -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#------------------------------------------------------------------------------------------------



Path 85: VIOLATED (-263 ps) Setup Check with Pin reg_out_reg[29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q       -       CK->Q  R     DFF_X1         7 10.7    27   105     105    (-,-) 
  add_1801_23_g186480/ZN -       A1->ZN R     AND2_X1        2  3.8    13    42     147    (-,-) 
  add_1801_23_g1178/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    17     164    (-,-) 
  add_1801_23_g1137/ZN   -       A1->ZN R     NAND2_X2       3  7.1    14    20     184    (-,-) 
  add_1801_23_g1091/ZN   -       A1->ZN F     NAND2_X2       1  3.2     8    14     198    (-,-) 
  add_1801_23_g1078/ZN   -       A1->ZN R     NAND2_X2       5 10.6    18    23     221    (-,-) 
  add_1801_23_g1052/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    19     240    (-,-) 
  add_1801_23_g1051/ZN   -       A1->ZN R     NAND2_X4       8 14.4    14    20     259    (-,-) 
  add_1801_23_g1020/ZN   -       A1->ZN F     NAND2_X1       1  1.9     8    14     274    (-,-) 
  add_1801_23_g1357/ZN   -       A1->ZN F     AND2_X2        1  1.8     5    25     299    (-,-) 
  add_1801_23_g964/ZN    -       A1->ZN R     NAND2_X1       1  2.5    11    14     313    (-,-) 
  add_1801_23_g956/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    39     352    (-,-) 
  g85199__7114/ZN        -       A1->ZN F     NAND2_X1       1  1.8     9    16     368    (-,-) 
  g84175__1786/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    14     381    (-,-) 
  reg_out_reg[29]/D      -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#------------------------------------------------------------------------------------------------



Path 86: VIOLATED (-263 ps) Setup Check with Pin cpuregs_reg[16][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162187/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    30     376    (-,-) 
  cpuregs_reg[16][31]/D -       -      R     DFF_X1         1     -     -     0     376    (-,-) 
#------------------------------------------------------------------------------------------------



Path 87: VIOLATED (-263 ps) Setup Check with Pin cpuregs_reg[16][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162186/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    30     376    (-,-) 
  cpuregs_reg[16][30]/D -       -      R     DFF_X1         1     -     -     0     376    (-,-) 
#------------------------------------------------------------------------------------------------



Path 88: VIOLATED (-263 ps) Setup Check with Pin cpuregs_reg[16][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162185/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    30     376    (-,-) 
  cpuregs_reg[16][29]/D -       -      R     DFF_X1         1     -     -     0     376    (-,-) 
#------------------------------------------------------------------------------------------------



Path 89: VIOLATED (-263 ps) Setup Check with Pin cpuregs_reg[16][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -263                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162181/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    30     376    (-,-) 
  cpuregs_reg[16][25]/D -       -      R     DFF_X1         1     -     -     0     376    (-,-) 
#------------------------------------------------------------------------------------------------



Path 90: VIOLATED (-262 ps) Setup Check with Pin reg_out_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -262                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN             -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  g191101/ZN             -       A2->ZN F     NAND2_X4       7 16.6    12    23     270    (-,-) 
  add_1801_23_g191100/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     287    (-,-) 
  g184231/ZN             -       A1->ZN F     NAND3_X1       1  2.4    12    20     306    (-,-) 
  add_1801_23_g184230/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    39     346    (-,-) 
  g168329/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    15     361    (-,-) 
  g163765/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     373    (-,-) 
  reg_out_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 91: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162798/ZN            -       A2->ZN F     NAND2_X1       1  1.8    12    14     357    (-,-) 
  g162075/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    21     378    (-,-) 
  cpuregs_reg[10][11]/D -       -      R     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 92: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[1][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -262                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN           -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN           -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g181861/ZN           -       A->ZN  F     INV_X2         3  5.4     5    10     340    (-,-) 
  g181860/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    13     354    (-,-) 
  g181859/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     371    (-,-) 
  cpuregs_reg[1][25]/D -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#----------------------------------------------------------------------------------------------



Path 93: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162386/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161624/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][31]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 94: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162385/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161623/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][30]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 95: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162384/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161622/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][29]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 96: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162383/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161621/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][28]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 97: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162382/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161619/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][27]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 98: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162381/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161618/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][26]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 99: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162380/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161617/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][25]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 100: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162379/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161616/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][24]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 101: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162378/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g191002/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][23]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 102: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162377/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161613/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][22]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 103: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162376/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161612/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][21]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 104: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162375/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161611/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][20]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 105: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[14][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163307/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162374/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g161607/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[14][18]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 106: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162595/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162095/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][31]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 107: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162594/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162094/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][30]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 108: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162593/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162093/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][29]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 109: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162592/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162092/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][28]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 110: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162591/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162091/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][27]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 111: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162590/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162090/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][26]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 112: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162588/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162089/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][25]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 113: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162587/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162088/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][24]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 114: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162586/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g191017/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][23]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 115: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162585/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162086/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][22]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 116: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162584/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162085/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][21]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 117: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162583/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162084/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][20]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 118: VIOLATED (-262 ps) Setup Check with Pin cpuregs_reg[10][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163316/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    64     332    (-,-) 
  g162582/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     352    (-,-) 
  g162082/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     370    (-,-) 
  cpuregs_reg[10][18]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 119: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[21][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192906/ZN            -       A->ZN  R     INV_X2         1  3.6    10    19     343    (-,-) 
  g192905/ZN            -       A->ZN  F     INV_X2         4  6.8     6    11     354    (-,-) 
  g192903/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    24     378    (-,-) 
  cpuregs_reg[21][28]/D -       -      R     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 120: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[21][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192906/ZN            -       A->ZN  R     INV_X2         1  3.6    10    19     343    (-,-) 
  g192905/ZN            -       A->ZN  F     INV_X2         4  6.8     6    11     354    (-,-) 
  g192909/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    24     378    (-,-) 
  cpuregs_reg[21][24]/D -       -      R     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 121: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[21][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192906/ZN            -       A->ZN  R     INV_X2         1  3.6    10    19     343    (-,-) 
  g192905/ZN            -       A->ZN  F     INV_X2         4  6.8     6    11     354    (-,-) 
  g192907/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    24     378    (-,-) 
  cpuregs_reg[21][23]/D -       -      R     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 122: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[21][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192906/ZN            -       A->ZN  R     INV_X2         1  3.6    10    19     343    (-,-) 
  g192905/ZN            -       A->ZN  F     INV_X2         4  6.8     6    11     354    (-,-) 
  g192911/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    24     378    (-,-) 
  cpuregs_reg[21][18]/D -       -      R     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 123: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[20][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  fopt192453/ZN         -       A->ZN  F     INV_X4         9 19.7     8    14     341    (-,-) 
  g185569/ZN            -       A->ZN  R     INV_X4         3  5.8     7    12     353    (-,-) 
  g185575/ZN            -       B1->ZN F     OAI22_X1       1  1.4    10    17     370    (-,-) 
  cpuregs_reg[20][31]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 124: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[20][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  fopt192453/ZN         -       A->ZN  F     INV_X4         9 19.7     8    14     341    (-,-) 
  g185569/ZN            -       A->ZN  R     INV_X4         3  5.8     7    12     353    (-,-) 
  g185574/ZN            -       B1->ZN F     OAI22_X1       1  1.4    10    17     370    (-,-) 
  cpuregs_reg[20][26]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 125: VIOLATED (-261 ps) Setup Check with Pin cpuregs_reg[20][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -261                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  fopt174976/ZN         -       A->ZN  F     INV_X2         3  5.3     7    11     344    (-,-) 
  g185568/ZN            -       A2->ZN R     OAI22_X1       1  1.4    28    30     374    (-,-) 
  cpuregs_reg[20][25]/D -       -      R     DFF_X1         1    -     -     0     374    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 126: VIOLATED (-261 ps) Setup Check with Pin reg_out_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -261                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q     -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN   -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN     -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN     -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN     -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN               -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  add_1801_23_g1004_dup/ZN -       A1->ZN F     NAND2_X2       6 10.2    15    26     273    (-,-) 
  add_1801_23_g175364/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     291    (-,-) 
  add_1801_23_g962/ZN      -       A1->ZN F     NAND2_X1       1  2.4    12    14     305    (-,-) 
  add_1801_23_g948/ZN      -       A->ZN  F     XNOR2_X1       1  1.8    10    39     344    (-,-) 
  g168391/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    15     359    (-,-) 
  g163764/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    12     371    (-,-) 
  reg_out_reg[23]/D        -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 127: VIOLATED (-261 ps) Setup Check with Pin alu_out_q_reg[14]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -261                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN   -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g187083/Z           -       A->Z   F     BUF_X2         5  8.0     8    32     101    (-,-) 
  g192237/ZN          -       A2->ZN R     NAND2_X1       3  5.1    17    24     125    (-,-) 
  g187292/ZN          -       A->ZN  F     INV_X1         1  6.1     9    17     142    (-,-) 
  g193804/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    39     181    (-,-) 
  g193802/ZN          -       A2->ZN F     NAND2_X4       4  8.4     8    18     198    (-,-) 
  g193807/ZN          -       A2->ZN R     NAND2_X2       1  6.3    13    20     218    (-,-) 
  g192800/ZN          -       A1->ZN F     NAND2_X4       5 13.9    11    18     236    (-,-) 
  g192805/ZN          -       B1->ZN R     AOI21_X1       1  2.0    23    28     265    (-,-) 
  g128/ZN             -       A->ZN  F     INV_X1         1  5.9    11    18     282    (-,-) 
  g836/ZN             -       B1->ZN R     AOI21_X4       4  7.3    22    28     310    (-,-) 
  g192090/ZN          -       B1->ZN F     OAI21_X1       1  1.8    10    17     327    (-,-) 
  g163702/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     343    (-,-) 
  g163367/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     368    (-,-) 
  alu_out_q_reg[14]/D -       -      F     DFF_X1         1    -     -     0     368    (-,-) 
#---------------------------------------------------------------------------------------------



Path 128: VIOLATED (-260 ps) Setup Check with Pin cpuregs_reg[23][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -260                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g163134/ZN            -       A->ZN  F     INV_X2         8 13.6     9    15     343    (-,-) 
  g162155/ZN            -       A2->ZN R     OAI22_X1       1  1.4    28    30     374    (-,-) 
  cpuregs_reg[23][29]/D -       -      R     DFF_X1         1    -     -     0     374    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 129: VIOLATED (-260 ps) Setup Check with Pin cpuregs_reg[18][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -260                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175060/ZN         -       A->ZN  F     INV_X1         1   1.9     6    10     344    (-,-) 
  g162217/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    29     373    (-,-) 
  cpuregs_reg[18][31]/D -       -      R     DFF_X1         1     -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 130: VIOLATED (-260 ps) Setup Check with Pin cpuregs_reg[18][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -260                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175057/ZN         -       A->ZN  F     INV_X1         1   1.9     6    10     344    (-,-) 
  g162215/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    29     373    (-,-) 
  cpuregs_reg[18][29]/D -       -      R     DFF_X1         1     -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 131: VIOLATED (-260 ps) Setup Check with Pin cpuregs_reg[18][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -260                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175055/ZN         -       A->ZN  F     INV_X2         2   3.6     6    10     344    (-,-) 
  g162216/ZN            -       A2->ZN R     OAI22_X1       1   1.4    28    29     373    (-,-) 
  cpuregs_reg[18][30]/D -       -      R     DFF_X1         1     -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 132: VIOLATED (-260 ps) Setup Check with Pin cpuregs_reg[10][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -260                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162797/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     356    (-,-) 
  g162074/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     376    (-,-) 
  cpuregs_reg[10][10]/D -       -      R     DFF_X1         1    -     -     0     376    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 133: VIOLATED (-260 ps) Setup Check with Pin cpuregs_reg[31][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -260                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162875/ZN            -       A2->ZN F     NAND2_X1       1  1.8    12    14     355    (-,-) 
  g162015/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    21     376    (-,-) 
  cpuregs_reg[31][11]/D -       -      R     DFF_X1         1    -     -     0     376    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 134: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162568/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162044/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][31]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 135: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162567/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162043/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][30]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 136: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162566/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162042/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][29]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 137: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162565/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162041/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][28]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 138: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162564/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162039/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][27]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 139: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162563/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162036/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][26]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 140: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162562/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162035/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][25]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 141: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162561/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162034/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][24]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 142: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162560/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g191016/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][23]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 143: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162559/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162031/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][22]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 144: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162558/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162030/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][21]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 145: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162557/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162029/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][20]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 146: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[31][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163312/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162556/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g162025/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[31][18]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 147: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162503/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161886/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][31]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 148: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162502/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161885/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][30]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 149: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162501/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161884/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][29]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 150: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162500/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161883/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][28]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 151: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162499/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161882/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][27]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 152: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162498/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161881/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][26]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 153: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162497/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161880/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][25]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 154: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162496/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161879/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][24]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 155: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162495/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g191000/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][23]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 156: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162494/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161877/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][22]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 157: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162493/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161876/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][21]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 158: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162492/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161875/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][20]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 159: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[27][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162491/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161873/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[27][18]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 160: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162476/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161826/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][31]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 161: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162475/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161825/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][30]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 162: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162474/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161824/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][29]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 163: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162473/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161823/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][28]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 164: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162472/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161822/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][27]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 165: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162471/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161821/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][26]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 166: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162470/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161820/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][25]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 167: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162469/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161819/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][24]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 168: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162468/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g191001/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][23]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 169: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162467/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161817/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][22]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 170: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162466/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161816/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][21]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 171: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162465/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161815/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][20]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 172: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[25][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163300/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g162464/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     350    (-,-) 
  g161813/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     367    (-,-) 
  cpuregs_reg[25][18]/D -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 173: VIOLATED (-259 ps) Setup Check with Pin reg_out_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -259                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q     -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN   -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN     -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN     -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN     -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN               -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  add_1801_23_g1004_dup/ZN -       A1->ZN F     NAND2_X2       6 10.2    15    26     273    (-,-) 
  add_1801_23_g175362/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     291    (-,-) 
  add_1801_23_g961/ZN      -       A1->ZN F     NAND2_X1       1  2.4     9    14     305    (-,-) 
  add_1801_23_g958/ZN      -       A->ZN  F     XNOR2_X1       1  1.8    10    38     342    (-,-) 
  g85181__8780/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    15     358    (-,-) 
  g84139__8757/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    12     370    (-,-) 
  reg_out_reg[27]/D        -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 174: VIOLATED (-259 ps) Setup Check with Pin reg_out_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q       -       CK->Q  R     DFF_X1         7 10.7    27   105     105    (-,-) 
  add_1801_23_g186480/ZN -       A1->ZN R     AND2_X1        2  3.8    13    42     147    (-,-) 
  add_1801_23_g1178/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    17     164    (-,-) 
  add_1801_23_g1137/ZN   -       A1->ZN R     NAND2_X2       3  7.1    14    20     184    (-,-) 
  add_1801_23_g1091/ZN   -       A1->ZN F     NAND2_X2       1  3.2     8    14     198    (-,-) 
  add_1801_23_g1078/ZN   -       A1->ZN R     NAND2_X2       5 10.6    18    23     221    (-,-) 
  add_1801_23_g1052/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    19     240    (-,-) 
  add_1801_23_g1051/ZN   -       A1->ZN R     NAND2_X4       8 14.4    14    20     259    (-,-) 
  add_1801_23_g1018/ZN   -       A1->ZN F     NAND2_X1       1  1.9     8    14     274    (-,-) 
  add_1801_23_g1355/ZN   -       A1->ZN F     AND2_X2        2  3.6     6    27     301    (-,-) 
  g177402/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     315    (-,-) 
  g177401/ZN             -       A->ZN  F     INV_X1         1  1.8     4     8     323    (-,-) 
  g177398/ZN             -       B1->ZN R     OAI21_X1       1  1.9    19    26     348    (-,-) 
  g85188__2683/ZN        -       A1->ZN F     NAND2_X1       1  1.8     9    16     364    (-,-) 
  g84150__1840/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    14     378    (-,-) 
  reg_out_reg[25]/D      -       -      R     DFF_X1         1    -     -     0     378    (-,-) 
#------------------------------------------------------------------------------------------------



Path 175: VIOLATED (-259 ps) Setup Check with Pin reg_out_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -259                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q     -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN   -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN     -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN     -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN     -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN               -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  add_1801_23_g1004_dup/ZN -       A1->ZN F     NAND2_X2       6 10.2    15    26     273    (-,-) 
  add_1801_23_g175361/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     291    (-,-) 
  add_1801_23_g959/ZN      -       A1->ZN F     NAND2_X1       1  2.4     9    14     305    (-,-) 
  add_1801_23_g949/ZN      -       A->ZN  F     XNOR2_X1       1  1.8    10    38     342    (-,-) 
  g168311/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    15     358    (-,-) 
  g163759/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    12     370    (-,-) 
  reg_out_reg[22]/D        -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 176: VIOLATED (-259 ps) Setup Check with Pin reg_out_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -259                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q     -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN   -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN     -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN     -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN     -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN               -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  add_1801_23_g1004_dup/ZN -       A1->ZN F     NAND2_X2       6 10.2    15    26     273    (-,-) 
  add_1801_23_g175365/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     291    (-,-) 
  add_1801_23_g981/ZN      -       A1->ZN F     NAND2_X1       1  2.4     9    14     305    (-,-) 
  add_1801_23_g952/ZN      -       A->ZN  F     XNOR2_X1       1  1.8    10    38     342    (-,-) 
  g168374/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    15     358    (-,-) 
  g163760/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    12     370    (-,-) 
  reg_out_reg[19]/D        -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 177: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175065/ZN         -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162214/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][28]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 178: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175064/ZN         -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162212/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][26]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 179: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175065/ZN         -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162211/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][25]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 180: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175064/ZN         -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g191006/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][23]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 181: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175064/ZN         -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162208/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][22]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 182: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175065/ZN        -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162189/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][3]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 183: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175065/ZN        -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162310/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][2]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 184: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[18][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175064/ZN        -       A->ZN  F     INV_X2         4   6.8     8    13     347    (-,-) 
  g162309/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     372    (-,-) 
  cpuregs_reg[18][0]/D -       -      R     DFF_X1         1     -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 185: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[20][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192456/Z             -       A->Z   R     BUF_X2         2  3.9     8    24     351    (-,-) 
  g192470/ZN            -       B1->ZN F     OAI22_X1       1  1.4    10    17     368    (-,-) 
  cpuregs_reg[20][30]/D -       -      F     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 186: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[20][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192456/Z             -       A->Z   R     BUF_X2         2  3.9     8    24     351    (-,-) 
  g192455/ZN            -       B1->ZN F     OAI22_X1       1  1.4    10    17     368    (-,-) 
  cpuregs_reg[20][29]/D -       -      F     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 187: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162793/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162070/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][6]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 188: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162805/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162083/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][19]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 189: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162804/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162081/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][17]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 190: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162803/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162080/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][16]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 191: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162802/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162079/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][15]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 192: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162801/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162078/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][14]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 193: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g183035/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162077/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][13]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 194: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN            -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162799/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162076/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][12]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 195: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162796/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162073/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][9]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 196: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162795/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162072/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][8]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 197: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162794/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162071/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][7]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 198: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162792/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162069/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][5]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 199: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162791/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162068/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][4]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 200: VIOLATED (-259 ps) Setup Check with Pin cpuregs_reg[10][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -259                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g163016/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     356    (-,-) 
  g162325/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     375    (-,-) 
  cpuregs_reg[10][0]/D -       -      R     DFF_X1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------



Path 201: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162277/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][31]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 202: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162276/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][30]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 203: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162275/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][29]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 204: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186360/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][28]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 205: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162273/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][27]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 206: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186359/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][26]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 207: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186357/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][25]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 208: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186362/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][24]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 209: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g191007/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][23]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 210: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162268/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][22]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 211: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g184471/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][21]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 212: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162266/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][20]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 213: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN         -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186365/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][18]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 214: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN        -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g162249/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][3]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 215: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN        -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186363/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][2]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 216: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN        -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g186364/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][1]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 217: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[22][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -258                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  fopt186358/ZN        -       A->ZN  F     INV_X8        17 28.5     8    14     347    (-,-) 
  g184477/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     372    (-,-) 
  cpuregs_reg[22][0]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 218: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162437/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161736/ZN            -       A->ZN  F     OAI21_X1       1  1.4    14    18     366    (-,-) 
  cpuregs_reg[19][31]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 219: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162436/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161734/ZN            -       A->ZN  F     OAI21_X1       1  1.4    14    18     366    (-,-) 
  cpuregs_reg[19][29]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 220: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162433/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161731/ZN            -       A->ZN  F     OAI21_X1       1  1.4    14    18     366    (-,-) 
  cpuregs_reg[19][26]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 221: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162432/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161730/ZN            -       A->ZN  F     OAI21_X1       1  1.4    14    18     366    (-,-) 
  cpuregs_reg[19][25]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 222: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162435/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161733/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][28]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 223: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162434/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161732/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][27]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 224: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162431/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161729/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][24]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 225: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162430/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g190995/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][23]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 226: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162429/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161727/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][22]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 227: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162428/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161726/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][21]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 228: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162427/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161725/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][20]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 229: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[19][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g163295/ZN            -       A1->ZN F     NAND2_X4      29 49.0    25    38     326    (-,-) 
  g162426/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     348    (-,-) 
  g161723/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     366    (-,-) 
  cpuregs_reg[19][18]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 230: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162184/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][28]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 231: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162180/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][24]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 232: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g191008/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][23]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 233: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162178/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][22]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 234: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162177/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][21]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 235: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162176/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][20]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 236: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN         -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162174/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][18]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 237: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN        -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162159/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][3]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 238: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN        -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162158/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][1]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 239: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[16][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175050/ZN        -       A->ZN  F     INV_X8        14  23.9     7    13     346    (-,-) 
  g162304/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     371    (-,-) 
  cpuregs_reg[16][0]/D -       -      R     DFF_X1         1     -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 240: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[23][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185069/ZN            -       A->ZN  R     INV_X2         1  6.6    11    19     330    (-,-) 
  g185063/ZN            -       A->ZN  F     INV_X4         9 15.4     6    12     341    (-,-) 
  g182453/ZN            -       A2->ZN R     OAI22_X1       1  1.4    28    29     371    (-,-) 
  cpuregs_reg[23][30]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 241: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[23][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185069/ZN            -       A->ZN  R     INV_X2         1  6.6    11    19     330    (-,-) 
  g185063/ZN            -       A->ZN  F     INV_X4         9 15.4     6    12     341    (-,-) 
  g185068/ZN            -       A2->ZN R     OAI22_X1       1  1.4    28    29     371    (-,-) 
  cpuregs_reg[23][22]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 242: VIOLATED (-258 ps) Setup Check with Pin cpuregs_reg[13][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -258                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162633/ZN            -       A2->ZN F     NAND2_X1       1  1.8    12    14     353    (-,-) 
  g161564/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    21     374    (-,-) 
  cpuregs_reg[13][10]/D -       -      R     DFF_X1         1    -     -     0     374    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 243: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[31][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162874/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     354    (-,-) 
  g162014/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     374    (-,-) 
  cpuregs_reg[31][10]/D -       -      R     DFF_X1         1    -     -     0     374    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 244: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[23][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180285/ZN            -       A->ZN  R     INV_X8        25 46.5    16    26     346    (-,-) 
  g162151/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    20     366    (-,-) 
  cpuregs_reg[23][25]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 245: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162552/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162001/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][31]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 246: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162549/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162000/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][30]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 247: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162548/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161997/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][29]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 248: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162547/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161996/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][28]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 249: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162545/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161995/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][27]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 250: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162543/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161994/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][26]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 251: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162542/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161992/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][25]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 252: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162540/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161991/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][24]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 253: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162539/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g190997/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][23]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 254: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162537/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161988/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][22]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 255: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162536/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161986/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][21]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 256: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162535/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161985/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][20]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 257: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[30][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175007/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162532/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161982/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[30][18]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 258: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162489/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161856/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][31]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 259: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162488/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161855/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][30]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 260: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162487/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161854/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][29]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 261: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162486/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161853/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][28]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 262: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162485/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161852/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][27]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 263: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162484/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161851/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][26]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 264: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162483/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161850/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][25]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 265: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162482/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161849/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][24]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 266: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162481/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g191014/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][23]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 267: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162480/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161847/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][22]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 268: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162479/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161846/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][21]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 269: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162478/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161845/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][20]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 270: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[26][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162477/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161843/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[26][18]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 271: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162401/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161665/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][31]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 272: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162399/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161664/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][30]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 273: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162398/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161663/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][29]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 274: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162397/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161661/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][28]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 275: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162396/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161659/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][27]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 276: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162395/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161657/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][26]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 277: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162394/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161656/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][25]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 278: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162393/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161655/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][24]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 279: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162392/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g190996/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][23]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 280: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162390/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161653/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][22]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 281: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162389/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161651/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][21]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 282: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162388/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161649/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][20]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 283: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[15][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163305/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162387/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g161647/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[15][18]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 284: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162608/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162125/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][31]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 285: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162607/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162124/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][30]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 286: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162606/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162123/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][29]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 287: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162605/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162122/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][28]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 288: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162604/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162121/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][27]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 289: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162603/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162120/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][26]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 290: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162602/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162119/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][25]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 291: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162601/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162118/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][24]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 292: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162600/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g191015/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][23]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 293: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162599/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162116/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][22]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 294: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162598/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162115/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][21]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 295: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162597/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162114/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][20]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 296: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[11][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163274/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162596/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     348    (-,-) 
  g162111/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[11][18]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 297: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162373/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161587/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][31]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 298: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162372/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161586/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][30]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 299: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162370/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161584/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][29]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 300: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162369/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161583/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][28]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 301: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162367/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161582/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][27]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 302: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162368/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161581/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][26]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 303: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162366/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161579/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][25]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 304: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162365/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161578/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][24]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 305: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162364/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g191018/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][23]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 306: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162363/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161577/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][22]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 307: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162362/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161576/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][21]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 308: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162361/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161575/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][20]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 309: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[13][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163310/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162360/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161572/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[13][18]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 310: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162581/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162065/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][31]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 311: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][30]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162580/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162064/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][30]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 312: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162579/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162063/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][29]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 313: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162578/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162062/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][28]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 314: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162577/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161795/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][27]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 315: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162576/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162058/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][26]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 316: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162575/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162060/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][25]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 317: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162574/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162059/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][24]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 318: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162573/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g190998/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][23]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 319: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162572/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162056/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][22]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 320: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162571/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162055/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][21]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 321: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162570/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162054/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][20]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 322: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[9][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g163290/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162569/ZN           -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g162052/ZN           -       A->ZN  F     OAI21_X1       1  1.4    13    18     365    (-,-) 
  cpuregs_reg[9][18]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 323: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[23][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g162154/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    20     366    (-,-) 
  cpuregs_reg[23][28]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 324: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[20][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g162244/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    20     366    (-,-) 
  cpuregs_reg[20][28]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 325: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[19][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g161735/ZN            -       A1->ZN F     OAI22_X1       1  1.4    14    18     364    (-,-) 
  cpuregs_reg[19][30]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 326: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[20][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192458/ZN            -       A->ZN  F     INV_X2         1  6.0     6    11     338    (-,-) 
  g189193/ZN            -       A->ZN  R     INV_X4         3  5.8     6    11     349    (-,-) 
  g189190/ZN            -       B1->ZN F     OAI22_X1       1  1.4    10    17     366    (-,-) 
  cpuregs_reg[20][27]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 327: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[20][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192458/ZN            -       A->ZN  F     INV_X2         1  6.0     6    11     338    (-,-) 
  g189193/ZN            -       A->ZN  R     INV_X4         3  5.8     6    11     349    (-,-) 
  g189195/ZN            -       B1->ZN F     OAI22_X1       1  1.4    10    17     366    (-,-) 
  cpuregs_reg[20][18]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 328: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[23][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN  -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183168/ZN            -       A->ZN  R     INV_X8        25 46.6    16    27     345    (-,-) 
  g162157/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    21     366    (-,-) 
  cpuregs_reg[23][31]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 329: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[21][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -257                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g192914/ZN            -       A1->ZN F     OAI22_X1       1  1.4    14    18     364    (-,-) 
  cpuregs_reg[21][30]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 330: VIOLATED (-257 ps) Setup Check with Pin cpuregs_reg[20][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -257                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192458/ZN           -       A->ZN  F     INV_X2         1  6.0     6    11     338    (-,-) 
  g189193/ZN           -       A->ZN  R     INV_X4         3  5.8     6    11     349    (-,-) 
  g189209/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    17     366    (-,-) 
  cpuregs_reg[20][0]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 331: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g162061/ZN            -       A1->ZN F     OAI22_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][30]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 332: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162870/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162010/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     373    (-,-) 
  cpuregs_reg[31][6]/D -       -      R     DFF_X1         1    -     -     0     373    (-,-) 
#----------------------------------------------------------------------------------------------



Path 333: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162463/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161796/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][31]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 334: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162462/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161263/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][29]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 335: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162461/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161264/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][28]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 336: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162460/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161265/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][27]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 337: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162459/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161266/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][26]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 338: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162458/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161287/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][25]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 339: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162457/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161289/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][24]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 340: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162456/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g191003/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][23]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 341: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162455/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161787/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][22]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 342: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162454/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161786/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][21]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 343: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162453/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161785/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][20]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 344: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[24][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN            -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162452/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     347    (-,-) 
  g161783/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[24][18]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 345: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162882/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162027/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][19]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 346: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162881/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162024/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][17]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 347: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162880/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162021/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][16]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 348: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162879/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162020/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][15]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 349: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162878/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162019/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][14]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 350: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g183034/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162018/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][13]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 351: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN            -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162876/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162016/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][12]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 352: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162873/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162013/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][9]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 353: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162872/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162012/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][8]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 354: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162871/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162011/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][7]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 355: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162869/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162008/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][5]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 356: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162868/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162007/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][4]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 357: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[31][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g163014/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g162308/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[31][0]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 358: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162994/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    15     353    (-,-) 
  g162136/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     372    (-,-) 
  cpuregs_reg[23][10]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 359: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[14][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184314/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     339    (-,-) 
  g181147/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     353    (-,-) 
  g161598/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     372    (-,-) 
  cpuregs_reg[14][10]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 360: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[16][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175052/ZN         -       A->ZN  F     INV_X2         3   5.2     7    11     344    (-,-) 
  g162183/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     369    (-,-) 
  cpuregs_reg[16][27]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 361: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[16][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175052/ZN         -       A->ZN  F     INV_X2         3   5.2     7    11     344    (-,-) 
  g162182/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    25     369    (-,-) 
  cpuregs_reg[16][26]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 362: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[16][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  fopt175052/ZN        -       A->ZN  F     INV_X2         3   5.2     7    11     344    (-,-) 
  g162301/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    25     369    (-,-) 
  cpuregs_reg[16][2]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 363: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g163002/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162145/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][19]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 364: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g163001/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162143/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][17]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 365: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g163000/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162142/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][16]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 366: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162999/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162141/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][15]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 367: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g183051/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162139/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][13]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 368: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN            -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162996/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162138/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][12]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 369: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN           -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162993/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162135/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][9]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 370: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN           -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162992/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162134/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][8]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 371: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN           -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162991/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162133/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][7]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 372: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185065/ZN           -       A->ZN  R     INV_X8        27 49.5    17    27     338    (-,-) 
  g162989/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     353    (-,-) 
  g162131/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[23][5]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 373: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[21][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192902/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192901/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[21][31]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 374: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[21][29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192900/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192899/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[21][29]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 375: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[21][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192896/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192895/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[21][26]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 376: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[21][25]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192898/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192897/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[21][25]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 377: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[21][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192893/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192892/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     364    (-,-) 
  cpuregs_reg[21][22]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 378: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[13][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162641/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    14     353    (-,-) 
  g161573/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     372    (-,-) 
  cpuregs_reg[13][19]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 379: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g163134/ZN            -       A->ZN  F     INV_X2         8 13.6     9    15     343    (-,-) 
  g162153/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    26     369    (-,-) 
  cpuregs_reg[23][27]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 380: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g163134/ZN            -       A->ZN  F     INV_X2         8 13.6     9    15     343    (-,-) 
  g162150/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    26     369    (-,-) 
  cpuregs_reg[23][24]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 381: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g163134/ZN            -       A->ZN  F     INV_X2         8 13.6     9    15     343    (-,-) 
  g162147/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    26     369    (-,-) 
  cpuregs_reg[23][21]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 382: VIOLATED (-256 ps) Setup Check with Pin cpuregs_reg[23][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g163134/ZN            -       A->ZN  F     INV_X2         8 13.6     9    15     343    (-,-) 
  g162144/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    26     369    (-,-) 
  cpuregs_reg[23][18]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 383: VIOLATED (-256 ps) Setup Check with Pin reg_next_pc_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -256                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN            -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN         -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN         -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN            -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g194024/ZN            -       A1->ZN F     NAND2_X1       1  3.4    11    17     177    (-,-) 
  g194022/ZN            -       A2->ZN R     NAND2_X2       2  7.3    14    23     200    (-,-) 
  g194025/ZN            -       A1->ZN F     NAND2_X4       1  6.0     8    13     213    (-,-) 
  g187698/ZN            -       A->ZN  R     INV_X4         2  8.5     8    13     227    (-,-) 
  g186946/ZN            -       A1->ZN F     NAND3_X4       1  6.5    11    17     244    (-,-) 
  g186926/ZN            -       A1->ZN R     NAND3_X4       2  8.2    13    18     262    (-,-) 
  g187765/ZN            -       A1->ZN F     NAND2_X4       3  9.3     8    15     277    (-,-) 
  g187886/ZN            -       A2->ZN R     NAND2_X4       2  8.2    10    18     295    (-,-) 
  fopt105/ZN            -       A->ZN  F     INV_X1         2  4.9     7    12     308    (-,-) 
  fopt104/ZN            -       A->ZN  R     INV_X2         3  7.0    11    16     324    (-,-) 
  g187893/ZN            -       A1->ZN F     NAND2_X1       1  1.9     8    13     337    (-,-) 
  g272/ZN               -       A1->ZN R     NAND3_X1       1  1.9    12    16     353    (-,-) 
  g164567/ZN            -       A1->ZN F     NAND2_X1       1  1.4     8    13     366    (-,-) 
  reg_next_pc_reg[10]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 384: VIOLATED (-256 ps) Setup Check with Pin reg_out_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -256                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN             -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  g191101/ZN             -       A2->ZN F     NAND2_X4       7 16.6    12    23     270    (-,-) 
  add_1801_23_g191107/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     287    (-,-) 
  add_1801_23_g965/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    14     301    (-,-) 
  add_1801_23_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     339    (-,-) 
  g84982__8780/ZN        -       A1->ZN R     NAND2_X1       1  1.9    10    15     354    (-,-) 
  g84147__2703/ZN        -       A1->ZN F     NAND2_X1       1  1.4     7    12     366    (-,-) 
  reg_out_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 385: VIOLATED (-255 ps) Setup Check with Pin reg_out_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN             -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  g191101/ZN             -       A2->ZN F     NAND2_X4       7 16.6    12    23     270    (-,-) 
  add_1801_23_g191106/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     287    (-,-) 
  add_1801_23_g967/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    14     301    (-,-) 
  add_1801_23_g944/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     339    (-,-) 
  g168107/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    15     354    (-,-) 
  g163763/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     366    (-,-) 
  reg_out_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 386: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[30][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162860/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     352    (-,-) 
  g161971/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     372    (-,-) 
  cpuregs_reg[30][11]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 387: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[30][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162859/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     352    (-,-) 
  g161970/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     372    (-,-) 
  cpuregs_reg[30][10]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 388: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[23][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7037/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7010/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g185358/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g193832/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g185362/ZN            -       A->ZN  R     INV_X8        25 46.3    16    26     344    (-,-) 
  g185067/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    20     364    (-,-) 
  cpuregs_reg[23][26]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 389: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[23][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN            -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g190994/ZN            -       A->ZN  R     INV_X8        23 42.4    15    25     344    (-,-) 
  g191009/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    20     364    (-,-) 
  cpuregs_reg[23][23]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 390: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[18][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184368/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     344    (-,-) 
  g162213/ZN             -       A2->ZN F     OAI22_X1       1  1.4    10    20     364    (-,-) 
  cpuregs_reg[18][27]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 391: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[13][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162634/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     352    (-,-) 
  g161565/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     372    (-,-) 
  cpuregs_reg[13][11]/D -       -      R     DFF_X1         1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 392: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[25][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162589/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     352    (-,-) 
  g161809/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[25][14]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 393: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[25][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162610/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     352    (-,-) 
  g161807/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[25][12]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 394: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[21][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192923/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192922/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     364    (-,-) 
  cpuregs_reg[21][27]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 395: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[21][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192919/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192918/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     364    (-,-) 
  cpuregs_reg[21][21]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 396: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[21][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g192894/ZN            -       A1->ZN F     NAND2_X4      26 45.5    24    36     324    (-,-) 
  g192921/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    22     346    (-,-) 
  g192920/ZN            -       A->ZN  F     OAI21_X1       1  1.4    12    18     364    (-,-) 
  cpuregs_reg[21][20]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 397: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[18][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175055/ZN        -       A->ZN  F     INV_X2         2   3.6     6    10     344    (-,-) 
  g162188/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    24     368    (-,-) 
  cpuregs_reg[18][1]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 398: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[17][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g161705/ZN            -       A1->ZN F     OAI22_X1       1  1.4    10    18     364    (-,-) 
  cpuregs_reg[17][30]/D -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 399: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161609/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][19]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 400: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161606/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][17]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 401: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161604/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][15]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 402: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161602/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][14]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 403: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161599/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][11]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 404: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161605/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][16]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 405: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161601/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][13]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 406: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184313/ZN         -       A->ZN  R     INV_X4         8 14.3    11    20     339    (-,-) 
  g162831/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     353    (-,-) 
  g161600/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[14][12]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 407: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184313/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     339    (-,-) 
  g162828/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     353    (-,-) 
  g161596/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[14][9]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#----------------------------------------------------------------------------------------------



Path 408: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161595/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][8]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 409: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161593/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][7]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 410: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184314/ZN        -       A->ZN  R     INV_X2         4  7.2    11    19     339    (-,-) 
  g181148/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     353    (-,-) 
  g161592/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[14][6]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#----------------------------------------------------------------------------------------------



Path 411: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g161591/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][5]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 412: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184313/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     339    (-,-) 
  g162823/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     353    (-,-) 
  g161590/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[14][4]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#----------------------------------------------------------------------------------------------



Path 413: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[14][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -255                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184315/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     349    (-,-) 
  g162305/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     365    (-,-) 
  cpuregs_reg[14][0]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#----------------------------------------------------------------------------------------------



Path 414: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[18][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175058/ZN         -       A->ZN  F     INV_X1         1   1.8     6     9     344    (-,-) 
  g162210/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    24     368    (-,-) 
  cpuregs_reg[18][24]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 415: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[18][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175059/ZN         -       A->ZN  F     INV_X1         1   1.8     6     9     344    (-,-) 
  g162207/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    24     368    (-,-) 
  cpuregs_reg[18][21]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 416: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[18][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175061/ZN         -       A->ZN  F     INV_X1         1   1.8     6     9     344    (-,-) 
  g162206/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    24     368    (-,-) 
  cpuregs_reg[18][20]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 417: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[18][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  fopt175063/ZN         -       A->ZN  F     INV_X1         1   1.8     6     9     344    (-,-) 
  g162204/ZN            -       A1->ZN R     OAI22_X1       1   1.4    28    24     368    (-,-) 
  cpuregs_reg[18][18]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 418: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[20][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183067/ZN            -       A->ZN  R     INV_X8        25 46.4    16    26     345    (-,-) 
  g192462/ZN            -       A1->ZN F     OAI22_X1       1  1.4    13    18     363    (-,-) 
  cpuregs_reg[20][22]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 419: VIOLATED (-255 ps) Setup Check with Pin reg_out_reg[17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1801_23_g190342/ZN -       A1->ZN R     AND2_X1        2  3.8    13    41     142    (-,-) 
  add_1801_23_g1179/ZN   -       A1->ZN F     NAND2_X1       1  6.9    16    25     167    (-,-) 
  add_1801_23_g1079/ZN   -       A2->ZN R     NAND3_X4       3  9.3    13    23     190    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN F     NAND2_X2       1  6.5    10    18     208    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN R     NAND3_X4       6 17.5    18    23     231    (-,-) 
  g191099/ZN             -       A1->ZN F     NAND2_X4       2  9.3     9    17     248    (-,-) 
  g191101/ZN             -       A1->ZN R     NAND2_X4       7 17.8    16    22     270    (-,-) 
  add_1801_23_g191104/ZN -       A->ZN  F     INV_X4         4  9.2     6    10     280    (-,-) 
  add_1801_23_g980/ZN    -       B1->ZN R     OAI21_X2       1  2.5    16    23     304    (-,-) 
  add_1801_23_g954/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    40     344    (-,-) 
  g168108/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     360    (-,-) 
  g163761/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    14     373    (-,-) 
  reg_out_reg[17]/D      -       -      R     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 420: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[25][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162611/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     351    (-,-) 
  g161806/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     371    (-,-) 
  cpuregs_reg[25][11]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 421: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[25][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162679/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     351    (-,-) 
  g161805/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     371    (-,-) 
  cpuregs_reg[25][10]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 422: VIOLATED (-255 ps) Setup Check with Pin reg_out_reg[20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -255                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1801_23_g190342/ZN -       A1->ZN R     AND2_X1        2  3.8    13    41     142    (-,-) 
  add_1801_23_g1179/ZN   -       A1->ZN F     NAND2_X1       1  6.9    16    25     167    (-,-) 
  add_1801_23_g1079/ZN   -       A2->ZN R     NAND3_X4       3  9.3    13    23     190    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN F     NAND2_X2       1  6.5    10    18     208    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN R     NAND3_X4       6 17.5    18    23     231    (-,-) 
  g191099/ZN             -       A1->ZN F     NAND2_X4       2  9.3     9    17     248    (-,-) 
  g191101/ZN             -       A1->ZN R     NAND2_X4       7 17.8    16    22     270    (-,-) 
  add_1801_23_g191104/ZN -       A->ZN  F     INV_X4         4  9.2     6    10     280    (-,-) 
  add_1801_23_g978/ZN    -       B1->ZN R     OAI21_X2       1  2.5    16    23     304    (-,-) 
  add_1801_23_g955/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    40     344    (-,-) 
  g84985__1474/ZN        -       A1->ZN F     NAND2_X1       1  1.8     9    16     360    (-,-) 
  g84153__9906/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    14     373    (-,-) 
  reg_out_reg[20]/D      -       -      R     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 423: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[12][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180814/ZN         -       A->ZN  R     INV_X4         8 14.3    11    18     338    (-,-) 
  g162618/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     351    (-,-) 
  g161534/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     371    (-,-) 
  cpuregs_reg[12][10]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 424: VIOLATED (-255 ps) Setup Check with Pin cpuregs_reg[12][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -255                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180815/ZN         -       A->ZN  R     INV_X2         4  7.2    11    18     338    (-,-) 
  g162619/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     351    (-,-) 
  g161535/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     371    (-,-) 
  cpuregs_reg[12][11]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 425: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162855/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161963/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     371    (-,-) 
  cpuregs_reg[30][6]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#----------------------------------------------------------------------------------------------



Path 426: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162867/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161983/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][19]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 427: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162866/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161980/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][17]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 428: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162865/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161978/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][16]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 429: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162864/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161975/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][15]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 430: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162863/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161974/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][14]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 431: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g183043/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161973/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][13]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 432: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN            -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN            -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162861/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161972/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][12]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 433: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162858/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161969/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][9]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 434: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162857/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161967/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][8]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 435: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162856/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161964/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][7]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 436: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162854/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161962/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][5]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 437: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162853/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161960/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][4]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 438: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[30][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g163013/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g162307/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[30][0]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 439: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162935/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    16     351    (-,-) 
  g161716/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][11]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 440: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162934/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    16     351    (-,-) 
  g161715/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][10]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 441: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162629/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161560/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][6]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 442: VIOLATED (-254 ps) Setup Check with Pin reg_out_reg[31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -254                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  F     DFF_X1         7 11.1    15    93      93    (-,-) 
  add_1801_23_g179081/ZN -       A1->ZN F     OR2_X2         3  5.2    10    47     140    (-,-) 
  add_1801_23_g1178/ZN   -       A2->ZN R     NAND2_X1       1  3.4    13    21     161    (-,-) 
  add_1801_23_g1137/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     179    (-,-) 
  add_1801_23_g1091/ZN   -       A1->ZN R     NAND2_X2       1  3.4    10    15     194    (-,-) 
  add_1801_23_g1078/ZN   -       A1->ZN F     NAND2_X2       5  9.6    14    20     214    (-,-) 
  add_1801_23_g1052/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    21     234    (-,-) 
  add_1801_23_g1051/ZN   -       A1->ZN F     NAND2_X4       8 13.3    10    18     252    (-,-) 
  add_1801_23_g1022/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    16     268    (-,-) 
  add_1801_23_g1358/ZN   -       A1->ZN R     AND2_X2        2  3.8     9    30     298    (-,-) 
  g185809/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    14     311    (-,-) 
  g177394/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    14     326    (-,-) 
  g177393/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    13     339    (-,-) 
  g168307/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    14     353    (-,-) 
  g163757/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     365    (-,-) 
  reg_out_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 443: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[20][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN            -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g190994/ZN            -       A->ZN  R     INV_X8        23 42.4    15    25     344    (-,-) 
  g191010/ZN            -       A1->ZN F     OAI22_X1       1  1.4    13    18     362    (-,-) 
  cpuregs_reg[20][23]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 444: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162640/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161571/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][17]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 445: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162639/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161570/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][16]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 446: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162638/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161569/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][15]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 447: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162637/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161568/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][14]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 448: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g183028/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161567/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][13]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 449: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN            -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN            -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162635/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161566/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][12]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 450: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162632/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161563/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][9]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 451: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162631/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161562/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][8]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 452: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162630/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161561/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][7]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 453: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162628/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161559/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][5]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 454: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162627/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g161558/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][4]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 455: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[13][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g163003/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g162313/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[13][0]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 456: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[28][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180231/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     347    (-,-) 
  g161914/ZN            -       B1->ZN F     OAI21_X1       1  1.4    13    15     362    (-,-) 
  cpuregs_reg[28][29]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 457: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162942/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161724/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][19]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 458: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162941/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161722/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][17]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 459: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162940/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161721/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][16]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 460: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162939/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161720/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][15]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 461: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162938/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161719/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][14]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 462: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g183058/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161718/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][13]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 463: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN            -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN            -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162936/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161717/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][12]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 464: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162933/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161714/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][9]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 465: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162932/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161713/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][8]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 466: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162931/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161712/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][7]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 467: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162930/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161711/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][6]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 468: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162929/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161710/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][5]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 469: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[19][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162928/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     351    (-,-) 
  g161709/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[19][4]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 470: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161542/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    16     363    (-,-) 
  cpuregs_reg[12][19]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 471: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161543/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    16     363    (-,-) 
  cpuregs_reg[12][17]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 472: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[27][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180832/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     337    (-,-) 
  g162725/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     350    (-,-) 
  g179955/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[27][11]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 473: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162371/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161814/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][19]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 474: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162425/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161812/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][17]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 475: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162451/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161811/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][16]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 476: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g177713/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g177712/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][15]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 477: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN            -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN         -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g183039/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161808/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][13]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 478: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162678/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161804/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][9]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 479: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162677/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161803/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][8]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 480: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162676/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161802/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][7]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 481: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g178065/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g178064/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][6]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 482: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162674/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161800/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][5]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 483: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162673/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g161799/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][4]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 484: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[25][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g163007/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     351    (-,-) 
  g162318/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[25][0]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 485: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161540/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][16]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 486: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161539/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][15]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 487: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161538/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][14]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 488: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN        -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g162327/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][0]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 489: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161537/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][13]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 490: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN         -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN         -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g177880/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][12]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 491: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN        -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161533/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][9]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 492: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN        -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161532/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][8]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 493: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN        -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161531/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][7]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 494: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180814/ZN        -       A->ZN  R     INV_X4         8 14.3    11    18     338    (-,-) 
  g162614/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g161529/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     370    (-,-) 
  cpuregs_reg[12][6]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#----------------------------------------------------------------------------------------------



Path 495: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN        -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161528/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][5]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 496: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[12][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180816/ZN        -       A->ZN  R     INV_X4        16 30.0    20    28     347    (-,-) 
  g161530/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     363    (-,-) 
  cpuregs_reg[12][4]/D -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 497: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[1][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180231/ZN           -       A->ZN  R     INV_X8        25 46.7    16    28     347    (-,-) 
  g161674/ZN           -       B1->ZN F     OAI21_X1       1  1.4    12    15     362    (-,-) 
  cpuregs_reg[1][29]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 498: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[29][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN         -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162755/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     350    (-,-) 
  g161927/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[29][11]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 499: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[29][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -254                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN         -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162754/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     350    (-,-) 
  g161926/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     370    (-,-) 
  cpuregs_reg[29][10]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 500: VIOLATED (-254 ps) Setup Check with Pin cpuregs_reg[1][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -254                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g190994/ZN           -       A->ZN  R     INV_X8        23 42.4    15    25     344    (-,-) 
  g191011/ZN           -       B2->ZN F     OAI21_X1       1  1.4    12    17     362    (-,-) 
  cpuregs_reg[1][23]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 501: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g161915/ZN            -       B1->ZN F     OAI21_X1       1  1.4    13    15     361    (-,-) 
  cpuregs_reg[28][30]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 502: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162924/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162201/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     370    (-,-) 
  cpuregs_reg[18][15]/D -       -      R     DFF_X1         1     -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 503: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162920/ZN            -       A1->ZN F     NAND2_X1       1   1.8    10    16     350    (-,-) 
  g162197/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     370    (-,-) 
  cpuregs_reg[18][11]/D -       -      R     DFF_X1         1     -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 504: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162919/ZN            -       A1->ZN F     NAND2_X1       1   1.8    10    16     350    (-,-) 
  g162196/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     370    (-,-) 
  cpuregs_reg[18][10]/D -       -      R     DFF_X1         1     -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 505: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162516/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161916/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][31]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 506: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][28]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162513/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161913/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][28]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 507: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162512/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161912/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][27]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 508: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162511/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161911/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][26]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 509: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180285/ZN            -       A->ZN  R     INV_X8        25 46.5    16    26     346    (-,-) 
  g161910/ZN            -       B1->ZN F     OAI21_X1       1  1.4    13    15     361    (-,-) 
  cpuregs_reg[28][25]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 510: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162509/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161909/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][24]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 511: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162508/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g190999/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][23]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 512: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162507/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161907/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][22]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 513: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162506/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161906/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][21]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 514: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162505/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161905/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][20]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 515: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[28][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN            -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162504/ZN            -       A1->ZN R     NAND2_X1       1  2.0    11    20     343    (-,-) 
  g161903/ZN            -       A->ZN  F     OAI21_X1       1  1.4    13    18     361    (-,-) 
  cpuregs_reg[28][18]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 516: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179957/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    16     362    (-,-) 
  cpuregs_reg[27][7]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 517: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[10][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162067/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     361    (-,-) 
  cpuregs_reg[10][3]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 518: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[10][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162295/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     361    (-,-) 
  cpuregs_reg[10][2]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 519: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[10][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g170462/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    53     321    (-,-) 
  g163222/ZN           -       A->ZN  R     INV_X16       35 64.0    12    22     342    (-,-) 
  g162066/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     361    (-,-) 
  cpuregs_reg[10][1]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 520: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[23][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7023/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7006/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185428/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g185427/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185432/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g182442/ZN            -       A2->ZN F     OAI22_X1       1  1.4    10    20     362    (-,-) 
  cpuregs_reg[23][20]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 521: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[20][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  fopt192453/ZN         -       A->ZN  F     INV_X4         9 19.7     8    14     341    (-,-) 
  g192457/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     366    (-,-) 
  cpuregs_reg[20][24]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 522: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[20][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  fopt192453/ZN         -       A->ZN  F     INV_X4         9 19.7     8    14     341    (-,-) 
  g162237/ZN            -       A1->ZN R     OAI22_X1       1  1.4    28    25     366    (-,-) 
  cpuregs_reg[20][21]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 523: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179949/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][19]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 524: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180831/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     337    (-,-) 
  g162731/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g179958/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[27][17]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 525: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179959/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][16]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 526: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179951/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][15]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 527: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180831/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     337    (-,-) 
  g162728/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g179953/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[27][14]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 528: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180831/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     337    (-,-) 
  g183061/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g179943/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[27][13]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 529: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179950/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][12]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 530: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179956/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][10]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 531: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180831/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     337    (-,-) 
  g162724/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g179945/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[27][9]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 532: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179947/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][5]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 533: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN           -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g161677/ZN           -       B1->ZN F     OAI21_X1       1  1.4    12    15     361    (-,-) 
  cpuregs_reg[1][30]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 534: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179952/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][8]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 535: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179941/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][6]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 536: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180833/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     347    (-,-) 
  g179946/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[27][4]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 537: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[27][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180831/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     337    (-,-) 
  g163009/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g179954/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     369    (-,-) 
  cpuregs_reg[27][0]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 538: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162927/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162205/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][19]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 539: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162926/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162203/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][17]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 540: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162925/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162202/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][16]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 541: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162923/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162200/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][14]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 542: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g183040/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162199/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][13]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 543: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN         -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162921/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162198/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][12]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 544: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162918/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162195/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][9]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 545: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162917/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162194/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][8]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 546: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162916/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162193/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][7]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 547: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162915/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162192/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][6]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 548: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162913/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     350    (-,-) 
  g162190/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     369    (-,-) 
  cpuregs_reg[18][4]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 549: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[8][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180231/ZN           -       A->ZN  R     INV_X8        25 46.7    16    28     347    (-,-) 
  g174753/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[8][29]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 550: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[29][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180231/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     347    (-,-) 
  g174391/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[29][29]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 551: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[23][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185069/ZN           -       A->ZN  R     INV_X2         1  6.6    11    19     330    (-,-) 
  g185063/ZN           -       A->ZN  F     INV_X4         9 15.4     6    12     341    (-,-) 
  g182448/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     366    (-,-) 
  cpuregs_reg[23][3]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 552: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[23][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185069/ZN           -       A->ZN  R     INV_X2         1  6.6    11    19     330    (-,-) 
  g185063/ZN           -       A->ZN  F     INV_X4         9 15.4     6    12     341    (-,-) 
  g179443/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     366    (-,-) 
  cpuregs_reg[23][2]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 553: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[23][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185069/ZN           -       A->ZN  R     INV_X2         1  6.6    11    19     330    (-,-) 
  g185063/ZN           -       A->ZN  F     INV_X4         9 15.4     6    12     341    (-,-) 
  g179440/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     366    (-,-) 
  cpuregs_reg[23][1]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 554: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[23][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185069/ZN           -       A->ZN  R     INV_X2         1  6.6    11    19     330    (-,-) 
  g185063/ZN           -       A->ZN  F     INV_X4         9 15.4     6    12     341    (-,-) 
  g179445/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     366    (-,-) 
  cpuregs_reg[23][0]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 555: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[17][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180231/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     347    (-,-) 
  g161704/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[17][29]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 556: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[12][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180231/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     347    (-,-) 
  g174610/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[12][29]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 557: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[29][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162750/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g161921/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][6]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 558: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[18][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163279/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175067/ZN        -       A->ZN  R     INV_X16       57 110.0    18    29     334    (-,-) 
  g162914/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     350    (-,-) 
  g162191/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    18     369    (-,-) 
  cpuregs_reg[18][5]/D -       -      R     DFF_X1         1     -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 559: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183168/ZN           -       A->ZN  R     INV_X8        25 46.6    16    27     345    (-,-) 
  g161675/ZN           -       B1->ZN F     OAI21_X1       1  1.4    14    15     360    (-,-) 
  cpuregs_reg[1][31]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 560: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -253                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN           -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN           -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g181861/ZN           -       A->ZN  F     INV_X2         3  5.4     5    10     340    (-,-) 
  g181862/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    28     369    (-,-) 
  cpuregs_reg[1][26]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 561: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN         -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162762/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g161938/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][19]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 562: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181366/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     346    (-,-) 
  g161934/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[29][17]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 563: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181366/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     346    (-,-) 
  g161574/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[29][16]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 564: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN         -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g178365/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g178364/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][15]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 565: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN         -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g183054/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g161930/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][13]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 566: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162753/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g161924/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][9]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 567: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162752/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g161923/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][8]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 568: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181366/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     346    (-,-) 
  g161922/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[29][7]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 569: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g162748/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g161919/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     369    (-,-) 
  cpuregs_reg[29][4]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 570: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181366/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     346    (-,-) 
  g162322/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[29][0]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 571: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[1][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN           -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g161673/ZN           -       B1->ZN F     OAI21_X1       1  1.4    12    15     361    (-,-) 
  cpuregs_reg[1][28]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 572: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181366/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     346    (-,-) 
  g161931/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[29][14]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 573: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN            -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN            -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181366/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     346    (-,-) 
  g161928/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     362    (-,-) 
  cpuregs_reg[29][12]/D -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 574: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g178489/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     350    (-,-) 
  g178488/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     369    (-,-) 
  cpuregs_reg[29][5]/D -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#----------------------------------------------------------------------------------------------



Path 575: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162905/ZN            -       A1->ZN F     NAND2_X1       1   1.8    10    16     349    (-,-) 
  g162167/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     368    (-,-) 
  cpuregs_reg[16][11]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 576: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162904/ZN            -       A1->ZN F     NAND2_X1       1   1.8    10    16     349    (-,-) 
  g162166/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     368    (-,-) 
  cpuregs_reg[16][10]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 577: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[1][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183067/ZN           -       A->ZN  R     INV_X8        25 46.4    16    26     345    (-,-) 
  g161667/ZN           -       B1->ZN F     OAI21_X1       1  1.4    14    15     360    (-,-) 
  cpuregs_reg[1][22]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 578: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[8][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN           -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g174755/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[8][30]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 579: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g174393/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[29][30]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 580: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162950/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    16     348    (-,-) 
  g162227/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[20][11]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 581: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[12][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN            -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186178/ZN            -       A->ZN  R     INV_X8        25 46.7    16    28     346    (-,-) 
  g174612/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[12][30]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 582: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180285/ZN            -       A->ZN  R     INV_X8        25 46.5    16    26     346    (-,-) 
  g174379/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[29][25]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 583: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7023/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7006/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185428/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g185427/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185432/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g192463/ZN            -       A1->ZN F     OAI22_X1       1  1.4    13    18     360    (-,-) 
  cpuregs_reg[20][20]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 584: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[15][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175811/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     335    (-,-) 
  g162845/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     348    (-,-) 
  g182958/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[15][11]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 585: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[15][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175811/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     335    (-,-) 
  g162844/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     348    (-,-) 
  g182952/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[15][10]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 586: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[12][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180285/ZN            -       A->ZN  R     INV_X8        25 46.5    16    26     346    (-,-) 
  g174591/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[12][25]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 587: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[11][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180820/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     335    (-,-) 
  g162814/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     348    (-,-) 
  g162106/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[11][11]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 588: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[11][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180820/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     335    (-,-) 
  g162813/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     348    (-,-) 
  g162104/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[11][10]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 589: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[8][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180285/ZN           -       A->ZN  R     INV_X8        25 46.5    16    26     346    (-,-) 
  g174727/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[8][25]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 590: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[17][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180285/ZN            -       A->ZN  R     INV_X8        25 46.5    16    26     346    (-,-) 
  g161700/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[17][25]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 591: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[9][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt182926/ZN        -       A->ZN  R     INV_X1         4  7.5    20    28     332    (-,-) 
  g162783/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    16     348    (-,-) 
  g191474/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[9][11]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#----------------------------------------------------------------------------------------------



Path 592: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[21][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162971/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    14     348    (-,-) 
  g161752/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[21][17]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 593: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162912/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162175/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][19]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 594: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162911/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162173/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][17]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 595: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162909/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162171/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][15]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 596: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162908/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162170/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][14]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 597: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g183057/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162169/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][13]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 598: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162906/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162168/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][12]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 599: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162903/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162165/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][9]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 600: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162902/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162164/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][8]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 601: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162900/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162163/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][6]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 602: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162898/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     349    (-,-) 
  g162160/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][4]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 603: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[8][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN           -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g174745/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[8][28]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 604: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[29][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g174389/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[29][28]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 605: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[22][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162981/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162258/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[22][12]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 606: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162956/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162233/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][17]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 607: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162954/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162231/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][15]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 608: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162953/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162230/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][14]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 609: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g183053/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162229/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][13]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 610: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN        -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162947/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162224/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][8]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#----------------------------------------------------------------------------------------------



Path 611: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN        -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162945/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162222/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][6]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#----------------------------------------------------------------------------------------------



Path 612: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[20][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN        -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162943/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     348    (-,-) 
  g162220/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][4]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#----------------------------------------------------------------------------------------------



Path 613: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[17][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g161703/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[17][28]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 614: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[16][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN         -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162910/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     349    (-,-) 
  g162172/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     368    (-,-) 
  cpuregs_reg[16][16]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 615: VIOLATED (-252 ps) Setup Check with Pin cpuregs_reg[12][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185370/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     346    (-,-) 
  g174602/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     361    (-,-) 
  cpuregs_reg[12][28]/D -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 616: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[31][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162005/ZN           -       B1->ZN F     OAI22_X1       1  1.4    14    19     359    (-,-) 
  cpuregs_reg[31][3]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 617: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162980/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    15     348    (-,-) 
  g162257/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[22][11]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 618: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162979/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    15     348    (-,-) 
  g162256/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     368    (-,-) 
  cpuregs_reg[22][10]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 619: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[20][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt174978/ZN         -       A->ZN  R     INV_X8        28 53.2    18    28     333    (-,-) 
  g162955/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     349    (-,-) 
  g162232/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[20][16]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 620: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[16][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162901/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     349    (-,-) 
  g162162/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    18     368    (-,-) 
  cpuregs_reg[16][7]/D -       -      R     DFF_X1         1     -     -     0     368    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 621: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g182949/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g182948/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     368    (-,-) 
  cpuregs_reg[15][6]/D -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#----------------------------------------------------------------------------------------------



Path 622: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[21][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162965/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     348    (-,-) 
  g161746/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     367    (-,-) 
  cpuregs_reg[21][11]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 623: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[21][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162964/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     348    (-,-) 
  g161745/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     367    (-,-) 
  cpuregs_reg[21][10]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 624: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[1][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7023/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7006/ZN -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185428/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g185427/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185432/ZN           -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g161662/ZN           -       B2->ZN F     OAI21_X1       1  1.4    12    18     359    (-,-) 
  cpuregs_reg[1][20]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 625: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN         -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g162850/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g182946/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[15][16]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 626: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g162841/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g182954/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[15][7]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 627: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g163005/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g182953/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[15][0]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 628: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162821/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162112/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[11][19]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 629: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162820/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162113/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[11][17]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 630: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162818/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162108/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[11][15]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 631: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162817/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162109/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[11][14]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 632: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162815/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162105/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[11][12]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 633: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[8][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183168/ZN           -       A->ZN  R     INV_X8        25 46.6    16    27     345    (-,-) 
  g174743/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[8][31]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 634: VIOLATED (-251 ps) Setup Check with Pin reg_op2_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g183482/ZN              -       A->ZN  F     INV_X4         7 14.8     8    14      90    (-,-) 
  g189480/ZN              -       A2->ZN R     NOR2_X1        1  3.4    23    37     126    (-,-) 
  g167757/ZN              -       A1->ZN F     NAND2_X2       2 11.8    16    27     153    (-,-) 
  g167553/ZN              -       A1->ZN R     NOR2_X4       10 22.5    34    46     199    (-,-) 
  g167330/ZN              -       A->ZN  F     INV_X4        23 36.2    16    26     225    (-,-) 
  g164592/ZN              -       B1->ZN R     OAI222_X1      1  2.0    47    46     271    (-,-) 
  g163756/ZN              -       A2->ZN F     NOR2_X1        1  1.8    13    15     286    (-,-) 
  g163599/ZN              -       A2->ZN R     NAND2_X1       1  3.6    14    23     309    (-,-) 
  g163387/ZN              -       A2->ZN F     NOR2_X2        2  3.4     6    11     320    (-,-) 
  g191493/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     360    (-,-) 
  reg_op2_reg[4]/D        -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 635: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[31][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162293/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     359    (-,-) 
  cpuregs_reg[31][2]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 636: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[31][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g170460/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     319    (-,-) 
  g163214/ZN           -       A->ZN  R     INV_X16       35 64.0    12    21     340    (-,-) 
  g162003/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     359    (-,-) 
  cpuregs_reg[31][1]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 637: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[29][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN  -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183168/ZN            -       A->ZN  R     INV_X8        25 46.6    16    27     345    (-,-) 
  g174387/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[29][31]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 638: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[17][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN  -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183168/ZN            -       A->ZN  R     INV_X8        25 46.6    16    27     345    (-,-) 
  g161706/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[17][31]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 639: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN         -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162852/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182956/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][19]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 640: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN         -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162851/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182955/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][17]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 641: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN         -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162849/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182951/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][15]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 642: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN         -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162848/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182957/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][14]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 643: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN         -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162846/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182963/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][12]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 644: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162843/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182961/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][9]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 645: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162842/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182962/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][8]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 646: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[12][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN  -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183168/ZN            -       A->ZN  R     INV_X8        25 46.6    16    27     345    (-,-) 
  g174600/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[12][31]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 647: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162110/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][16]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 648: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162107/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][13]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 649: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162103/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][9]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 650: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162102/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][8]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 651: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162810/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162101/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[11][7]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 652: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162099/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][6]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 653: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162808/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     349    (-,-) 
  g162100/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[11][5]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 654: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162098/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][4]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 655: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[11][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180821/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     345    (-,-) 
  g162326/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     360    (-,-) 
  cpuregs_reg[11][0]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 656: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162987/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162265/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][19]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 657: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162986/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162263/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][17]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 658: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162985/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     348    (-,-) 
  g162262/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][16]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 659: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162984/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162261/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][15]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 660: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162983/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162260/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][14]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 661: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN         -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g183059/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162259/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][13]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 662: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162978/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162255/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][9]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 663: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162977/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162254/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][8]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 664: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162975/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162252/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][6]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 665: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162974/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162251/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][5]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 666: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162973/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     348    (-,-) 
  g162250/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[22][4]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 667: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN            -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN            -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175811/ZN         -       A->ZN  R     INV_X2         4  7.2    11    19     335    (-,-) 
  g183047/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182959/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][13]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 668: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175809/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     335    (-,-) 
  g162839/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182960/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[15][5]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 669: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[15][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175811/ZN        -       A->ZN  R     INV_X2         4  7.2    11    19     335    (-,-) 
  g162838/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     348    (-,-) 
  g182964/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     367    (-,-) 
  cpuregs_reg[15][4]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 670: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[22][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163304/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    22     305    (-,-) 
  fopt186356/ZN        -       A->ZN  R     INV_X16       48 98.6    17    27     333    (-,-) 
  g162976/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     348    (-,-) 
  g162253/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     367    (-,-) 
  cpuregs_reg[22][7]/D -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#----------------------------------------------------------------------------------------------



Path 671: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[1][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -251                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184368/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     344    (-,-) 
  g161672/ZN             -       B1->ZN F     OAI21_X1       1  1.4    12    15     359    (-,-) 
  cpuregs_reg[1][27]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 672: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[29][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183067/ZN            -       A->ZN  R     INV_X8        25 46.4    16    26     345    (-,-) 
  g174372/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[29][22]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 673: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[12][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183067/ZN            -       A->ZN  R     INV_X8        25 46.4    16    26     345    (-,-) 
  g174598/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[12][22]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 674: VIOLATED (-251 ps) Setup Check with Pin cpuregs_reg[8][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -251                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183067/ZN           -       A->ZN  R     INV_X8        25 46.4    16    26     345    (-,-) 
  g174741/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[8][22]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 675: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[17][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183067/ZN            -       A->ZN  R     INV_X8        25 46.4    16    26     345    (-,-) 
  g161697/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     360    (-,-) 
  cpuregs_reg[17][22]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 676: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162960/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161741/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][6]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 677: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[1][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -250                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g181047/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     275    (-,-) 
  g183074/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     295    (-,-) 
  g193830/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     317    (-,-) 
  g183078/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     343    (-,-) 
  g161658/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     358    (-,-) 
  cpuregs_reg[1][18]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 678: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162972/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161754/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][19]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 679: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162970/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161751/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][16]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 680: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162969/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161750/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][15]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 681: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162968/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161749/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][14]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 682: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g183046/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161748/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][13]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 683: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN            -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN            -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN            -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162966/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161747/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][12]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 684: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162963/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161744/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][9]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 685: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162962/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161743/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][8]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 686: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162959/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161740/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][5]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 687: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[21][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162958/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     348    (-,-) 
  g161739/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     366    (-,-) 
  cpuregs_reg[21][4]/D -       -      R     DFF_X1         1    -     -     0     366    (-,-) 
#----------------------------------------------------------------------------------------------



Path 688: VIOLATED (-250 ps) Setup Check with Pin reg_op2_reg[12]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -250                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g185765/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[12]/D -       -      R     DFFR_X2        1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 689: VIOLATED (-250 ps) Setup Check with Pin alu_out_q_reg[9]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -250                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN  -       CK->QN R     DFF_X1         2  5.6    18    73      73    (-,-) 
  g178/Z             -       A->Z   R     BUF_X4         5 17.2    13    30     104    (-,-) 
  g85633/ZN          -       A->ZN  F     INV_X4         4  7.4     5     9     113    (-,-) 
  g85272__184395/ZN  -       A1->ZN R     NAND2_X2       4 12.4    20    24     136    (-,-) 
  g84627__5703/ZN    -       B2->ZN F     OAI21_X4       3  7.3    11    20     156    (-,-) 
  g84502__176094/ZN  -       A2->ZN R     NAND2_X2       1  6.3    13    21     178    (-,-) 
  g176093/ZN         -       A1->ZN F     NAND2_X4       4 11.3     9    16     194    (-,-) 
  g189120/ZN         -       B1->ZN R     AOI21_X4       1  3.4    18    22     216    (-,-) 
  g189119/ZN         -       A1->ZN F     NAND2_X2       3  6.6    11    20     235    (-,-) 
  fopt172194/ZN      -       A->ZN  R     INV_X1         1  3.6    11    18     254    (-,-) 
  fopt172193/ZN      -       A->ZN  F     INV_X2         3  6.9     6    11     265    (-,-) 
  g167953/ZN         -       B1->ZN R     AOI21_X1       1  2.5    25    29     294    (-,-) 
  g166771/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    43     337    (-,-) 
  g163676/ZN         -       C1->ZN F     OAI211_X1      1  1.4    14    21     358    (-,-) 
  alu_out_q_reg[9]/D -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#--------------------------------------------------------------------------------------------



Path 690: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[29][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN            -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g190994/ZN            -       A->ZN  R     INV_X8        23 42.4    15    25     344    (-,-) 
  g191012/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[29][23]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 691: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[8][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7037/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7010/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g185358/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g193832/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g185362/ZN           -       A->ZN  R     INV_X8        25 46.3    16    26     344    (-,-) 
  g174751/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[8][26]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 692: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[8][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g190994/ZN           -       A->ZN  R     INV_X8        23 42.4    15    25     344    (-,-) 
  g191013/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[8][23]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 693: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[29][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7037/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7010/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g185358/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g193832/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g185362/ZN            -       A->ZN  R     INV_X8        25 46.3    16    26     344    (-,-) 
  g174383/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[29][26]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 694: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[17][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7037/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7010/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g185358/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g193832/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g185362/ZN            -       A->ZN  R     INV_X8        25 46.3    16    26     344    (-,-) 
  g161701/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[17][26]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 695: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[12][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7037/ZN  -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7010/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g185358/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g193832/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g185362/ZN            -       A->ZN  R     INV_X8        25 46.3    16    26     344    (-,-) 
  g174608/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[12][26]/D -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 696: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[8][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184368/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     344    (-,-) 
  g174749/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[8][27]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 697: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[29][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184368/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     344    (-,-) 
  g174381/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[29][27]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 698: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[17][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184368/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     344    (-,-) 
  g161702/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[17][27]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 699: VIOLATED (-250 ps) Setup Check with Pin cpuregs_reg[12][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -250                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184368/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     344    (-,-) 
  g174606/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     359    (-,-) 
  cpuregs_reg[12][27]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 700: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[9]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN       -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g184157/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[9]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------



Path 701: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[8]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN       -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g193357/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[8]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------



Path 702: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[6]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN       -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g184141/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[6]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------



Path 703: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[31]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174209/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[31]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 704: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[30]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174219/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[30]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 705: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[29]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g190818/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[29]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 706: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[28]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174208/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[28]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 707: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[27]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174212/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[27]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 708: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[26]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174215/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[26]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 709: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[21]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174218/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[21]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 710: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[20]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174213/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[20]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 711: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[18]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174216/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[18]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 712: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[16]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174222/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[16]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 713: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[14]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g174211/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[14]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 714: VIOLATED (-249 ps) Setup Check with Pin reg_op2_reg[11]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g174207/ZN        -       A1->ZN F     NAND2_X4      16 25.2    15    23     326    (-,-) 
  g185857/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    32     358    (-,-) 
  reg_op2_reg[11]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------



Path 715: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[1][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7020/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7001/ZN -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185437/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g189877/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185440/ZN           -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g161669/ZN           -       B1->ZN F     OAI21_X1       1  1.4    14    15     357    (-,-) 
  cpuregs_reg[1][24]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 716: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[1][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7035/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7005/ZN -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g186417/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g190072/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g186421/ZN           -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g161666/ZN           -       B1->ZN F     OAI21_X1       1  1.4    14    15     357    (-,-) 
  cpuregs_reg[1][21]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 717: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[30][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g161959/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     357    (-,-) 
  cpuregs_reg[30][3]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 718: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[30][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g162292/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     357    (-,-) 
  cpuregs_reg[30][2]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 719: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[30][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175005/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163218/ZN           -       A->ZN  R     INV_X16       35 63.9    12    21     338    (-,-) 
  g161958/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     357    (-,-) 
  cpuregs_reg[30][1]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 720: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[13][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g161557/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     357    (-,-) 
  cpuregs_reg[13][3]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 721: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[13][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g162278/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     357    (-,-) 
  cpuregs_reg[13][2]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 722: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[13][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g170459/ZN           -       A1->ZN F     OR2_X4         1 23.3    13    52     317    (-,-) 
  g163208/ZN           -       A->ZN  R     INV_X16       35 64.1    12    21     338    (-,-) 
  g161556/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     357    (-,-) 
  cpuregs_reg[13][1]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 723: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[5][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180230/ZN           -       A2->ZN R     NAND2_X1       1  2.0    11    21     340    (-,-) 
  g160732/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     358    (-,-) 
  cpuregs_reg[5][29]/D -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 724: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[29][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g181047/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     275    (-,-) 
  g183074/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     295    (-,-) 
  g193830/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     317    (-,-) 
  g183078/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     343    (-,-) 
  g174377/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     358    (-,-) 
  cpuregs_reg[29][18]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 725: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[14][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184312/ZN        -       A->ZN  R     INV_X4         7 12.8    11    19     338    (-,-) 
  g161589/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     357    (-,-) 
  cpuregs_reg[14][3]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 726: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[14][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184312/ZN        -       A->ZN  R     INV_X4         7 12.8    11    19     338    (-,-) 
  g162279/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     357    (-,-) 
  cpuregs_reg[14][2]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 727: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[14][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g186706/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    52     320    (-,-) 
  fopt184312/ZN        -       A->ZN  R     INV_X4         7 12.8    11    19     338    (-,-) 
  g161588/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     357    (-,-) 
  cpuregs_reg[14][1]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 728: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[12][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g181047/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     275    (-,-) 
  g183074/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     295    (-,-) 
  g193830/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     317    (-,-) 
  g183078/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     343    (-,-) 
  g174596/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     358    (-,-) 
  cpuregs_reg[12][18]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 729: VIOLATED (-249 ps) Setup Check with Pin cpuregs_reg[8][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -249                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g181047/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     275    (-,-) 
  g183074/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     295    (-,-) 
  g193830/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     317    (-,-) 
  g183078/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     343    (-,-) 
  g174730/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     358    (-,-) 
  cpuregs_reg[8][18]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 730: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[19][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g161708/ZN           -       B1->ZN F     OAI22_X1       1  1.4    14    21     356    (-,-) 
  cpuregs_reg[19][3]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 731: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[17][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -248                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g181047/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     275    (-,-) 
  g183074/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     295    (-,-) 
  g193830/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     317    (-,-) 
  g183078/ZN             -       A->ZN  R     INV_X8        25 46.1    16    26     343    (-,-) 
  g161693/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     358    (-,-) 
  cpuregs_reg[17][18]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 732: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[4][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180229/ZN           -       A2->ZN R     NAND2_X1       1  2.0    11    21     340    (-,-) 
  g160822/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     358    (-,-) 
  cpuregs_reg[4][29]/D -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 733: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[3]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN       -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g184308/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[3]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------



Path 734: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[2]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN       -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g192340/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[2]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------



Path 735: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[1]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN       -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g190321/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[1]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------



Path 736: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g183482/ZN              -       A->ZN  F     INV_X4         7 14.8     8    14      90    (-,-) 
  g189480/ZN              -       A2->ZN R     NOR2_X1        1  3.4    23    37     126    (-,-) 
  g167757/ZN              -       A1->ZN F     NAND2_X2       2 11.8    16    27     153    (-,-) 
  g167553/ZN              -       A1->ZN R     NOR2_X4       10 22.5    34    46     199    (-,-) 
  g167330/ZN              -       A->ZN  F     INV_X4        23 36.2    16    26     225    (-,-) 
  g164650/ZN              -       B1->ZN R     OAI222_X1      1  2.0    47    46     271    (-,-) 
  g164383/ZN              -       A->ZN  F     INV_X1         1  1.8    11    10     281    (-,-) 
  g163613/ZN              -       A4->ZN R     NAND4_X1       1  2.0    15    25     306    (-,-) 
  g163364/ZN              -       A2->ZN F     NOR2_X1        1  1.7     7    12     318    (-,-) 
  g192562/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     357    (-,-) 
  reg_op2_reg[25]/D       -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 737: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[24]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN        -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g174227/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[24]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------



Path 738: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g183482/ZN              -       A->ZN  F     INV_X4         7 14.8     8    14      90    (-,-) 
  g189480/ZN              -       A2->ZN R     NOR2_X1        1  3.4    23    37     126    (-,-) 
  g167757/ZN              -       A1->ZN F     NAND2_X2       2 11.8    16    27     153    (-,-) 
  g167553/ZN              -       A1->ZN R     NOR2_X4       10 22.5    34    46     199    (-,-) 
  g167330/ZN              -       A->ZN  F     INV_X4        23 36.2    16    26     225    (-,-) 
  g164669/ZN              -       B1->ZN R     OAI222_X1      1  2.0    47    46     271    (-,-) 
  g164391/ZN              -       A->ZN  F     INV_X1         1  1.8    11    10     281    (-,-) 
  g163612/ZN              -       A4->ZN R     NAND4_X1       1  2.0    15    25     306    (-,-) 
  g163379/ZN              -       A2->ZN F     NOR2_X1        1  1.7     7    12     318    (-,-) 
  g192558/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     357    (-,-) 
  reg_op2_reg[23]/D       -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 739: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g183482/ZN              -       A->ZN  F     INV_X4         7 14.8     8    14      90    (-,-) 
  g189480/ZN              -       A2->ZN R     NOR2_X1        1  3.4    23    37     126    (-,-) 
  g167757/ZN              -       A1->ZN F     NAND2_X2       2 11.8    16    27     153    (-,-) 
  g167553/ZN              -       A1->ZN R     NOR2_X4       10 22.5    34    46     199    (-,-) 
  g167330/ZN              -       A->ZN  F     INV_X4        23 36.2    16    26     225    (-,-) 
  g164672/ZN              -       B1->ZN R     OAI222_X1      1  2.0    47    46     271    (-,-) 
  g164392/ZN              -       A->ZN  F     INV_X1         1  1.8    11    10     281    (-,-) 
  g163614/ZN              -       A4->ZN R     NAND4_X1       1  2.0    15    25     306    (-,-) 
  g163385/ZN              -       A2->ZN F     NOR2_X1        1  1.7     7    12     318    (-,-) 
  g174226/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     357    (-,-) 
  reg_op2_reg[22]/D       -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 740: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g183482/ZN              -       A->ZN  F     INV_X4         7 14.8     8    14      90    (-,-) 
  g189480/ZN              -       A2->ZN R     NOR2_X1        1  3.4    23    37     126    (-,-) 
  g167757/ZN              -       A1->ZN F     NAND2_X2       2 11.8    16    27     153    (-,-) 
  g167553/ZN              -       A1->ZN R     NOR2_X4       10 22.5    34    46     199    (-,-) 
  g167330/ZN              -       A->ZN  F     INV_X4        23 36.2    16    26     225    (-,-) 
  g185143/ZN              -       B1->ZN R     OAI222_X1      1  2.0    47    46     271    (-,-) 
  g164390/ZN              -       A->ZN  F     INV_X1         1  1.8    11    10     281    (-,-) 
  g163609/ZN              -       A4->ZN R     NAND4_X1       1  2.0    15    25     306    (-,-) 
  g163347/ZN              -       A2->ZN F     NOR2_X1        1  1.7     7    12     318    (-,-) 
  g174224/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     357    (-,-) 
  reg_op2_reg[19]/D       -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 741: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[17]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_srl_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q   -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN        -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN        -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN        -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN        -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN        -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN        -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN        -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z         -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN        -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g174223/ZN        -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[17]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------



Path 742: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g183482/ZN              -       A->ZN  F     INV_X4         7 14.8     8    14      90    (-,-) 
  g189480/ZN              -       A2->ZN R     NOR2_X1        1  3.4    23    37     126    (-,-) 
  g167757/ZN              -       A1->ZN F     NAND2_X2       2 11.8    16    27     153    (-,-) 
  g167553/ZN              -       A1->ZN R     NOR2_X4       10 22.5    34    46     199    (-,-) 
  g167330/ZN              -       A->ZN  F     INV_X4        23 36.2    16    26     225    (-,-) 
  g164665/ZN              -       B1->ZN R     OAI222_X1      1  2.0    47    46     271    (-,-) 
  g164388/ZN              -       A->ZN  F     INV_X1         1  1.8    11    10     281    (-,-) 
  g163607/ZN              -       A4->ZN R     NAND4_X1       1  2.0    15    25     306    (-,-) 
  g163377/ZN              -       A2->ZN F     NOR2_X1        1  1.7     7    12     318    (-,-) 
  g174229/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     357    (-,-) 
  reg_op2_reg[15]/D       -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 743: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[7]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN       -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g174230/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[7]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------



Path 744: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[0]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g176745/Z        -       A->Z   R     BUF_X8        11 28.5    11    27     303    (-,-) 
  g190294/ZN       -       A1->ZN F     NAND2_X4      15 23.9    14    23     326    (-,-) 
  g180747/ZN       -       A1->ZN R     OAI222_X1      1  1.4    44    31     357    (-,-) 
  reg_op2_reg[0]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------



Path 745: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[16][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1   1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1   3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3   8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5  26.6    11    20     283    (-,-) 
  g163278/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     305    (-,-) 
  fopt175054/ZN        -       A->ZN  R     INV_X16       49 103.5    18    28     333    (-,-) 
  g162899/ZN           -       A1->ZN F     NAND2_X2       1   1.8     7    13     346    (-,-) 
  g162161/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    18     365    (-,-) 
  cpuregs_reg[16][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 746: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[25][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g161798/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     356    (-,-) 
  cpuregs_reg[25][3]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 747: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[25][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g162286/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     356    (-,-) 
  cpuregs_reg[25][2]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 748: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[25][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186680/ZN           -       A1->ZN F     OR2_X4         2 17.0    11    50     316    (-,-) 
  fopt178063/ZN        -       A->ZN  R     INV_X8        19 34.2    13    22     337    (-,-) 
  g161797/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     356    (-,-) 
  cpuregs_reg[25][1]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 749: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[19][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162283/ZN           -       B1->ZN F     OAI22_X1       1  1.4    13    21     356    (-,-) 
  cpuregs_reg[19][2]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 750: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[19][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g161707/ZN           -       B1->ZN F     OAI22_X1       1  1.4    13    21     356    (-,-) 
  cpuregs_reg[19][1]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 751: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[19][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g176044/ZN           -       A->ZN  R     INV_X1         1  3.4    11    19     281    (-,-) 
  g176043/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     303    (-,-) 
  g163152/ZN           -       A->ZN  R     INV_X8        35 64.0    21    32     335    (-,-) 
  g162299/ZN           -       B1->ZN F     OAI22_X1       1  1.4    13    21     356    (-,-) 
  cpuregs_reg[19][0]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 752: VIOLATED (-248 ps) Setup Check with Pin reg_op2_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g191836/ZN              -       A->ZN  F     INV_X1         2  4.9     9    16      92    (-,-) 
  g192232/ZN              -       A1->ZN R     NAND2_X2       2 13.5    21    27     119    (-,-) 
  g185135/ZN              -       A->ZN  F     INV_X4         9 31.5    12    21     140    (-,-) 
  g167192/ZN              -       A1->ZN R     NAND2_X2       3 10.4    17    25     164    (-,-) 
  g166944/ZN              -       A->ZN  F     INV_X4        30 50.2    15    26     190    (-,-) 
  g166613/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     208    (-,-) 
  g164408/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     238    (-,-) 
  g164008/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g163372/ZN              -       A2->ZN F     NAND4_X1       1  1.8    16    30     300    (-,-) 
  g161523/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    35     336    (-,-) 
  g176246/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     357    (-,-) 
  reg_op2_reg[10]/D       -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 753: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[12][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174586/ZN            -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174585/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g174584/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[12][24]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 754: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[12][23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174586/ZN            -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174588/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g191004/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[12][23]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 755: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[12][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174586/ZN            -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174590/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g174589/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[12][21]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 756: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[12][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN            -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174586/ZN            -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174594/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g174593/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[12][20]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 757: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[8][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174729/ZN           -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174735/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g174734/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[8][24]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 758: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[8][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174729/ZN           -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174740/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g174739/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[8][21]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 759: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[8][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g174729/ZN           -       A1->ZN F     OR2_X4        15 25.9    14    54     322    (-,-) 
  g174737/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     340    (-,-) 
  g174736/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[8][20]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 760: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[7][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180278/ZN           -       A2->ZN R     NAND2_X1       1  2.0    10    20     340    (-,-) 
  g160706/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     357    (-,-) 
  cpuregs_reg[7][25]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 761: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[29][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7020/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7001/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185437/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g189877/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185440/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g174365/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     357    (-,-) 
  cpuregs_reg[29][24]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 762: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[29][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7035/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7005/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g186417/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g190072/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g186421/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g174370/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     357    (-,-) 
  cpuregs_reg[29][21]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 763: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[29][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7023/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7006/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185428/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g185427/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185432/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g174374/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     357    (-,-) 
  cpuregs_reg[29][20]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 764: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[27][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g186698/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     318    (-,-) 
  fopt180831/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     337    (-,-) 
  g162288/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     356    (-,-) 
  cpuregs_reg[27][2]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 765: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[17][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7020/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7001/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185437/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g189877/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185440/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g161699/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     357    (-,-) 
  cpuregs_reg[17][24]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 766: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[17][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7035/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7005/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g186417/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g190072/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g186421/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g161696/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     357    (-,-) 
  cpuregs_reg[17][21]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 767: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[17][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7023/ZN  -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7006/ZN  -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185428/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g185427/ZN            -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185432/ZN            -       A->ZN  R     INV_X8        25 46.1    16    26     342    (-,-) 
  g161695/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    15     357    (-,-) 
  cpuregs_reg[17][20]/D -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 768: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN           -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN           -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176764/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    13     344    (-,-) 
  g176763/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     364    (-,-) 
  cpuregs_reg[1][11]/D -       -      R     DFF_X1         1    -     -     0     364    (-,-) 
#----------------------------------------------------------------------------------------------



Path 769: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN           -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN           -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176766/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    13     344    (-,-) 
  g176765/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     364    (-,-) 
  cpuregs_reg[1][10]/D -       -      R     DFF_X1         1    -     -     0     364    (-,-) 
#----------------------------------------------------------------------------------------------



Path 770: VIOLATED (-247 ps) Setup Check with Pin cpuregs_reg[21][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g162961/ZN           -       A1->ZN F     NAND2_X2       1  1.8     6    12     346    (-,-) 
  g161742/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     363    (-,-) 
  cpuregs_reg[21][7]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 771: VIOLATED (-247 ps) Setup Check with Pin cpuregs_reg[1][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176780/ZN          -       A2->ZN F     NAND2_X1       1  1.8     8    14     345    (-,-) 
  g176779/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     363    (-,-) 
  cpuregs_reg[1][5]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------



Path 772: VIOLATED (-247 ps) Setup Check with Pin cpuregs_reg[29][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g174385/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     355    (-,-) 
  cpuregs_reg[29][3]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 773: VIOLATED (-247 ps) Setup Check with Pin cpuregs_reg[12][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180813/ZN        -       A->ZN  R     INV_X4         7 12.9    10    18     337    (-,-) 
  g174604/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     355    (-,-) 
  cpuregs_reg[12][3]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 774: VIOLATED (-247 ps) Setup Check with Pin cpuregs_reg[7][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161448/ZN           -       A2->ZN F     NAND2_X1       1   1.8    12    16     342    (-,-) 
  g160721/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    21     363    (-,-) 
  cpuregs_reg[7][10]/D -       -      R     DFF_X1         1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 775: VIOLATED (-247 ps) Setup Check with Pin cpuregs_reg[4][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7040/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7004/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    40     275    (-,-) 
  g183064/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     297    (-,-) 
  g193831/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     319    (-,-) 
  g183068/ZN           -       A2->ZN R     NAND2_X1       1  2.0    10    20     338    (-,-) 
  g160829/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[4][22]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 776: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[8][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g183033/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    15     343    (-,-) 
  g161957/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     363    (-,-) 
  cpuregs_reg[8][13]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 777: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[1][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -246                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176778/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     344    (-,-) 
  g176777/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     363    (-,-) 
  cpuregs_reg[1][6]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------



Path 778: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[1][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN           -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN           -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176782/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     344    (-,-) 
  g176781/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     363    (-,-) 
  cpuregs_reg[1][19]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 779: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[1][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN           -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN           -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176761/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     344    (-,-) 
  g176760/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     363    (-,-) 
  cpuregs_reg[1][12]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 780: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[1][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -246                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176769/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     344    (-,-) 
  g176768/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     363    (-,-) 
  cpuregs_reg[1][9]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------



Path 781: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[1][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -246                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176775/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     344    (-,-) 
  g176774/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     363    (-,-) 
  cpuregs_reg[1][4]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------



Path 782: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[27][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g161858/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     360    (-,-) 
  cpuregs_reg[27][3]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 783: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[27][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g163292/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    63     330    (-,-) 
  g161857/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     360    (-,-) 
  cpuregs_reg[27][1]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 784: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[9][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -246                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt191451/ZN       -       A->ZN  R     INV_X4        16 30.0    20    29     333    (-,-) 
  g191450/ZN          -       B1->ZN F     OAI22_X1       1  1.4    14    21     354    (-,-) 
  cpuregs_reg[9][3]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#---------------------------------------------------------------------------------------------



Path 785: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[1][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -246                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176770/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    13     344    (-,-) 
  g176168/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     362    (-,-) 
  cpuregs_reg[1][7]/D -       -      R     DFF_X1         1    -     -     0     362    (-,-) 
#---------------------------------------------------------------------------------------------



Path 786: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[29][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g174376/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[29][2]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 787: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[29][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174363/ZN           -       A1->ZN F     NAND2_X4       9 26.0    15    24     266    (-,-) 
  g193899/ZN           -       A1->ZN F     OR2_X4         3 20.1    12    51     317    (-,-) 
  fopt181364/ZN        -       A->ZN  R     INV_X8        15 27.0    11    20     337    (-,-) 
  g174386/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[29][1]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 788: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[12][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180813/ZN        -       A->ZN  R     INV_X4         7 12.9    10    18     337    (-,-) 
  g174595/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[12][2]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 789: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[12][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g163277/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    35     303    (-,-) 
  fopt180817/ZN        -       A->ZN  F     INV_X4         4 20.8    10    17     320    (-,-) 
  fopt180813/ZN        -       A->ZN  R     INV_X4         7 12.9    10    18     337    (-,-) 
  g174605/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[12][1]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 790: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[7][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180233/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     338    (-,-) 
  g160702/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[7][29]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 791: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[3][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180222/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     338    (-,-) 
  g160763/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[3][29]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 792: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[8][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162768/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    14     343    (-,-) 
  g161953/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     362    (-,-) 
  cpuregs_reg[8][11]/D -       -      R     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 793: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[8][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162767/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    14     343    (-,-) 
  g161952/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     362    (-,-) 
  cpuregs_reg[8][10]/D -       -      R     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 794: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[6][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180232/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     338    (-,-) 
  g160792/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[6][29]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 795: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[2][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7032/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g6998/ZN -       A->ZN  F     XNOR2_X1       1  3.2    14    41     276    (-,-) 
  g180226/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    21     297    (-,-) 
  g180225/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     319    (-,-) 
  g180228/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     338    (-,-) 
  g160852/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[2][29]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 796: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[15][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g161628/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     354    (-,-) 
  cpuregs_reg[15][3]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 797: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[15][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g162281/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     354    (-,-) 
  cpuregs_reg[15][2]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 798: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[15][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186705/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt175807/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     335    (-,-) 
  g161626/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     354    (-,-) 
  cpuregs_reg[15][1]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 799: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[2][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184365/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    20     338    (-,-) 
  g160854/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[2][27]/D   -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 800: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[6][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN   -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN   -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7033/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g192859/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    41     276    (-,-) 
  g184362/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g184361/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     318    (-,-) 
  g184366/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    20     338    (-,-) 
  g160794/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[6][27]/D   -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 801: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[4][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161329/ZN           -       A2->ZN F     NAND2_X1       1  1.8    12    16     341    (-,-) 
  g160840/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    21     362    (-,-) 
  cpuregs_reg[4][11]/D -       -      R     DFF_X1         1    -     -     0     362    (-,-) 
#----------------------------------------------------------------------------------------------



Path 802: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[11][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180819/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     335    (-,-) 
  g162097/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     354    (-,-) 
  cpuregs_reg[11][3]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 803: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[2][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180287/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160856/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[2][25]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 804: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[6][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186177/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g160791/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[6][30]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 805: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[5][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186180/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g160731/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[5][30]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 806: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[4][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186181/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g160821/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[4][30]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 807: VIOLATED (-246 ps) Setup Check with Pin cpuregs_reg[3][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -246                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g189890/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g160761/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[3][30]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 808: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180289/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160796/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[6][25]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 809: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180288/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160736/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[5][25]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 810: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[4][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180286/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160826/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[4][25]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 811: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7036/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7002/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g180280/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g180279/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g180282/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160766/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[3][25]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 812: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[21][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g192916/ZN           -       B1->ZN F     OAI22_X1       1  1.4    14    19     353    (-,-) 
  cpuregs_reg[21][3]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 813: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[9][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt182926/ZN       -       A->ZN  R     INV_X1         4  7.5    20    28     332    (-,-) 
  g182943/ZN          -       B1->ZN F     OAI22_X1       1  1.4    12    21     354    (-,-) 
  cpuregs_reg[9][2]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#---------------------------------------------------------------------------------------------



Path 814: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[9][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt182926/ZN       -       A->ZN  R     INV_X1         4  7.5    20    28     332    (-,-) 
  g182944/ZN          -       B1->ZN F     OAI22_X1       1  1.4    12    21     354    (-,-) 
  cpuregs_reg[9][1]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#---------------------------------------------------------------------------------------------



Path 815: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186176/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g160701/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[7][30]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 816: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185372/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160703/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[7][28]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 817: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g183193/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     337    (-,-) 
  g160708/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[7][23]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 818: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7030/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7014/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g186174/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g189891/ZN           -       A1->ZN F     NAND2_X4       7 21.1    16    22     318    (-,-) 
  g186172/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g160851/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[2][30]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 819: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g183199/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     337    (-,-) 
  g160859/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[2][23]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 820: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185366/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160793/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[6][28]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 821: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162775/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161979/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][19]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 822: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162774/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161968/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][17]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 823: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162773/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161966/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][16]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 824: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162772/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161965/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][15]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 825: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162771/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161961/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][14]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 826: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN           -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN           -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN        -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162769/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161956/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][12]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 827: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162766/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161948/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][9]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 828: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162765/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161944/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][8]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 829: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162764/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161942/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][7]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 830: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162763/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161937/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][6]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 831: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162761/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161935/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][5]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 832: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g162760/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g161933/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][4]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 833: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[8][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g163012/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     343    (-,-) 
  g162323/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     361    (-,-) 
  cpuregs_reg[8][0]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#---------------------------------------------------------------------------------------------



Path 834: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g183200/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     337    (-,-) 
  g160798/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[6][23]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 835: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161354/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160815/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][6]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 836: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185375/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160733/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[5][28]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 837: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g186347/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     337    (-,-) 
  g160738/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[5][23]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 838: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[4][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185371/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160824/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[4][28]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 839: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[4][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g186354/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     337    (-,-) 
  g160828/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[4][23]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 840: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185374/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160762/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[3][28]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 841: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN           -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g186351/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     337    (-,-) 
  g160768/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[3][23]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 842: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7038/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    16    41     276    (-,-) 
  g185368/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    22     298    (-,-) 
  g193833/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     320    (-,-) 
  g185373/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     337    (-,-) 
  g160853/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[2][28]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#----------------------------------------------------------------------------------------------



Path 843: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g180118/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160790/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][31]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 844: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161367/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160802/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][19]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 845: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161359/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     342    (-,-) 
  g160810/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[6][11]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 846: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161358/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     342    (-,-) 
  g160811/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[6][10]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 847: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161356/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160813/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][8]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 848: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161414/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160756/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][6]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 849: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161444/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160723/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][6]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 850: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g185361/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160795/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][26]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 851: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g183089/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160797/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][24]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 852: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g183070/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160799/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][22]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 853: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g190055/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160800/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][21]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 854: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g183081/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160803/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][18]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 855: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g180116/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160730/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][31]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 856: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161425/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160744/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][17]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 857: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161423/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160748/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][15]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 858: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161422/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160746/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][14]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 859: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161420/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160749/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][12]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 860: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161416/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160753/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][8]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 861: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[21][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g192915/ZN           -       B1->ZN F     OAI22_X1       1  1.4    13    19     353    (-,-) 
  cpuregs_reg[21][2]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 862: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[21][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g192917/ZN           -       B1->ZN F     OAI22_X1       1  1.4    13    19     353    (-,-) 
  cpuregs_reg[21][1]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 863: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[21][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g163296/ZN           -       A1->ZN R     NOR2_X2        1  6.6    23    33     296    (-,-) 
  g163159/ZN           -       A->ZN  F     INV_X4         1 23.3    11    18     314    (-,-) 
  g163156/ZN           -       A->ZN  R     INV_X16       35 65.6    12    20     334    (-,-) 
  g192913/ZN           -       B1->ZN F     OAI22_X1       1  1.4    13    19     353    (-,-) 
  cpuregs_reg[21][0]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 864: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183161/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160700/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][31]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 865: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161455/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160714/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][17]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 866: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161452/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160718/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][14]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 867: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161451/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160719/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][12]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 868: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161446/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160724/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][8]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 869: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161481/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160697/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[6][2]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 870: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g184360/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160734/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][27]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 871: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g185356/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160735/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][26]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 872: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183086/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160737/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][24]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 873: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183062/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160739/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][22]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 874: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183077/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160743/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][18]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 875: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161419/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160750/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[5][11]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 876: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161418/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160751/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[5][10]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 877: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161384/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160785/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][6]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 878: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161294/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160875/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][6]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 879: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g184369/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160704/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][27]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 880: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g185365/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160705/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][26]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 881: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g185435/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160707/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][24]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 882: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183071/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160709/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][22]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 883: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g189858/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160710/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][21]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 884: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183076/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160713/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][18]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 885: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[7][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161449/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160720/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[7][11]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 886: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g185424/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160801/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][20]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 887: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161365/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160805/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][17]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 888: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161363/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160806/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][15]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 889: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161362/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160807/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][14]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 890: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g183055/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160808/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][13]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 891: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161360/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160809/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][12]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 892: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161357/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160812/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][9]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 893: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161352/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160817/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][4]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 894: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161351/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160818/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][3]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 895: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[6][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161350/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160819/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[6][1]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 896: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g180113/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160760/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][31]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 897: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g180243/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160769/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][20]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 898: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161397/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160772/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][19]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 899: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161395/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160774/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][17]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 900: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161393/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160776/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][15]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 901: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161390/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160778/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][12]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 902: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161387/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160783/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][9]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 903: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161386/ZN          -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160782/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][8]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 904: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g183166/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160850/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][31]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 905: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g185434/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160861/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][20]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 906: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161307/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160862/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][19]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 907: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161305/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160864/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][17]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 908: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161303/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160867/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][15]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 909: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[20][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192469/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    14     341    (-,-) 
  g162226/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     361    (-,-) 
  cpuregs_reg[20][10]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 910: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[5][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161483/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160690/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[5][2]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 911: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g184364/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160764/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][27]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 912: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g185360/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160765/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][26]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 913: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g189876/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160767/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][24]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 914: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g183069/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160770/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][22]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 915: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g183072/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160773/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[3][18]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 916: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161389/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160780/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[3][11]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 917: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[3][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161388/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160781/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[3][10]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 918: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g185364/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160855/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][26]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 919: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][22]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g183066/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160860/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][22]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 920: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g190071/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160858/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][21]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 921: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g183080/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     342    (-,-) 
  g160863/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[2][18]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 922: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161299/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160870/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[2][11]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 923: VIOLATED (-245 ps) Setup Check with Pin cpuregs_reg[2][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161298/ZN           -       A1->ZN F     NAND2_X1       1   1.8    10    16     341    (-,-) 
  g160871/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[2][10]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 924: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161484/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160844/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[7][2]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 925: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g186415/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160740/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][21]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 926: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g185430/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160741/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][20]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 927: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161427/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160742/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][19]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 928: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183041/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160747/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][13]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 929: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161417/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160752/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][9]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 930: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161412/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160757/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][4]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 931: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161411/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160758/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][3]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 932: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161410/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160759/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][1]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 933: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161473/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160691/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[5][0]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 934: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7024/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     235    (-,-) 
  add_1312_30_g7012/ZN -       A->ZN  F     XNOR2_X1       1  3.2    13    41     276    (-,-) 
  g183163/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     296    (-,-) 
  g180108_dup186517/ZN -       A1->ZN F     NAND2_X4       7 21.1    15    22     318    (-,-) 
  g183167/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     336    (-,-) 
  g160820/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[4][31]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 935: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[23][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g162995/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     341    (-,-) 
  g162137/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     361    (-,-) 
  cpuregs_reg[23][11]/D -       -      R     DFF_X1         1    -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 936: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][20]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g180234/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160711/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][20]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 937: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161457/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160712/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][19]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 938: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161453/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160717/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][15]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 939: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g183044/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160716/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][13]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 940: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161447/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160722/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][9]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 941: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161445/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160725/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][7]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 942: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161442/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160727/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][4]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 943: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161441/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160728/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][3]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 944: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161440/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160729/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][1]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 945: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161474/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160689/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     361    (-,-) 
  cpuregs_reg[7][0]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 946: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161482/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160692/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[3][2]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 947: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161479/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160699/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     361    (-,-) 
  cpuregs_reg[2][2]/D -       -      R     DFF_X1         1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------



Path 948: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[17][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q       -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN  -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN  -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN  -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN  -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN  -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7034/ZN  -       A1->ZN F     NAND2_X1       1  2.4     8    15     235    (-,-) 
  add_1312_30_g7003/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    15    40     275    (-,-) 
  g186349/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    22     296    (-,-) 
  g190992/ZN            -       A1->ZN F     NAND2_X4       8 22.8    14    23     319    (-,-) 
  g191005/ZN            -       A->ZN  R     INV_X1         2  3.9    12    21     340    (-,-) 
  g191019/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    14     354    (-,-) 
  cpuregs_reg[17][23]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 949: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[11][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180818/ZN        -       A->ZN  R     INV_X4         7 12.7    11    18     334    (-,-) 
  g162296/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     352    (-,-) 
  cpuregs_reg[11][2]/D -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 950: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[11][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g186697/ZN           -       A1->ZN F     OR2_X4         4 20.8    12    51     316    (-,-) 
  fopt180818/ZN        -       A->ZN  R     INV_X4         7 12.7    11    18     334    (-,-) 
  g162096/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    18     352    (-,-) 
  cpuregs_reg[11][1]/D -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 951: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[6][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN           -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161364/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160804/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[6][16]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 952: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[6][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161355/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160814/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[6][7]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 953: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[6][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161353/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160816/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[6][5]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 954: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g189869/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160771/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][21]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 955: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161392/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160777/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][14]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 956: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g183056/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160779/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][13]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 957: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161385/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160784/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][7]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 958: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161382/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160787/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][4]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 959: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161381/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160789/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][3]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 960: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161380/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160788/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][1]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 961: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161472/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160693/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][0]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 962: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g183092/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160857/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][24]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 963: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161302/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160865/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][14]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 964: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g183052/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160868/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][13]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 965: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161300/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160869/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][12]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 966: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161297/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160873/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][9]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 967: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161296/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160872/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][8]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 968: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161292/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160877/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][4]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 969: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161291/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160878/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][3]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 970: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161290/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160879/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][1]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 971: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161476/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     341    (-,-) 
  g160695/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][0]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 972: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[26][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g161828/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     357    (-,-) 
  cpuregs_reg[26][3]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 973: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[26][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g162287/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     357    (-,-) 
  cpuregs_reg[26][2]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 974: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[26][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175006/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     327    (-,-) 
  g161827/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     357    (-,-) 
  cpuregs_reg[26][1]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 975: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161424/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160745/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[5][16]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 976: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161415/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160754/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[5][7]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 977: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[5][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182794/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g175275/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161413/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160755/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[5][5]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 978: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN           -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161454/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160715/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[7][16]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 979: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[7][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182796/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189860/ZN          -       A->ZN  R     INV_X16       64 118.3    20    30     326    (-,-) 
  g161443/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160726/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[7][5]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 980: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -244                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7063/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g6996/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     248    (-,-) 
  g174796/ZN             -       A1->ZN R     NAND2_X1       1  3.5    14    19     268    (-,-) 
  g183030/ZN             -       A1->ZN R     AND2_X4        1 12.1    11    35     302    (-,-) 
  fopt186033/ZN          -       A->ZN  F     INV_X8        31 51.8     9    16     318    (-,-) 
  g183050/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    18     336    (-,-) 
  g160838/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[4][13]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 981: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN           -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g184367/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160825/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][27]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 982: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][26]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN           -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g185363/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160823/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][26]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 983: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][18]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN           -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g183079/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160833/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][18]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 984: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161330/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160839/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][12]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 985: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN          -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161327/ZN          -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160842/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][9]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 986: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN          -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161326/ZN          -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160843/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][8]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 987: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN           -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161394/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160775/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][16]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 988: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[3][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2  11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2  12.5    10    17     273    (-,-) 
  g182792/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g189892/ZN          -       A->ZN  R     INV_X16       64 118.5    20    30     325    (-,-) 
  g161383/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160786/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[3][5]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 989: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN       -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN        -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161304/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160866/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][16]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 990: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161295/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160874/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][7]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 991: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[2][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182798/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190073/ZN          -       A->ZN  R     INV_X16       64 118.2    20    30     325    (-,-) 
  g161293/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     342    (-,-) 
  g160876/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     360    (-,-) 
  cpuregs_reg[2][5]/D -       -      R     DFF_X1         1     -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 992: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][24]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g185439/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g160827/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][24]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 993: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161328/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    16     340    (-,-) 
  g160841/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[4][10]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 994: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN          -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g161480/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160698/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[4][2]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 995: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q      -       CK->Q  R     DFF_X1         5  8.0    21    98      98    (-,-) 
  add_1312_30_g7105/ZN -       A2->ZN R     AND2_X1        1  3.4    12    40     138    (-,-) 
  add_1312_30_g7094/ZN -       A1->ZN F     NAND2_X2       1  6.6    10    17     155    (-,-) 
  add_1312_30_g7060/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     184    (-,-) 
  add_1312_30_g7058/ZN -       A2->ZN F     NAND2_X4       1 11.1     9    18     201    (-,-) 
  add_1312_30_g7051/ZN -       A->ZN  R     INV_X8        14 28.0    11    18     220    (-,-) 
  add_1312_30_g7023/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    18     238    (-,-) 
  add_1312_30_g7006/ZN -       A->ZN  F     XNOR2_X2       1  3.2    10    37     275    (-,-) 
  g185428/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    19     294    (-,-) 
  g185427/ZN           -       A1->ZN F     NAND2_X4       7 21.1    13    22     316    (-,-) 
  g185431/ZN           -       A2->ZN R     NAND2_X1       1  2.0    10    20     336    (-,-) 
  g160830/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     353    (-,-) 
  cpuregs_reg[4][20]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 996: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[20][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192467/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     341    (-,-) 
  g162235/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[20][19]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 997: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[20][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN            -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN            -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN     -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN         -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192468/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     341    (-,-) 
  g162228/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[20][12]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 998: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[20][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192464/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     341    (-,-) 
  g162225/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[20][9]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 999: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[20][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192459/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     341    (-,-) 
  g162223/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[20][7]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1000: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[20][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192465/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     341    (-,-) 
  g162221/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[20][5]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1001: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN           -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g161337/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160832/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][19]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1002: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN           -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g177725/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g177724/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][15]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1003: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN          -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g161321/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160848/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][3]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1004: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN          -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g161320/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160849/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][1]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1005: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g172555/ZN          -       A->ZN  R     INV_X8        32 59.0    20    30     325    (-,-) 
  g161477/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160694/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][0]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1006: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][21]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g186422/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160831/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][21]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1007: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161335/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160834/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][17]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1008: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g177897/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g177896/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][16]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1009: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN        -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN           -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN           -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161332/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160836/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][14]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1010: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN          -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161325/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160688/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][7]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1011: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN          -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161324/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160845/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][6]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1012: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN          -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161323/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160846/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][5]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1013: VIOLATED (-244 ps) Setup Check with Pin cpuregs_reg[4][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -244                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  fopt188903/ZN       -       A->ZN  R     INV_X4         2 12.5    10    17     273    (-,-) 
  g186661/ZN          -       A1->ZN F     NAND2_X4       2 22.1    14    21     295    (-,-) 
  g177895/ZN          -       A->ZN  R     INV_X8        32 58.9    20    30     325    (-,-) 
  g161322/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g160847/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[4][4]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1014: VIOLATED (-243 ps) Setup Check with Pin cpuregs_reg[24][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -243                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN           -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g161768/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     357    (-,-) 
  cpuregs_reg[24][3]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1015: VIOLATED (-243 ps) Setup Check with Pin cpuregs_reg[24][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -243                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN           -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g162285/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     357    (-,-) 
  cpuregs_reg[24][2]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1016: VIOLATED (-243 ps) Setup Check with Pin cpuregs_reg[24][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -243                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g81_dup/ZN           -       A1->ZN F     NAND2_X2       4 11.6    14    22     265    (-,-) 
  g175008/ZN           -       A1->ZN F     OR2_X4        28 48.1    19    62     327    (-,-) 
  g161767/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     357    (-,-) 
  cpuregs_reg[24][1]/D -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1017: VIOLATED (-243 ps) Setup Check with Pin cpuregs_reg[23][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -243                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN           -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g162990/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     341    (-,-) 
  g162132/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[23][6]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1018: VIOLATED (-243 ps) Setup Check with Pin cpuregs_reg[23][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -243                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN               -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN            -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN            -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN            -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g162998/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     341    (-,-) 
  g162140/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[23][14]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1019: VIOLATED (-243 ps) Setup Check with Pin cpuregs_reg[23][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -243                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g106/ZN              -       A1->ZN F     NAND2_X2       3 10.6    14    22     262    (-,-) 
  g192890/ZN           -       A->ZN  R     INV_X4         5 23.8    16    26     288    (-,-) 
  g185061/ZN           -       A1->ZN F     NAND2_X4       3 20.1    13    23     311    (-,-) 
  g185060/ZN           -       A->ZN  R     INV_X4         5 10.7    10    17     328    (-,-) 
  g162988/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     341    (-,-) 
  g162130/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[23][4]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1020: VIOLATED (-242 ps) Setup Check with Pin reg_op2_reg[5]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  instr_srl_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q  -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN       -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN       -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN       -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN       -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN       -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN       -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g174204/ZN       -       A1->ZN R     NAND2_X4       2 10.4    11    16     276    (-,-) 
  g122/ZN          -       A->ZN  F     INV_X2         4 17.1    11    18     294    (-,-) 
  g176746/ZN       -       B1->ZN R     OAI22_X2       1  2.0    26    35     329    (-,-) 
  g191748/ZN       -       A->ZN  F     OAI21_X1       1  1.4    11    22     351    (-,-) 
  reg_op2_reg[5]/D -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------



Path 1021: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[17][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7063/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g6996/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     248    (-,-) 
  g174796/ZN             -       A1->ZN R     NAND2_X1       1  3.5    14    19     268    (-,-) 
  g183030/ZN             -       A1->ZN R     AND2_X4        1 12.1    11    35     302    (-,-) 
  fopt186033/ZN          -       A->ZN  F     INV_X8        31 51.8     9    16     318    (-,-) 
  g183049/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     334    (-,-) 
  g161688/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[17][13]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1022: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[28][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7063/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g6996/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     248    (-,-) 
  g174796/ZN             -       A1->ZN R     NAND2_X1       1  3.5    14    19     268    (-,-) 
  g183030/ZN             -       A1->ZN R     AND2_X4        1 12.1    11    35     302    (-,-) 
  fopt186033/ZN          -       A->ZN  F     INV_X8        31 51.8     9    16     318    (-,-) 
  g183036/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     334    (-,-) 
  g161898/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[28][13]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1023: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[26][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7063/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g6996/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     248    (-,-) 
  g174796/ZN             -       A1->ZN R     NAND2_X1       1  3.5    14    19     268    (-,-) 
  g183030/ZN             -       A1->ZN R     AND2_X4        1 12.1    11    35     302    (-,-) 
  fopt186033/ZN          -       A->ZN  F     INV_X8        31 51.8     9    16     318    (-,-) 
  g183045/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     334    (-,-) 
  g161838/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[26][13]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1024: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[24][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7063/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g6996/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     248    (-,-) 
  g174796/ZN             -       A1->ZN R     NAND2_X1       1  3.5    14    19     268    (-,-) 
  g183030/ZN             -       A1->ZN R     AND2_X4        1 12.1    11    35     302    (-,-) 
  fopt186033/ZN          -       A->ZN  F     INV_X8        31 51.8     9    16     318    (-,-) 
  g183038/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     334    (-,-) 
  g182974/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[24][13]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1025: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[9][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7063/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g6996/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     248    (-,-) 
  g174796/ZN             -       A1->ZN R     NAND2_X1       1  3.5    14    19     268    (-,-) 
  g183030/ZN             -       A1->ZN R     AND2_X4        1 12.1    11    35     302    (-,-) 
  fopt186033/ZN          -       A->ZN  F     INV_X8        31 51.8     9    16     318    (-,-) 
  g191467/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     334    (-,-) 
  g191466/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[9][13]/D   -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1026: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[1][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -242                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176160/ZN           -       A->ZN  F     INV_X1         1  6.0    10    18     304    (-,-) 
  g176159/ZN           -       A->ZN  R     INV_X4         9 16.5    12    20     324    (-,-) 
  g183037/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     339    (-,-) 
  g176762/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[1][13]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1027: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[9][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     257    (-,-) 
  g167525/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     293    (-,-) 
  fopt176222/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     314    (-,-) 
  g162786/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     333    (-,-) 
  g191470/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[9][14]/D   -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1028: VIOLATED (-242 ps) Setup Check with Pin cpuregs_reg[1][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -242                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     257    (-,-) 
  g167525/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     293    (-,-) 
  fopt176222/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     314    (-,-) 
  g176162/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     333    (-,-) 
  g176758/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[1][14]/D   -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1029: VIOLATED (-241 ps) Setup Check with Pin cpuregs_reg[24][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -241                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1312_30_g190345/ZN -       A1->ZN R     AND2_X2        5 10.0    16    43     144    (-,-) 
  add_1312_30_g184222/ZN -       A1->ZN R     AND3_X4        7 13.4    14    45     189    (-,-) 
  add_1312_30_g184227/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     204    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    13    40     245    (-,-) 
  g167520/ZN             -       B1->ZN R     AOI21_X2       1  6.6    29    36     281    (-,-) 
  g167260/ZN             -       A->ZN  F     INV_X4        31 51.8    18    30     311    (-,-) 
  g162665/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    22     333    (-,-) 
  g182982/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[24][11]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1030: VIOLATED (-241 ps) Setup Check with Pin cpuregs_reg[6][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -241                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4  12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2   3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2   5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2   9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1   6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2  17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2  12.5    10    18     241    (-,-) 
  g185497_dup/ZN      -       A1->ZN F     NAND2_X4       1  11.1     9    15     256    (-,-) 
  fopt188904/ZN       -       A->ZN  R     INV_X8         4  24.8    10    17     274    (-,-) 
  g182797/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    22     295    (-,-) 
  g190057/ZN          -       A->ZN  R     INV_X16       64 119.6    20    30     326    (-,-) 
  g161478/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     339    (-,-) 
  g160696/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     358    (-,-) 
  cpuregs_reg[6][0]/D -       -      R     DFF_X1         1     -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1031: VIOLATED (-241 ps) Setup Check with Pin cpuregs_reg[1][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -241                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176772/ZN          -       B1->ZN F     OAI22_X1       1  1.4    13    18     349    (-,-) 
  cpuregs_reg[1][3]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1032: VIOLATED (-241 ps) Setup Check with Pin cpuregs_reg[1][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -241                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176773/ZN          -       B1->ZN F     OAI22_X1       1  1.4    13    18     349    (-,-) 
  cpuregs_reg[1][2]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1033: VIOLATED (-241 ps) Setup Check with Pin cpuregs_reg[1][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -241                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176757/ZN          -       A->ZN  F     INV_X4        12 42.1    14    25     311    (-,-) 
  g181850/ZN          -       A->ZN  R     INV_X16       26 49.5    11    20     331    (-,-) 
  g176771/ZN          -       B1->ZN F     OAI22_X1       1  1.4    13    18     349    (-,-) 
  cpuregs_reg[1][1]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1034: VIOLATED (-241 ps) Setup Check with Pin alu_out_q_reg[16]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -241                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_op2_reg[9]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[9]/QN    -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g187299/ZN           -       A->ZN  R     INV_X2         7 11.3    16    26      96    (-,-) 
  g192443/ZN           -       A2->ZN F     NAND2_X1       5  8.0    19    29     125    (-,-) 
  g84866__1857/ZN      -       A2->ZN R     NAND2_X1       1  3.4    14    26     151    (-,-) 
  g14/ZN               -       A1->ZN F     NAND2_X2       2  3.5     8    14     165    (-,-) 
  g187310/ZN           -       A1->ZN R     NAND2_X1       1  3.4    13    18     183    (-,-) 
  g187354/ZN           -       A1->ZN F     NAND2_X2       2  4.9     9    16     199    (-,-) 
  g187353/ZN           -       A1->ZN R     NAND2_X2       2  6.9    13    19     218    (-,-) 
  g187356/ZN           -       A1->ZN F     NAND2_X2       1  5.9    10    17     235    (-,-) 
  g176714_dup181715/ZN -       A1->ZN R     NOR2_X4        1  6.5    15    23     258    (-,-) 
  g189779/ZN           -       A2->ZN F     NAND2_X4      10 17.9    12    22     280    (-,-) 
  g181717/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    16     296    (-,-) 
  g167912/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    13     309    (-,-) 
  g167172/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    14     323    (-,-) 
  g164706/ZN           -       A->ZN  F     OAI211_X1      1  1.4    13    26     349    (-,-) 
  alu_out_q_reg[16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1035: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[1][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176160/ZN           -       A->ZN  F     INV_X1         1  6.0    10    18     304    (-,-) 
  g176159/ZN           -       A->ZN  R     INV_X4         9 16.5    12    20     324    (-,-) 
  g176158/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g176783/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[1][17]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1036: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[1][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176160/ZN           -       A->ZN  F     INV_X1         1  6.0    10    18     304    (-,-) 
  g176159/ZN           -       A->ZN  R     INV_X4         9 16.5    12    20     324    (-,-) 
  g176170/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g176169/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[1][16]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1037: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[1][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN           -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN           -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN           -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176160/ZN           -       A->ZN  F     INV_X1         1  6.0    10    18     304    (-,-) 
  g176159/ZN           -       A->ZN  R     INV_X4         9 16.5    12    20     324    (-,-) 
  g176164/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g176759/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[1][15]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1038: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[1][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -240                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176160/ZN          -       A->ZN  F     INV_X1         1  6.0    10    18     304    (-,-) 
  g176159/ZN          -       A->ZN  R     INV_X4         9 16.5    12    20     324    (-,-) 
  g176163/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g176767/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[1][8]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1039: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[28][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g161888/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     353    (-,-) 
  cpuregs_reg[28][3]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1040: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[28][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g162289/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     353    (-,-) 
  cpuregs_reg[28][2]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1041: VIOLATED (-240 ps) Setup Check with Pin cpuregs_reg[28][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175004/ZN           -       A1->ZN F     OR2_X4        29 49.8    19    62     323    (-,-) 
  g161887/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    30     353    (-,-) 
  cpuregs_reg[28][1]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1042: VIOLATED (-240 ps) Setup Check with Pin reg_out_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -240                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN R     NAND2_X2       1  6.6    13    20     204    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND3_X4       6 16.4    17    26     230    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    22     253    (-,-) 
  add_1801_23_g1016/ZN   -       B1->ZN F     OAI21_X1       1  2.4    11    16     269    (-,-) 
  add_1801_23_g976/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    38     307    (-,-) 
  g84282__4296/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     334    (-,-) 
  g84255__1474/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     349    (-,-) 
  reg_out_reg[12]/D      -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1043: VIOLATED (-240 ps) Setup Check with Pin reg_out_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -240                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN R     NAND2_X2       1  6.6    13    20     204    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND3_X4       6 16.4    17    26     230    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    22     253    (-,-) 
  add_1801_23_g1017/ZN   -       B1->ZN F     OAI21_X1       1  2.4    11    16     269    (-,-) 
  add_1801_23_g973/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    38     307    (-,-) 
  g84281__8780/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     334    (-,-) 
  g84254__3772/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     349    (-,-) 
  reg_out_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1044: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN       -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162778/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191454/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[9][6]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1045: VIOLATED (-239 ps) Setup Check with Pin reg_out_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN R     NAND2_X2       1  6.6    13    20     204    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND3_X4       6 16.4    17    26     230    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    22     253    (-,-) 
  add_1801_23_g1000/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    16     269    (-,-) 
  add_1801_23_g971/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    38     307    (-,-) 
  g84286__9682/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     334    (-,-) 
  g84252__8780/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     349    (-,-) 
  reg_out_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1046: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[17][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     257    (-,-) 
  g167525/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     293    (-,-) 
  fopt176222/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     314    (-,-) 
  g162893/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     331    (-,-) 
  g161689/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[17][14]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1047: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -239                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162790/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191455/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[9][19]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1048: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt191451/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     333    (-,-) 
  g191456/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     349    (-,-) 
  cpuregs_reg[9][17]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1049: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -239                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162787/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191473/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[9][15]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1050: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -239                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN        -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162784/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191460/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[9][12]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1051: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN       -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162781/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191458/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[9][9]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1052: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN       -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162780/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191461/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[9][8]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1053: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[8][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g174747/ZN          -       B1->ZN F     OAI22_X1       1  1.4    12    19     348    (-,-) 
  cpuregs_reg[8][3]/D -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1054: VIOLATED (-239 ps) Setup Check with Pin reg_out_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN R     NAND2_X2       1  6.6    13    20     204    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND3_X4       6 16.4    17    26     230    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    22     253    (-,-) 
  add_1801_23_g1001/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    16     269    (-,-) 
  add_1801_23_g972/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    38     307    (-,-) 
  g84280__9906/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     334    (-,-) 
  g84253__4296/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     349    (-,-) 
  reg_out_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1055: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt191451/ZN        -       A->ZN  R     INV_X4        16 30.0    20    29     333    (-,-) 
  g191471/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     349    (-,-) 
  cpuregs_reg[9][10]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1056: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt180826/ZN       -       A->ZN  R     INV_X4         8 14.3    11    20     324    (-,-) 
  g162779/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     337    (-,-) 
  g191459/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     355    (-,-) 
  cpuregs_reg[9][7]/D -       -      R     DFF_X1         1    -     -     0     355    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1057: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt191451/ZN       -       A->ZN  R     INV_X4        16 30.0    20    29     333    (-,-) 
  g191468/ZN          -       B1->ZN F     OAI21_X1       1  1.4     9    16     349    (-,-) 
  cpuregs_reg[9][5]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1058: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt191451/ZN       -       A->ZN  R     INV_X4        16 30.0    20    29     333    (-,-) 
  g191464/ZN          -       B1->ZN F     OAI21_X1       1  1.4     9    16     349    (-,-) 
  cpuregs_reg[9][4]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1059: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN          -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN          -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN          -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt191451/ZN       -       A->ZN  R     INV_X4        16 30.0    20    29     333    (-,-) 
  g191462/ZN          -       B1->ZN F     OAI21_X1       1  1.4     9    16     349    (-,-) 
  cpuregs_reg[9][0]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1060: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[28][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     257    (-,-) 
  g167525/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     293    (-,-) 
  fopt176222/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     314    (-,-) 
  g162743/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     331    (-,-) 
  g161899/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[28][14]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1061: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[26][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     257    (-,-) 
  g167525/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     293    (-,-) 
  fopt176222/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     314    (-,-) 
  g162714/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     331    (-,-) 
  g161839/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[26][14]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1062: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[24][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X1        1  1.9    17    28     194    (-,-) 
  add_1312_30_g184225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    17     210    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     257    (-,-) 
  g167525/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     293    (-,-) 
  fopt176222/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     314    (-,-) 
  g162668/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     331    (-,-) 
  g182981/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[24][14]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1063: VIOLATED (-239 ps) Setup Check with Pin alu_out_q_reg[12]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN   -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g187083/Z           -       A->Z   F     BUF_X2         5  8.0     8    32     101    (-,-) 
  g192237/ZN          -       A2->ZN R     NAND2_X1       3  5.1    17    24     125    (-,-) 
  g187292/ZN          -       A->ZN  F     INV_X1         1  6.1     9    17     142    (-,-) 
  g193804/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    39     181    (-,-) 
  g193802/ZN          -       A2->ZN F     NAND2_X4       4  8.4     8    18     198    (-,-) 
  g193807/ZN          -       A2->ZN R     NAND2_X2       1  6.3    13    20     218    (-,-) 
  g192800/ZN          -       A1->ZN F     NAND2_X4       5 13.9    11    18     236    (-,-) 
  g192799/ZN          -       B1->ZN R     AOI21_X1       3  5.7    40    48     284    (-,-) 
  g192095/ZN          -       B1->ZN F     OAI21_X1       1  1.8    14    20     304    (-,-) 
  g164797/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    18     321    (-,-) 
  g163885/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     347    (-,-) 
  alu_out_q_reg[12]/D -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1064: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[17][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1312_30_g190345/ZN -       A1->ZN R     AND2_X2        5 10.0    16    43     144    (-,-) 
  add_1312_30_g184222/ZN -       A1->ZN R     AND3_X4        7 13.4    14    45     189    (-,-) 
  add_1312_30_g184227/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     204    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    13    40     245    (-,-) 
  g167520/ZN             -       B1->ZN R     AOI21_X2       1  6.6    29    36     281    (-,-) 
  g167260/ZN             -       A->ZN  F     INV_X4        31 51.8    18    30     311    (-,-) 
  g162890/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    20     331    (-,-) 
  g161686/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[17][11]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1065: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[28][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1312_30_g190345/ZN -       A1->ZN R     AND2_X2        5 10.0    16    43     144    (-,-) 
  add_1312_30_g184222/ZN -       A1->ZN R     AND3_X4        7 13.4    14    45     189    (-,-) 
  add_1312_30_g184227/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     204    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    13    40     245    (-,-) 
  g167520/ZN             -       B1->ZN R     AOI21_X2       1  6.6    29    36     281    (-,-) 
  g167260/ZN             -       A->ZN  F     INV_X4        31 51.8    18    30     311    (-,-) 
  g162740/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    20     331    (-,-) 
  g161896/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[28][11]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1066: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[26][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1312_30_g190345/ZN -       A1->ZN R     AND2_X2        5 10.0    16    43     144    (-,-) 
  add_1312_30_g184222/ZN -       A1->ZN R     AND3_X4        7 13.4    14    45     189    (-,-) 
  add_1312_30_g184227/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     204    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    13    40     245    (-,-) 
  g167520/ZN             -       B1->ZN R     AOI21_X2       1  6.6    29    36     281    (-,-) 
  g167260/ZN             -       A->ZN  F     INV_X4        31 51.8    18    30     311    (-,-) 
  g162711/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    20     331    (-,-) 
  g161836/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[26][11]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1067: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[9][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g173055/ZN           -       A1->ZN F     NAND2_X4       8 23.3    14    22     265    (-,-) 
  g189555/ZN           -       A->ZN  R     INV_X2         1  6.3    11    19     284    (-,-) 
  g191449/ZN           -       A1->ZN F     NAND2_X4       4 19.4    12    20     304    (-,-) 
  fopt182926/ZN        -       A->ZN  R     INV_X1         4  7.5    20    28     332    (-,-) 
  g182925/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     348    (-,-) 
  cpuregs_reg[9][16]/D -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1068: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[8][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g174738/ZN          -       B1->ZN F     OAI22_X1       1  1.4    10    19     348    (-,-) 
  cpuregs_reg[8][2]/D -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1069: VIOLATED (-239 ps) Setup Check with Pin cpuregs_reg[8][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN          -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g174725/ZN          -       A1->ZN F     NAND2_X4      10 29.0    16    25     268    (-,-) 
  g189523/ZN          -       A->ZN  R     INV_X2         1  6.3    11    20     288    (-,-) 
  g189522/ZN          -       A1->ZN F     NAND2_X4       2 17.0    11    19     307    (-,-) 
  fopt180806/ZN       -       A->ZN  R     INV_X8        19 34.1    13    21     329    (-,-) 
  g174748/ZN          -       B1->ZN F     OAI22_X1       1  1.4    10    19     348    (-,-) 
  cpuregs_reg[8][1]/D -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1070: VIOLATED (-238 ps) Setup Check with Pin cpuregs_reg[20][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -238                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192460/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     346    (-,-) 
  cpuregs_reg[20][3]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1071: VIOLATED (-238 ps) Setup Check with Pin cpuregs_reg[20][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -238                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192466/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     346    (-,-) 
  cpuregs_reg[20][2]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1072: VIOLATED (-238 ps) Setup Check with Pin cpuregs_reg[20][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -238                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  g163509/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     263    (-,-) 
  g163396/ZN           -       A->ZN  R     INV_X8         5 26.6    11    20     283    (-,-) 
  g163280_192452/ZN    -       A1->ZN F     NAND2_X4       2 22.1    13    22     305    (-,-) 
  fopt192454/ZN        -       A->ZN  R     INV_X8        15 33.9    13    22     327    (-,-) 
  g192461/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    19     346    (-,-) 
  cpuregs_reg[20][1]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1073: VIOLATED (-238 ps) Setup Check with Pin reg_next_pc_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -238                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN        -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN           -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g194024/ZN           -       A1->ZN F     NAND2_X1       1  3.4    11    17     177    (-,-) 
  g194022/ZN           -       A2->ZN R     NAND2_X2       2  7.3    14    23     200    (-,-) 
  g194025/ZN           -       A1->ZN F     NAND2_X4       1  6.0     8    13     213    (-,-) 
  g187698/ZN           -       A->ZN  R     INV_X4         2  8.5     8    13     227    (-,-) 
  g186946/ZN           -       A1->ZN F     NAND3_X4       1  6.5    11    17     244    (-,-) 
  g186926/ZN           -       A1->ZN R     NAND3_X4       2  8.2    13    18     262    (-,-) 
  fopt23/ZN            -       A->ZN  F     INV_X1         1  3.2     6    11     273    (-,-) 
  fopt22/ZN            -       A->ZN  R     INV_X2         5  8.9    13    18     292    (-,-) 
  g189713/ZN           -       A->ZN  R     XNOR2_X1       1  2.0    20    40     331    (-,-) 
  g164561/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    16     347    (-,-) 
  reg_next_pc_reg[4]/D -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1074: VIOLATED (-238 ps) Setup Check with Pin cpuregs_reg[17][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -238                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7118/ZN   -       A->ZN  F     INV_X1         1  3.5     6    11     153    (-,-) 
  add_1312_30_g7098/ZN   -       A2->ZN R     NOR2_X2        2  3.7    16    28     181    (-,-) 
  add_1312_30_g7043/ZN   -       A1->ZN F     NAND2_X1       1  3.0    10    18     199    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    26     225    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g167533/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g167274/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162897/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     335    (-,-) 
  g161694/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[17][19]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1075: VIOLATED (-238 ps) Setup Check with Pin cpuregs_reg[24][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -238                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186199/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     320    (-,-) 
  g162662/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     334    (-,-) 
  g182979/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[24][8]/D -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1076: VIOLATED (-238 ps) Setup Check with Pin cpuregs_reg[17][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -238                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7069/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    28     194    (-,-) 
  add_1312_30_g184223/ZN -       A1->ZN R     AND2_X2        1  4.3    10    34     228    (-,-) 
  add_1312_30_g6995/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    40     268    (-,-) 
  g167534/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g178362/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162894/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g161690/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[17][15]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1077: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[28][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -237                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7118/ZN   -       A->ZN  F     INV_X1         1  3.5     6    11     153    (-,-) 
  add_1312_30_g7098/ZN   -       A2->ZN R     NOR2_X2        2  3.7    16    28     181    (-,-) 
  add_1312_30_g7043/ZN   -       A1->ZN F     NAND2_X1       1  3.0    10    18     199    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    26     225    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g167533/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g167274/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162747/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     335    (-,-) 
  g161904/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[28][19]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1078: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[26][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -237                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7118/ZN   -       A->ZN  F     INV_X1         1  3.5     6    11     153    (-,-) 
  add_1312_30_g7098/ZN   -       A2->ZN R     NOR2_X2        2  3.7    16    28     181    (-,-) 
  add_1312_30_g7043/ZN   -       A1->ZN F     NAND2_X1       1  3.0    10    18     199    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    26     225    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g167533/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g167274/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162718/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     335    (-,-) 
  g161844/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[26][19]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1079: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[24][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -237                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7118/ZN   -       A->ZN  F     INV_X1         1  3.5     6    11     153    (-,-) 
  add_1312_30_g7098/ZN   -       A2->ZN R     NOR2_X2        2  3.7    16    28     181    (-,-) 
  add_1312_30_g7043/ZN   -       A1->ZN F     NAND2_X1       1  3.0    10    18     199    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    26     225    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g167533/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g167274/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162672/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     335    (-,-) 
  g182969/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[24][19]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1080: VIOLATED (-237 ps) Setup Check with Pin alu_out_q_reg[10]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -237                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN R     DFF_X1         2  5.6    18    73      73    (-,-) 
  g178/Z              -       A->Z   R     BUF_X4         5 17.2    13    30     104    (-,-) 
  g85633/ZN           -       A->ZN  F     INV_X4         4  7.4     5     9     113    (-,-) 
  g85272__184395/ZN   -       A1->ZN R     NAND2_X2       4 12.4    20    24     136    (-,-) 
  g84627__5703/ZN     -       B2->ZN F     OAI21_X4       3  7.3    11    20     156    (-,-) 
  g84502__176094/ZN   -       A2->ZN R     NAND2_X2       1  6.3    13    21     178    (-,-) 
  g176093/ZN          -       A1->ZN F     NAND2_X4       4 11.3     9    16     194    (-,-) 
  g189120/ZN          -       B1->ZN R     AOI21_X4       1  3.4    18    22     216    (-,-) 
  g189119/ZN          -       A1->ZN F     NAND2_X2       3  6.6    11    20     235    (-,-) 
  fopt172194/ZN       -       A->ZN  R     INV_X1         1  3.6    11    18     254    (-,-) 
  fopt172193/ZN       -       A->ZN  F     INV_X2         3  6.9     6    11     265    (-,-) 
  g167957/ZN          -       B1->ZN R     AOI21_X2       3  5.7    27    31     296    (-,-) 
  g174/ZN             -       A->ZN  F     INV_X1         1  1.9     8    10     306    (-,-) 
  g182485/ZN          -       A1->ZN R     NAND3_X1       1  1.8    12    16     321    (-,-) 
  g167/ZN             -       A1->ZN F     NAND4_X1       1  1.4    15    23     344    (-,-) 
  alu_out_q_reg[10]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1081: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[28][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -237                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7069/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    28     194    (-,-) 
  add_1312_30_g184223/ZN -       A1->ZN R     AND2_X2        1  4.3    10    34     228    (-,-) 
  add_1312_30_g6995/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    40     268    (-,-) 
  g167534/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g178362/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162744/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     335    (-,-) 
  g161900/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[28][15]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1082: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[26][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -237                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7069/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    28     194    (-,-) 
  add_1312_30_g184223/ZN -       A1->ZN R     AND2_X2        1  4.3    10    34     228    (-,-) 
  add_1312_30_g6995/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    40     268    (-,-) 
  g167534/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g178362/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162715/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     335    (-,-) 
  g161840/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[26][15]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1083: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[24][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -237                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7087/ZN   -       A1->ZN F     NAND2_X1       4  6.5    16    24     166    (-,-) 
  add_1312_30_g7069/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    28     194    (-,-) 
  add_1312_30_g184223/ZN -       A1->ZN R     AND2_X2        1  4.3    10    34     228    (-,-) 
  add_1312_30_g6995/ZN   -       A->ZN  R     XNOR2_X2       1  6.7    26    40     268    (-,-) 
  g167534/ZN             -       B1->ZN F     AOI21_X4       1 11.1    12    21     290    (-,-) 
  g178362/ZN             -       A->ZN  R     INV_X8        31 57.5    19    29     319    (-,-) 
  g162669/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     335    (-,-) 
  g182980/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[24][15]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1084: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[24][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -237                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN            -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN            -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186199/ZN         -       A->ZN  R     INV_X4         8 14.4    11    20     320    (-,-) 
  g162664/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     334    (-,-) 
  g182975/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     353    (-,-) 
  cpuregs_reg[24][10]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1085: VIOLATED (-237 ps) Setup Check with Pin cpuregs_reg[26][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -237                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180772/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     320    (-,-) 
  g162336/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     334    (-,-) 
  g161833/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[26][8]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1086: VIOLATED (-237 ps) Setup Check with Pin count_instr_reg[59]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -237                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g984/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193703/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166821/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[59]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1087: VIOLATED (-237 ps) Setup Check with Pin count_instr_reg[57]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[57]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -237                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1014/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g927/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193694/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166909/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[57]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1088: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[62]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g986/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g926/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193697/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166802/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[62]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1089: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[61]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[61]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g983/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g943/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193695/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166805/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[61]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1090: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[55]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[55]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g985/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g949/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193704/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166910/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[55]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1091: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[54]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[54]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g994/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193709/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166907/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[54]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1092: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[53]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[53]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1015/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g929/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193705/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166904/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[53]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1093: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[51]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[51]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1016/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g930/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193722/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166901/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[51]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1094: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[50]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[50]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1010/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g940/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193724/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166900/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[50]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1095: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[49]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[49]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1017/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g924/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193723/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166897/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[49]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1096: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[47]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[47]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g990/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g951/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193689/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166892/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[47]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1097: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[45]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[45]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1018/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g933/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193688/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166889/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[45]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1098: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[43]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[43]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g934/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193686/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166887/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[43]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1099: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[41]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[41]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g1020/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g935/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193687/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166883/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[41]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1100: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN            -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN            -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186198/ZN         -       A->ZN  R     INV_X4         8 14.7    12    20     320    (-,-) 
  g162666/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     334    (-,-) 
  g182966/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][12]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1101: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186198/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     320    (-,-) 
  g162661/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     334    (-,-) 
  g182972/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][7]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1102: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186198/ZN        -       A->ZN  R     INV_X4         8 14.7    12    20     320    (-,-) 
  g163006/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     334    (-,-) 
  g182970/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][0]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1103: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[60]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[60]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g995/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     319    (-,-) 
  g193708/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166818/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[60]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1104: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[26][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN            -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN         -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180772/ZN         -       A->ZN  R     INV_X8        15 27.2    11    18     320    (-,-) 
  g162710/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     333    (-,-) 
  g161835/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     352    (-,-) 
  cpuregs_reg[26][10]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1105: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN            -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN            -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186200/ZN         -       A->ZN  R     INV_X2         4  7.4    12    20     320    (-,-) 
  g162671/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     334    (-,-) 
  g182971/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][17]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1106: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186200/ZN        -       A->ZN  R     INV_X2         4  7.4    12    20     320    (-,-) 
  g162659/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     334    (-,-) 
  g182977/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][5]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1107: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[63]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  inc_add_1559_34_g992/ZN    -       A1->ZN F     NAND2_X1       1  2.4     9    16     282    (-,-) 
  inc_add_1559_34_g948/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     319    (-,-) 
  g193702/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     335    (-,-) 
  g166837/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[63]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1108: VIOLATED (-236 ps) Setup Check with Pin count_instr_reg[36]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179451/ZN              -       A->ZN  F     INV_X2         4  6.5     7    12     277    (-,-) 
  g176941/ZN                 -       B1->ZN R     OAI21_X1       1  1.9    19    27     304    (-,-) 
  g176938/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     9    16     320    (-,-) 
  g193683/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     335    (-,-) 
  g166879/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     347    (-,-) 
  count_instr_reg[36]/D      -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1109: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186199/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     320    (-,-) 
  g162660/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     334    (-,-) 
  g182983/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][6]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1110: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -236                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN            -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN            -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186201/ZN         -       A->ZN  R     INV_X4        16 30.0    20    29     330    (-,-) 
  g182973/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     346    (-,-) 
  cpuregs_reg[24][16]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1111: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186199/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     320    (-,-) 
  g162663/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     334    (-,-) 
  g182976/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][9]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1112: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[24][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g188940/ZN           -       A->ZN  R     INV_X2         1  6.3    10    18     280    (-,-) 
  g188939/ZN           -       A1->ZN F     NAND2_X4       4 20.8    13    21     300    (-,-) 
  fopt186199/ZN        -       A->ZN  R     INV_X4         8 14.4    11    20     320    (-,-) 
  g162658/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     334    (-,-) 
  g182978/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[24][4]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1113: VIOLATED (-236 ps) Setup Check with Pin reg_next_pc_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN                         -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN                      -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN                      -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN                         -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g194024/ZN                         -       A1->ZN F     NAND2_X1       1  3.4    11    17     177    (-,-) 
  g194022/ZN                         -       A2->ZN R     NAND2_X2       2  7.3    14    23     200    (-,-) 
  g194025/ZN                         -       A1->ZN F     NAND2_X4       1  6.0     8    13     213    (-,-) 
  g187698/ZN                         -       A->ZN  R     INV_X4         2  8.5     8    13     227    (-,-) 
  fopt187557/ZN                      -       A->ZN  F     INV_X1         1  3.2     5     9     236    (-,-) 
  g86/ZN                             -       A->ZN  R     INV_X2         3  6.5    10    15     251    (-,-) 
  g186949/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     7    13     264    (-,-) 
  g77/ZN                             -       A1->ZN R     NAND2_X1       1  2.5    11    16     280    (-,-) 
  add_1564_33_Y_add_1555_32_g1021/ZN -       A->ZN  R     XNOR2_X1       1  2.0    20    39     318    (-,-) 
  g168444/ZN                         -       A->ZN  F     INV_X1         1  1.8     7    10     328    (-,-) 
  g164397/ZN                         -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  reg_next_pc_reg[3]/D               -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1114: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[28][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -236                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7118/ZN   -       A->ZN  F     INV_X1         1  3.5     6    11     153    (-,-) 
  add_1312_30_g7098/ZN   -       A2->ZN R     NOR2_X2        2  3.7    16    28     181    (-,-) 
  add_1312_30_g7056/ZN   -       A2->ZN F     NAND3_X1       1  4.1    16    29     211    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    42     253    (-,-) 
  g167524/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    34     288    (-,-) 
  fopt176220/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     308    (-,-) 
  g162746/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     328    (-,-) 
  g161902/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[28][17]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1115: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[26][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -236                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[10]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[10]/Q       -       CK->Q  R     DFF_X1         6  9.6    25   102     102    (-,-) 
  add_1312_30_g184625/ZN -       A1->ZN R     AND2_X2        3  7.1    13    40     142    (-,-) 
  add_1312_30_g7118/ZN   -       A->ZN  F     INV_X1         1  3.5     6    11     153    (-,-) 
  add_1312_30_g7098/ZN   -       A2->ZN R     NOR2_X2        2  3.7    16    28     181    (-,-) 
  add_1312_30_g7056/ZN   -       A2->ZN F     NAND3_X1       1  4.1    16    29     211    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    42     253    (-,-) 
  g167524/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    34     288    (-,-) 
  fopt176220/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     308    (-,-) 
  g162717/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     328    (-,-) 
  g161842/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[26][17]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1116: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[17][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  F     DFF_X1         2  6.9    11    87      87    (-,-) 
  g181870/Z            -       A->Z   F     CLKBUF_X1      1  3.2    11    35     122    (-,-) 
  g191432/ZN           -       A1->ZN R     NAND2_X2       3 11.8    19    26     148    (-,-) 
  g191435/ZN           -       A->ZN  F     INV_X4         2  9.4     7    11     159    (-,-) 
  g191436/Z            -       A->Z   F     BUF_X8        28 57.5    11    33     192    (-,-) 
  g56/ZN               -       A1->ZN F     AND2_X1        1  3.2     8    32     225    (-,-) 
  g167530/ZN           -       A->ZN  R     AOI21_X2       1 12.1    42    60     285    (-,-) 
  fopt176219/ZN        -       A->ZN  F     INV_X8        31 51.8    16    24     309    (-,-) 
  g162887/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    19     328    (-,-) 
  g161683/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[17][8]/D -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1117: VIOLATED (-236 ps) Setup Check with Pin cpuregs_reg[28][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -236                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180776/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     318    (-,-) 
  g162737/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     333    (-,-) 
  g161893/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[28][8]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1118: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z             -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN            -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN                -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162896/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g161692/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[17][17]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1119: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z             -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN            -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN                -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162891/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g161687/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     352    (-,-) 
  cpuregs_reg[17][12]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1120: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z             -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN            -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN                -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162889/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    16     332    (-,-) 
  g161685/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     352    (-,-) 
  cpuregs_reg[17][10]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1121: VIOLATED (-235 ps) Setup Check with Pin reg_out_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  add_1801_23_g1067/ZN   -       A->ZN  R     INV_X4         4  7.6     8    14     226    (-,-) 
  add_1801_23_g1045/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    13     239    (-,-) 
  add_1801_23_g1040/ZN   -       A->ZN  R     INV_X1         1  1.9     8    14     253    (-,-) 
  add_1801_23_g1003/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     266    (-,-) 
  add_1801_23_g975/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    37     303    (-,-) 
  g84351__8780/ZN        -       B1->ZN R     AOI21_X1       1  1.9    22    27     330    (-,-) 
  g84251__9906/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     345    (-,-) 
  reg_out_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1122: VIOLATED (-235 ps) Setup Check with Pin reg_out_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  add_1801_23_g1067/ZN   -       A->ZN  R     INV_X4         4  7.6     8    14     226    (-,-) 
  add_1801_23_g1035/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    13     239    (-,-) 
  add_1801_23_g1029/ZN   -       A->ZN  R     INV_X1         1  1.9     8    13     252    (-,-) 
  add_1801_23_g999/ZN    -       A1->ZN F     NAND2_X1       1  2.4     8    14     266    (-,-) 
  add_1801_23_g970/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    37     303    (-,-) 
  g84284__1474/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     330    (-,-) 
  g84257__9682/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     345    (-,-) 
  reg_out_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1123: VIOLATED (-235 ps) Setup Check with Pin reg_out_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  add_1801_23_g1067/ZN   -       A->ZN  R     INV_X4         4  7.6     8    14     226    (-,-) 
  add_1801_23_g1033/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    13     239    (-,-) 
  add_1801_23_g1028/ZN   -       A->ZN  R     INV_X1         1  1.9     8    13     252    (-,-) 
  add_1801_23_g1002/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     266    (-,-) 
  add_1801_23_g977/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    37     303    (-,-) 
  g84283__3772/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     330    (-,-) 
  g84249__5019/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     345    (-,-) 
  reg_out_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1124: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[28][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1312_30_g190345/ZN -       A1->ZN R     AND2_X2        5 10.0    16    43     144    (-,-) 
  add_1312_30_g184222/ZN -       A1->ZN R     AND3_X4        7 13.4    14    45     189    (-,-) 
  add_1312_30_g184221/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     204    (-,-) 
  add_1312_30_g6997/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     251    (-,-) 
  g167526/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     287    (-,-) 
  fopt177879/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     308    (-,-) 
  g162741/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     327    (-,-) 
  g161897/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[28][12]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1125: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1312_30_g190345/ZN -       A1->ZN R     AND2_X2        5 10.0    16    43     144    (-,-) 
  add_1312_30_g184222/ZN -       A1->ZN R     AND3_X4        7 13.4    14    45     189    (-,-) 
  add_1312_30_g184221/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     204    (-,-) 
  add_1312_30_g6997/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    46     251    (-,-) 
  g167526/ZN             -       B1->ZN R     AOI21_X4       1 12.1    28    36     287    (-,-) 
  fopt177879/ZN          -       A->ZN  F     INV_X8        31 51.8    12    21     308    (-,-) 
  g162712/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     327    (-,-) 
  g161837/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[26][12]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1126: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[28][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN            -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN         -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180776/ZN         -       A->ZN  R     INV_X8        15 27.2    11    18     318    (-,-) 
  g162739/ZN            -       A1->ZN F     NAND2_X1       1  1.8    10    13     332    (-,-) 
  g161895/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     351    (-,-) 
  cpuregs_reg[28][10]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1127: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN            -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN         -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180773/ZN         -       A->ZN  R     INV_X4        16 30.0    20    27     329    (-,-) 
  g161841/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     345    (-,-) 
  cpuregs_reg[26][16]/D -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1128: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180773/ZN        -       A->ZN  R     INV_X4        16 30.0    20    27     329    (-,-) 
  g161832/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     345    (-,-) 
  cpuregs_reg[26][7]/D -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1129: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180772/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     320    (-,-) 
  g162344/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     333    (-,-) 
  g161831/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     351    (-,-) 
  cpuregs_reg[26][6]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1130: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN               -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162888/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g161684/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     351    (-,-) 
  cpuregs_reg[17][9]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1131: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN               -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162886/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g161682/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     351    (-,-) 
  cpuregs_reg[17][7]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1132: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN               -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162884/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g161680/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     351    (-,-) 
  cpuregs_reg[17][5]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1133: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN               -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162883/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g161679/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     351    (-,-) 
  cpuregs_reg[17][4]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1134: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180772/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     320    (-,-) 
  g162335/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     333    (-,-) 
  g161834/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     351    (-,-) 
  cpuregs_reg[26][9]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1135: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180774/ZN        -       A->ZN  R     INV_X2         4  7.4    11    18     319    (-,-) 
  g162345/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     333    (-,-) 
  g161830/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     351    (-,-) 
  cpuregs_reg[26][5]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1136: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180772/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     320    (-,-) 
  g162346/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     333    (-,-) 
  g161829/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     351    (-,-) 
  cpuregs_reg[26][4]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1137: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[26][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g174999/ZN           -       A1->ZN R     NOR2_X4        1  6.6    18    24     286    (-,-) 
  fopt180775/ZN        -       A->ZN  F     INV_X4         3 20.1     9    16     302    (-,-) 
  fopt180773/ZN        -       A->ZN  R     INV_X4        16 30.0    20    27     329    (-,-) 
  g162319/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     345    (-,-) 
  cpuregs_reg[26][0]/D -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1138: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[1][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -235                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN          -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN          -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN          -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN          -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN          -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g188901/ZN          -       A->ZN  R     INV_X4         2 12.5    10    18     241    (-,-) 
  g188900/ZN          -       A1->ZN F     NAND2_X4       2 11.8     9    16     257    (-,-) 
  g188899/ZN          -       A1->ZN R     NOR2_X4        3 12.0    22    30     287    (-,-) 
  g176160/ZN          -       A->ZN  F     INV_X1         1  6.0    10    18     304    (-,-) 
  g176159/ZN          -       A->ZN  R     INV_X4         9 16.5    12    20     324    (-,-) 
  g176166/ZN          -       B1->ZN F     OAI22_X1       1  1.4    13    19     343    (-,-) 
  cpuregs_reg[1][0]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1139: VIOLATED (-235 ps) Setup Check with Pin cpuregs_reg[17][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN            -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN            -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN            -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z             -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN            -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN                -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162895/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     332    (-,-) 
  g161691/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     351    (-,-) 
  cpuregs_reg[17][16]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1140: VIOLATED (-235 ps) Setup Check with Pin count_instr_reg[58]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[58]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -235                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179451/ZN              -       A->ZN  F     INV_X2         4  6.5     7    12     277    (-,-) 
  inc_add_1559_34_g176857/ZN -       A1->ZN R     NOR2_X1        1  2.0    17    24     301    (-,-) 
  inc_add_1559_34_g947/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    16     318    (-,-) 
  g193707/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     333    (-,-) 
  g166911/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     345    (-,-) 
  count_instr_reg[58]/D      -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1141: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[56]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[56]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179451/ZN              -       A->ZN  F     INV_X2         4  6.5     7    12     277    (-,-) 
  inc_add_1559_34_g176859/ZN -       A1->ZN R     NOR2_X1        1  2.0    17    24     301    (-,-) 
  inc_add_1559_34_g936/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    16     318    (-,-) 
  g193706/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     333    (-,-) 
  g166839/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     345    (-,-) 
  count_instr_reg[56]/D      -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1142: VIOLATED (-234 ps) Setup Check with Pin count_instr_reg[52]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[52]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179451/ZN              -       A->ZN  F     INV_X2         4  6.5     7    12     277    (-,-) 
  inc_add_1559_34_g176858/ZN -       A1->ZN R     NOR2_X1        1  2.0    17    24     301    (-,-) 
  inc_add_1559_34_g937/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    16     318    (-,-) 
  g193725/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     333    (-,-) 
  g166902/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     345    (-,-) 
  count_instr_reg[52]/D      -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1143: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -234                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN   -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN            -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN            -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN            -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN            -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN            -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN            -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN            -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN            -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN         -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180778/ZN         -       A->ZN  R     INV_X4        16 30.0    20    27     328    (-,-) 
  g161901/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     344    (-,-) 
  cpuregs_reg[28][16]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1144: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180778/ZN        -       A->ZN  R     INV_X4        16 30.0    20    27     328    (-,-) 
  g161892/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     344    (-,-) 
  cpuregs_reg[28][7]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1145: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180776/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     318    (-,-) 
  g162735/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     332    (-,-) 
  g161891/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[28][6]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1146: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180778/ZN        -       A->ZN  R     INV_X4        16 30.0    20    27     328    (-,-) 
  g162321/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     344    (-,-) 
  cpuregs_reg[28][0]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1147: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180776/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     318    (-,-) 
  g162738/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     332    (-,-) 
  g161894/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[28][9]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1148: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180778/ZN        -       A->ZN  R     INV_X4        16 30.0    20    27     328    (-,-) 
  g161890/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     344    (-,-) 
  cpuregs_reg[28][5]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1149: VIOLATED (-234 ps) Setup Check with Pin cpuregs_reg[28][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -234                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173053/ZN           -       A2->ZN R     NOR2_X4        1  6.3    15    29     202    (-,-) 
  g173052/ZN           -       A1->ZN F     NAND2_X4       2 17.0    12    20     223    (-,-) 
  g174998/ZN           -       A->ZN  R     INV_X8         5 28.1    11    20     243    (-,-) 
  g175000/ZN           -       A1->ZN F     NAND2_X4       4 17.6    12    19     262    (-,-) 
  g175003/ZN           -       A1->ZN R     NOR2_X4        1  6.6    15    24     286    (-,-) 
  fopt180779/ZN        -       A->ZN  F     INV_X4         3 20.1     8    15     301    (-,-) 
  fopt180776/ZN        -       A->ZN  R     INV_X8        15 27.2    11    18     318    (-,-) 
  g162733/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     332    (-,-) 
  g161889/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[28][4]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1150: VIOLATED (-232 ps) Setup Check with Pin cpuregs_reg[17][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -232                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g176560/ZN           -       A->ZN  R     INV_X4         2 14.0    11    19     304    (-,-) 
  g171988/ZN           -       A->ZN  F     INV_X8        28 48.1     8    16     320    (-,-) 
  g161678/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     345    (-,-) 
  cpuregs_reg[17][3]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1151: VIOLATED (-232 ps) Setup Check with Pin cpuregs_reg[17][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -232                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g176560/ZN           -       A->ZN  R     INV_X4         2 14.0    11    19     304    (-,-) 
  g171988/ZN           -       A->ZN  F     INV_X8        28 48.1     8    16     320    (-,-) 
  g162282/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     345    (-,-) 
  cpuregs_reg[17][2]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1152: VIOLATED (-232 ps) Setup Check with Pin cpuregs_reg[17][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -232                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g176560/ZN           -       A->ZN  R     INV_X4         2 14.0    11    19     304    (-,-) 
  g171988/ZN           -       A->ZN  F     INV_X8        28 48.1     8    16     320    (-,-) 
  g161676/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     345    (-,-) 
  cpuregs_reg[17][1]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1153: VIOLATED (-232 ps) Setup Check with Pin cpuregs_reg[17][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -232                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g95/ZN               -       A->ZN  R     INV_X8        34 64.5    21    31     316    (-,-) 
  g162885/ZN           -       A1->ZN F     NAND2_X2       1  1.8     8    13     329    (-,-) 
  g161681/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[17][6]/D -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1154: VIOLATED (-228 ps) Setup Check with Pin reg_sh_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -228                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g178713/ZN               -       A->ZN  F     INV_X2         3  8.5     7    12     102    (-,-) 
  g189483/ZN               -       A1->ZN F     AND3_X2        4 15.3    12    38     140    (-,-) 
  g167197/ZN               -       A2->ZN R     NAND2_X2       3 10.4    17    27     167    (-,-) 
  g166948/ZN               -       A->ZN  F     INV_X4        30 50.3    15    26     193    (-,-) 
  g177154/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    44     237    (-,-) 
  g61/ZN                   -       A1->ZN F     NAND2_X1       1  1.7    10    16     254    (-,-) 
  g163994/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    25     279    (-,-) 
  g163476/ZN               -       A2->ZN F     NAND2_X1       1  3.0    10    19     297    (-,-) 
  g163387/ZN               -       A1->ZN R     NOR2_X2        2  3.8    16    25     322    (-,-) 
  g185215/ZN               -       B1->ZN F     OAI21_X1       1  1.4    10    15     338    (-,-) 
  reg_sh_reg[4]/D          -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1155: VIOLATED (-228 ps) Setup Check with Pin reg_out_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -228                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q   -       CK->Q  F     DFF_X1         5  7.9    12    89      89    (-,-) 
  add_1801_23_g186493/ZN -       A2->ZN F     OR2_X2         3  5.3    10    51     139    (-,-) 
  add_1801_23_g1150/ZN   -       A1->ZN R     NAND2_X1       1  3.4    13    19     159    (-,-) 
  add_1801_23_g1136/ZN   -       A1->ZN F     NAND2_X2       3  6.5    10    18     176    (-,-) 
  add_1801_23_g1084/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     195    (-,-) 
  add_1801_23_g1077/ZN   -       A1->ZN F     NAND2_X4       2 11.8    10    17     212    (-,-) 
  g191098/ZN             -       B2->ZN R     AOI21_X4       2  9.8    25    36     247    (-,-) 
  g191101/ZN             -       A2->ZN F     NAND2_X4       7 16.6    12    23     270    (-,-) 
  add_1801_23_g191105/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    39     310    (-,-) 
  g85206__178677/ZN      -       A1->ZN R     NAND2_X1       1  2.0    11    16     325    (-,-) 
  g178676/ZN             -       A2->ZN F     NAND2_X1       1  1.4     6    13     338    (-,-) 
  reg_out_reg[16]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1156: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[40]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[40]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179453/ZN              -       A->ZN  F     INV_X4         5 12.1     6    11     277    (-,-) 
  inc_add_1559_34_g177528/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     296    (-,-) 
  inc_add_1559_34_g938/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193701/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     326    (-,-) 
  g166884/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[40]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1157: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[48]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[48]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179452/ZN              -       A->ZN  F     INV_X4         4 11.6     6    11     277    (-,-) 
  inc_add_1559_34_g177523/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     295    (-,-) 
  inc_add_1559_34_g932/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193684/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     326    (-,-) 
  g166840/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[48]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1158: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[34]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179452/ZN              -       A->ZN  F     INV_X4         4 11.6     6    11     277    (-,-) 
  inc_add_1559_34_g177521/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     295    (-,-) 
  inc_add_1559_34_g942/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193696/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     326    (-,-) 
  g166877/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[34]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1159: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[33]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179453/ZN              -       A->ZN  F     INV_X4         5 12.1     6    11     277    (-,-) 
  inc_add_1559_34_g177529/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     296    (-,-) 
  inc_add_1559_34_g921/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193682/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     326    (-,-) 
  g166876/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[33]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1160: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[42]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[42]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179453/ZN              -       A->ZN  F     INV_X4         5 12.1     6    11     277    (-,-) 
  inc_add_1559_34_g177526/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     296    (-,-) 
  inc_add_1559_34_g953/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193699/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     326    (-,-) 
  g166886/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[42]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1161: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[44]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[44]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179452/ZN              -       A->ZN  F     INV_X4         4 11.6     6    11     277    (-,-) 
  inc_add_1559_34_g177530/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     295    (-,-) 
  inc_add_1559_34_g941/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193685/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     326    (-,-) 
  g166888/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[44]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1162: VIOLATED (-227 ps) Setup Check with Pin count_instr_reg[38]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[38]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179452/ZN              -       A->ZN  F     INV_X4         4 11.6     6    11     277    (-,-) 
  inc_add_1559_34_g177527/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    18     295    (-,-) 
  inc_add_1559_34_g944/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    15     310    (-,-) 
  g193700/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     326    (-,-) 
  g166881/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     338    (-,-) 
  count_instr_reg[38]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1163: VIOLATED (-226 ps) Setup Check with Pin count_cycle_reg[58]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[58]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -226                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179619/ZN -       A1->ZN R     NOR2_X1        1  2.0    17    24     295    (-,-) 
  inc_add_1428_40_g947/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    17     312    (-,-) 
  g170529/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     338    (-,-) 
  count_cycle_reg[58]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1164: VIOLATED (-226 ps) Setup Check with Pin count_cycle_reg[52]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[52]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -226                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179616/ZN -       A1->ZN R     NOR2_X1        1  2.0    17    24     295    (-,-) 
  inc_add_1428_40_g937/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    17     312    (-,-) 
  g170525/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     338    (-,-) 
  count_cycle_reg[52]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1165: VIOLATED (-226 ps) Setup Check with Pin alu_out_q_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -226                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN  -       CK->QN R     DFF_X1         2  5.6    18    73      73    (-,-) 
  g178/Z             -       A->Z   R     BUF_X4         5 17.2    13    30     104    (-,-) 
  g85633/ZN          -       A->ZN  F     INV_X4         4  7.4     5     9     113    (-,-) 
  g85272__184395/ZN  -       A1->ZN R     NAND2_X2       4 12.4    20    24     136    (-,-) 
  g84627__5703/ZN    -       B2->ZN F     OAI21_X4       3  7.3    11    20     156    (-,-) 
  g84502__176094/ZN  -       A2->ZN R     NAND2_X2       1  6.3    13    21     178    (-,-) 
  g176093/ZN         -       A1->ZN F     NAND2_X4       4 11.3     9    16     194    (-,-) 
  g176092/ZN         -       B1->ZN R     AOI21_X1       2  4.4    34    40     234    (-,-) 
  g167777/ZN         -       A->ZN  F     INV_X1         1  3.0    10    13     247    (-,-) 
  g166923/ZN         -       B1->ZN R     AOI21_X2       1  2.5    19    24     272    (-,-) 
  g164550/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    41     313    (-,-) 
  g163361/ZN         -       C1->ZN F     OAI211_X1      1  1.4    14    21     334    (-,-) 
  alu_out_q_reg[7]/D -       -      F     DFF_X1         1    -     -     0     334    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1166: VIOLATED (-226 ps) Setup Check with Pin reg_sh_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -226                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X4         8 16.2    13    23      97    (-,-) 
  g169339/ZN               -       A->ZN  F     INV_X1         2  3.7     7    12     108    (-,-) 
  g189479/ZN               -       A1->ZN F     AND3_X2        4 12.6    11    36     145    (-,-) 
  g167237/ZN               -       A1->ZN R     NAND2_X2       3 10.4    17    24     169    (-,-) 
  g167033/ZN               -       A->ZN  F     INV_X4        30 50.2    15    26     195    (-,-) 
  g165662/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     212    (-,-) 
  g164167/ZN               -       A3->ZN F     NAND4_X1       1  1.7    16    30     242    (-,-) 
  g178729/ZN               -       A1->ZN R     NOR2_X1        1  1.9    17    27     269    (-,-) 
  g178728/ZN               -       A1->ZN F     NAND3_X1       1  3.0    14    24     293    (-,-) 
  g178727/ZN               -       A1->ZN R     NOR2_X2        2  3.8    17    27     320    (-,-) 
  g185214/ZN               -       B1->ZN F     OAI21_X1       1  1.4    10    15     335    (-,-) 
  reg_sh_reg[3]/D          -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1167: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[54]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[54]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189226/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     311    (-,-) 
  g170481/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     337    (-,-) 
  count_cycle_reg[54]/D      -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1168: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[60]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[60]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     311    (-,-) 
  g170495/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     337    (-,-) 
  count_cycle_reg[60]/D      -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1169: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[59]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189242/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     311    (-,-) 
  g170530/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[59]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1170: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[57]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[57]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189245/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g927/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     311    (-,-) 
  g170528/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[57]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1171: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[53]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[53]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189244/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g929/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170480/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[53]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1172: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[39]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[39]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189240/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g928/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     311    (-,-) 
  g170474/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[39]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1173: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[37]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[37]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189243/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g931/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     311    (-,-) 
  g170492/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[37]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1174: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[35]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189223/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g925/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170515/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[35]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1175: VIOLATED (-225 ps) Setup Check with Pin reg_sh_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -225                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g178713/ZN               -       A->ZN  F     INV_X2         3  8.5     7    12     102    (-,-) 
  g189483/ZN               -       A1->ZN F     AND3_X2        4 15.3    12    38     140    (-,-) 
  g167197/ZN               -       A2->ZN R     NAND2_X2       3 10.4    17    27     167    (-,-) 
  g166948/ZN               -       A->ZN  F     INV_X4        30 50.3    15    26     193    (-,-) 
  g166307/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     211    (-,-) 
  g164326/ZN               -       A3->ZN F     NAND4_X1       1  1.7    16    30     240    (-,-) 
  g163981/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    28     268    (-,-) 
  g163596/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     288    (-,-) 
  g163388/ZN               -       A2->ZN R     NOR2_X2        2  3.8    16    30     318    (-,-) 
  g185210/ZN               -       B1->ZN F     OAI21_X1       1  1.4    12    15     333    (-,-) 
  reg_sh_reg[0]/D          -       -      F     DFF_X1         1    -     -     0     333    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1176: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[62]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189247/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g926/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170493/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[62]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1177: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[61]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[61]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189249/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g943/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170478/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[61]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1178: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[55]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[55]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189246/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g949/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170526/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[55]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1179: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[51]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[51]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189248/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g930/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170524/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[51]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1180: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[49]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[49]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189228/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g924/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170523/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[49]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1181: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[47]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[47]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g951/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170521/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[47]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1182: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[45]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[45]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189241/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g933/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170510/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[45]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1183: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[43]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[43]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189229/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g934/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170512/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[43]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1184: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[41]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[41]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189230/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g935/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170505/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[41]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1185: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[63]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -225                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  inc_add_1428_40_g189227/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     273    (-,-) 
  inc_add_1428_40_g948/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     311    (-,-) 
  g170494/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     336    (-,-) 
  count_cycle_reg[63]/D      -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1186: VIOLATED (-225 ps) Setup Check with Pin cpu_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -225                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN         -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN         -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN         -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g163566/ZN         -       B1->ZN F     OAI21_X1       1  1.8    12    18     215    (-,-) 
  g191047/ZN         -       A4->ZN R     NAND4_X1       2  5.4    23    34     249    (-,-) 
  g161259/ZN         -       A1->ZN F     NAND2_X1       3  6.3    16    27     276    (-,-) 
  g160059/ZN         -       A1->ZN R     NOR2_X2        3  5.6    21    32     308    (-,-) 
  g159959/ZN         -       A->ZN  F     INV_X1         1  1.8     7    10     318    (-,-) 
  g159784/ZN         -       B1->ZN R     OAI21_X1       1  1.4    17    24     342    (-,-) 
  cpu_state_reg[0]/D -       -      R     DFF_X2         1    -     -     0     342    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1187: VIOLATED (-225 ps) Setup Check with Pin reg_sh_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -225                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X4         8 16.2    13    23      97    (-,-) 
  g169339/ZN               -       A->ZN  F     INV_X1         2  3.7     7    12     108    (-,-) 
  g189479/ZN               -       A1->ZN F     AND3_X2        4 12.6    11    36     145    (-,-) 
  g167237/ZN               -       A1->ZN R     NAND2_X2       3 10.4    17    24     169    (-,-) 
  g167033/ZN               -       A->ZN  F     INV_X4        30 50.2    15    26     195    (-,-) 
  g165666/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     212    (-,-) 
  g164100/ZN               -       A3->ZN F     NAND4_X1       1  1.7    16    30     242    (-,-) 
  g163987/ZN               -       A1->ZN R     NOR2_X1        1  1.9    17    27     269    (-,-) 
  g163594/ZN               -       A1->ZN F     NAND2_X1       1  3.5    11    19     289    (-,-) 
  g163389/ZN               -       A2->ZN R     NOR2_X2        2  3.8    16    30     319    (-,-) 
  g185218/ZN               -       B1->ZN F     OAI21_X1       1  1.4    10    15     334    (-,-) 
  reg_sh_reg[2]/D          -       -      F     DFF_X1         1    -     -     0     334    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1188: VIOLATED (-224 ps) Setup Check with Pin count_instr_reg[32]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -224                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179453/ZN              -       A->ZN  F     INV_X4         5 12.1     6    11     277    (-,-) 
  inc_add_1559_34_g176860/ZN -       A1->ZN R     OAI22_X1       1  2.0    31    28     305    (-,-) 
  g169462/ZN                 -       A->ZN  F     INV_X1         1  1.8     9    10     315    (-,-) 
  g166875/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    25     340    (-,-) 
  count_instr_reg[32]/D      -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1189: VIOLATED (-223 ps) Setup Check with Pin reg_sh_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -223                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g180907/ZN              -       A->ZN  F     INV_X2         2  4.4     7    11     108    (-,-) 
  g192233/ZN              -       A1->ZN F     AND2_X4        8 35.8    13    37     145    (-,-) 
  g167198/ZN              -       A1->ZN R     NAND2_X4      22 44.0    30    39     184    (-,-) 
  g166949/ZN              -       A->ZN  F     INV_X4        11 18.5    11    17     201    (-,-) 
  g165514/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     217    (-,-) 
  g164331/ZN              -       A3->ZN F     NAND4_X1       1  1.7    16    30     247    (-,-) 
  g163792/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     274    (-,-) 
  g163597/ZN              -       A1->ZN F     NAND2_X1       1  3.0    10    18     292    (-,-) 
  g163392/ZN              -       A1->ZN R     NOR2_X2        2  3.8    16    25     317    (-,-) 
  g185219/ZN              -       B1->ZN F     OAI21_X1       1  1.4    10    15     332    (-,-) 
  reg_sh_reg[1]/D         -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1190: VIOLATED (-222 ps) Setup Check with Pin alu_out_q_reg[8]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -222                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN  -       CK->QN F     DFF_X1         2  5.0    16    72      72    (-,-) 
  g178/Z             -       A->Z   F     BUF_X4         5 15.5     8    32     104    (-,-) 
  g85633/ZN          -       A->ZN  R     INV_X4         4  8.2     8    13     117    (-,-) 
  g85272__184395/ZN  -       A1->ZN F     NAND2_X2       4 11.7    14    21     138    (-,-) 
  g84627__5703/ZN    -       B2->ZN R     OAI21_X4       3  8.0    20    35     173    (-,-) 
  g84502__176094/ZN  -       A2->ZN F     NAND2_X2       1  6.0    10    19     192    (-,-) 
  g176093/ZN         -       A1->ZN R     NAND2_X4       4 12.6    13    18     211    (-,-) 
  g189120/ZN         -       B1->ZN F     AOI21_X4       1  3.2     8    13     224    (-,-) 
  g189119/ZN         -       A1->ZN R     NAND2_X2       3  7.1    14    19     242    (-,-) 
  fopt172194/ZN      -       A->ZN  F     INV_X1         1  3.2     6    11     254    (-,-) 
  fopt172193/ZN      -       A->ZN  R     INV_X2         3  7.6    11    17     271    (-,-) 
  g167381/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    39     309    (-,-) 
  g164705/ZN         -       C1->ZN F     OAI211_X1      1  1.4    13    21     330    (-,-) 
  alu_out_q_reg[8]/D -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1191: VIOLATED (-222 ps) Setup Check with Pin reg_next_pc_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -222                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g55/ZN               -       A1->ZN R     NAND2_X1       3  9.2    26    33     183    (-,-) 
  g187793/ZN           -       A2->ZN F     NAND3_X2       2  8.0    18    33     216    (-,-) 
  g50/Z                -       A->Z   F     BUF_X1         2  3.5     8    35     250    (-,-) 
  g187429/ZN           -       A1->ZN R     NAND2_X1       1  2.5    11    16     266    (-,-) 
  g193869/Z            -       A->Z   R     XOR2_X1        1  2.0    23    49     315    (-,-) 
  g164559/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    16     331    (-,-) 
  reg_next_pc_reg[2]/D -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1192: VIOLATED (-222 ps) Setup Check with Pin reg_op2_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -222                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g191836/ZN              -       A->ZN  F     INV_X1         2  4.9     9    16      92    (-,-) 
  g192232/ZN              -       A1->ZN R     NAND2_X2       2 13.5    21    27     119    (-,-) 
  g185135/ZN              -       A->ZN  F     INV_X4         9 31.5    12    21     140    (-,-) 
  g167192/ZN              -       A1->ZN R     NAND2_X2       3 10.4    17    25     164    (-,-) 
  g166944/ZN              -       A->ZN  F     INV_X4        30 50.2    15    26     190    (-,-) 
  g166371/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     208    (-,-) 
  g164497/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     236    (-,-) 
  g164016/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     269    (-,-) 
  g163357/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g190291/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g190290/ZN              -       A1->ZN F     NAND2_X1       1  1.4     8    12     332    (-,-) 
  reg_op2_reg[13]/D       -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1193: VIOLATED (-221 ps) Setup Check with Pin cpu_state_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) cpu_state_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -221                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g185161/ZN             -       A1->ZN R     NAND2_X2       3 10.4    18    22     125    (-,-) 
  g185164/ZN             -       A->ZN  F     INV_X4        19 31.1    11    20     145    (-,-) 
  g193317/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    20     164    (-,-) 
  g173331/ZN             -       B1->ZN F     AOI21_X2       3  6.3    10    19     183    (-,-) 
  g165743/ZN             -       A1->ZN R     NOR2_X2        1  1.9    12    20     203    (-,-) 
  g191047/ZN             -       A2->ZN F     NAND4_X1       2  4.7    26    40     243    (-,-) 
  g161259/ZN             -       A1->ZN R     NAND2_X1       3  7.4    22    37     280    (-,-) 
  g160687/ZN             -       A->ZN  F     INV_X1         3  5.2    10    16     296    (-,-) 
  g159970/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    15     311    (-,-) 
  g176623/ZN             -       A2->ZN F     NAND3_X1       1  1.4    10    19     331    (-,-) 
  cpu_state_reg[6]/D     -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1194: VIOLATED (-221 ps) Setup Check with Pin reg_next_pc_reg[1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -221                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN        -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN           -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  fopt171848/ZN        -       A->ZN  F     INV_X2         2  6.3     6    11     171    (-,-) 
  g194023/ZN           -       A1->ZN R     NAND2_X2       1  3.4    10    13     184    (-,-) 
  g194022/ZN           -       A1->ZN F     NAND2_X2       2  6.9    10    17     201    (-,-) 
  g194021/Z            -       A->Z   F     CLKBUF_X1      1  1.2     7    28     229    (-,-) 
  g194020/Z            -       A->Z   F     BUF_X1         2  3.4     7    29     258    (-,-) 
  g189327/ZN           -       A1->ZN R     NOR2_X1        1  2.0    17    24     282    (-,-) 
  g186951/ZN           -       A2->ZN F     NOR3_X1        1  1.9     9    13     295    (-,-) 
  g177337/ZN           -       A2->ZN R     NOR2_X1        1  2.0    17    29     324    (-,-) 
  g164382/ZN           -       A->ZN  F     INV_X1         1  1.4     6     8     332    (-,-) 
  reg_next_pc_reg[1]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1195: VIOLATED (-221 ps) Setup Check with Pin cpu_state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpu_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -221                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_srl_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q    -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN         -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN         -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN         -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN         -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN         -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN         -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g185213/ZN         -       A1->ZN R     NAND2_X2       7 12.7    20    26     285    (-,-) 
  g185216/ZN         -       B1->ZN F     OAI21_X1       1  1.8    10    17     302    (-,-) 
  g159967/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     318    (-,-) 
  g159805/ZN         -       A1->ZN F     NAND2_X1       1  1.4     7    12     330    (-,-) 
  cpu_state_reg[2]/D -       -      F     DFF_X2         1    -     -     0     330    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1196: VIOLATED (-221 ps) Setup Check with Pin count_cycle_reg[56]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[35]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[56]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      31                  
     Required Time:=     119                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -221                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[35]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[35]/Q      -       CK->Q  R     DFF_X1         3  6.6    18    96      96    (-,-) 
  inc_add_1428_40_g176582/ZN -       A1->ZN F     NAND2_X1       1  6.6    16    26     122    (-,-) 
  inc_add_1428_40_g176581/ZN -       A2->ZN R     NOR2_X4        5 10.0    19    35     157    (-,-) 
  inc_add_1428_40_g176580/ZN -       A1->ZN R     AND2_X4        9 18.5    15    41     198    (-,-) 
  inc_add_1428_40_g175449/ZN -       A1->ZN F     NAND2_X4      14 29.5    17    27     224    (-,-) 
  inc_add_1428_40_g175451/ZN -       A->ZN  R     INV_X4         4  8.8    10    18     243    (-,-) 
  inc_add_1428_40_g1064/ZN   -       A1->ZN F     NAND2_X2       2  5.2    10    15     258    (-,-) 
  inc_add_1428_40_g1059/ZN   -       A->ZN  R     INV_X1         1  1.9     8    14     271    (-,-) 
  inc_add_1428_40_g189221/ZN -       A1->ZN F     NAND3_X1       1  1.8    11    17     288    (-,-) 
  inc_add_1428_40_g936/ZN    -       A->ZN  R     OAI21_X1       1  2.0    20    22     310    (-,-) 
  g170527/ZN                 -       A1->ZN R     AND2_X2        1  1.4     7    30     340    (-,-) 
  count_cycle_reg[56]/D      -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1197: VIOLATED (-220 ps) Setup Check with Pin count_instr_reg[46]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[46]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  fopt179453/ZN              -       A->ZN  F     INV_X4         5 12.1     6    11     277    (-,-) 
  g177524/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     291    (-,-) 
  g176942/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    13     304    (-,-) 
  g193698/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     319    (-,-) 
  g166891/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     331    (-,-) 
  count_instr_reg[46]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1198: VIOLATED (-220 ps) Setup Check with Pin count_cycle_reg[40]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[40]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179625/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g938/ZN    -       B1->ZN F     OAI21_X1       1  1.9    11    15     305    (-,-) 
  g170498/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[40]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1199: VIOLATED (-220 ps) Setup Check with Pin count_cycle_reg[48]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[48]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179621/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g932/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170477/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[48]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1200: VIOLATED (-220 ps) Setup Check with Pin count_cycle_reg[36]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179626/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g954/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170513/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[36]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1201: VIOLATED (-219 ps) Setup Check with Pin cpu_state_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -219                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN         -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN         -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN         -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g163566/ZN         -       B1->ZN F     OAI21_X1       1  1.8    12    18     215    (-,-) 
  g191047/ZN         -       A4->ZN R     NAND4_X1       2  5.4    23    34     249    (-,-) 
  g161259/ZN         -       A1->ZN F     NAND2_X1       3  6.3    16    27     276    (-,-) 
  g160059/ZN         -       A1->ZN R     NOR2_X2        3  5.6    21    32     308    (-,-) 
  g159789/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g159780/ZN         -       A1->ZN R     NAND2_X1       1  1.4     9    14     338    (-,-) 
  cpu_state_reg[7]/D -       -      R     DFF_X1         1    -     -     0     338    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1202: VIOLATED (-219 ps) Setup Check with Pin cpu_state_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -219                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN         -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN         -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN         -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g163566/ZN         -       B1->ZN F     OAI21_X1       1  1.8    12    18     215    (-,-) 
  g191047/ZN         -       A4->ZN R     NAND4_X1       2  5.4    23    34     249    (-,-) 
  g161259/ZN         -       A1->ZN F     NAND2_X1       3  6.3    16    27     276    (-,-) 
  g160059/ZN         -       A1->ZN R     NOR2_X2        3  5.6    21    32     308    (-,-) 
  g159788/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g184660/ZN         -       A1->ZN R     NAND2_X1       1  1.4     9    14     338    (-,-) 
  cpu_state_reg[3]/D -       -      R     DFF_X1         1    -     -     0     338    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1203: VIOLATED (-219 ps) Setup Check with Pin count_cycle_reg[34]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179623/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g942/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170508/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[34]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1204: VIOLATED (-219 ps) Setup Check with Pin count_cycle_reg[44]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[44]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179628/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g941/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170485/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     330    (-,-) 
  count_cycle_reg[44]/D      -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1205: VIOLATED (-219 ps) Setup Check with Pin count_cycle_reg[42]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[42]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179624/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g953/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170519/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     330    (-,-) 
  count_cycle_reg[42]/D      -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1206: VIOLATED (-219 ps) Setup Check with Pin count_cycle_reg[38]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[38]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179622/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g944/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170490/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     330    (-,-) 
  count_cycle_reg[38]/D      -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1207: VIOLATED (-219 ps) Setup Check with Pin count_cycle_reg[33]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -219                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  inc_add_1428_40_g179627/ZN -       A1->ZN R     NOR2_X2        1  2.0    12    19     290    (-,-) 
  inc_add_1428_40_g921/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    15     305    (-,-) 
  g170509/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     330    (-,-) 
  count_cycle_reg[33]/D      -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1208: VIOLATED (-217 ps) Setup Check with Pin count_instr_reg[39]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[39]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -217                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  g177414/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     280    (-,-) 
  g177413/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    22     302    (-,-) 
  g193691/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     320    (-,-) 
  g166882/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     335    (-,-) 
  count_instr_reg[39]/D      -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1209: VIOLATED (-217 ps) Setup Check with Pin count_instr_reg[37]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[37]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -217                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  g177410/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     280    (-,-) 
  g177409/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    22     302    (-,-) 
  g193693/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     320    (-,-) 
  g166880/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     335    (-,-) 
  count_instr_reg[37]/D      -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1210: VIOLATED (-217 ps) Setup Check with Pin count_instr_reg[35]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -217                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g176850/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     221    (-,-) 
  inc_add_1559_34_g176849/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     242    (-,-) 
  fopt179454/ZN              -       A->ZN  R     INV_X16       38 78.9    14    24     266    (-,-) 
  g81/ZN                     -       A1->ZN F     NAND2_X1       1  1.8     8    14     280    (-,-) 
  g177406/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    22     302    (-,-) 
  g193692/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     320    (-,-) 
  g166878/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     335    (-,-) 
  count_instr_reg[35]/D      -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1211: VIOLATED (-216 ps) Setup Check with Pin instr_jalr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN   -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN       -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g175915/Z        -       S->Z   R     MUX2_X1        5 10.1    27    71     223    (-,-) 
  g175917/ZN       -       A1->ZN F     NAND3_X2       3  4.8    15    26     249    (-,-) 
  g176458/ZN       -       A1->ZN R     NOR4_X1        1  2.0    45    51     300    (-,-) 
  g177588/ZN       -       A2->ZN F     NAND2_X1       1  1.8    11    20     320    (-,-) 
  g160881/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    15     334    (-,-) 
  instr_jalr_reg/D -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------



Path 1212: VIOLATED (-215 ps) Setup Check with Pin cpu_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) instr_srl_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpu_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=    -215                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_srl_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_srl_reg/Q    -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g168392/ZN         -       A2->ZN R     NOR2_X1        2  3.7    25    38     120    (-,-) 
  g167961/ZN         -       A1->ZN F     NAND2_X1       3  5.5    15    26     146    (-,-) 
  g166769/ZN         -       A2->ZN R     NOR2_X1        1  3.9    26    42     188    (-,-) 
  g176233/ZN         -       A3->ZN F     NAND3_X2       3  6.6    16    29     218    (-,-) 
  g176232/ZN         -       A1->ZN R     NAND2_X2       4 10.8    18    27     245    (-,-) 
  g185208/ZN         -       A->ZN  F     INV_X2         2  9.1     8    15     259    (-,-) 
  g185213/ZN         -       A1->ZN R     NAND2_X2       7 12.7    20    26     285    (-,-) 
  g185217/ZN         -       A1->ZN F     NOR2_X1        1  1.8     7    11     296    (-,-) 
  g159971/ZN         -       A2->ZN R     NAND2_X1       1  2.0    10    17     312    (-,-) 
  g159804/ZN         -       A2->ZN F     NAND2_X1       1  1.4     7    13     325    (-,-) 
  cpu_state_reg[1]/D -       -      F     DFF_X1         1    -     -     0     325    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1213: VIOLATED (-214 ps) Setup Check with Pin is_alu_reg_imm_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -214                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN       -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN           -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167501/ZN           -       B1->ZN R     OAI21_X1       2  3.3    26    35     187    (-,-) 
  g166703/ZN           -       A2->ZN F     NAND2_X1       1  6.6    17    29     216    (-,-) 
  g180603/ZN           -       A2->ZN R     NOR2_X4        3  7.2    16    32     248    (-,-) 
  g178657/ZN           -       A1->ZN R     AND2_X4        3  7.1     9    32     280    (-,-) 
  g178663/ZN           -       A1->ZN R     AND2_X4        3  5.5     8    28     307    (-,-) 
  g178664/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    12     320    (-,-) 
  g160994/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     332    (-,-) 
  is_alu_reg_imm_reg/D -       -      R     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1214: VIOLATED (-214 ps) Setup Check with Pin is_sb_sh_sw_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -214                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q   -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN    -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN        -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167501/ZN        -       B1->ZN R     OAI21_X1       2  3.3    26    35     187    (-,-) 
  g166703/ZN        -       A2->ZN F     NAND2_X1       1  6.6    17    29     216    (-,-) 
  g180603/ZN        -       A2->ZN R     NOR2_X4        3  7.2    16    32     248    (-,-) 
  g178657/ZN        -       A1->ZN R     AND2_X4        3  7.1     9    32     280    (-,-) 
  g178663/ZN        -       A1->ZN R     AND2_X4        3  5.5     8    28     307    (-,-) 
  g178662/ZN        -       A1->ZN F     NAND2_X1       1  1.8     7    12     320    (-,-) 
  g160882/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    13     332    (-,-) 
  is_sb_sh_sw_reg/D -       -      R     DFF_X1         1    -     -     0     332    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1215: VIOLATED (-214 ps) Setup Check with Pin is_alu_reg_reg_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -214                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN       -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN           -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167501/ZN           -       B1->ZN R     OAI21_X1       2  3.3    26    35     187    (-,-) 
  g166703/ZN           -       A2->ZN F     NAND2_X1       1  6.6    17    29     216    (-,-) 
  g180603/ZN           -       A2->ZN R     NOR2_X4        3  7.2    16    32     248    (-,-) 
  g178657/ZN           -       A1->ZN R     AND2_X4        3  7.1     9    32     280    (-,-) 
  g178663/ZN           -       A1->ZN R     AND2_X4        3  5.5     8    28     307    (-,-) 
  g178665/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    12     320    (-,-) 
  g160995/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     332    (-,-) 
  is_alu_reg_reg_reg/D -       -      R     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1216: VIOLATED (-212 ps) Setup Check with Pin count_cycle_reg[46]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[46]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -212                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  fopt189250/ZN              -       A->ZN  F     INV_X8        13 32.4     7    13     271    (-,-) 
  g179620/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     285    (-,-) 
  g176639/ZN                 -       A1->ZN F     NAND2_X1       1  1.9     9    13     298    (-,-) 
  g170520/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    25     323    (-,-) 
  count_cycle_reg[46]/D      -       -      F     DFF_X1         1    -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1217: VIOLATED (-212 ps) Setup Check with Pin count_cycle_reg[32]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -212                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  g189252/Z                  -       A->Z   R     BUF_X1         1  2.0     8    24     282    (-,-) 
  inc_add_1428_40_g189251/ZN -       B1->ZN F     OAI22_X1       1  1.8    11    18     300    (-,-) 
  g168330/ZN                 -       A1->ZN R     NAND2_X1       1  2.0    10    16     317    (-,-) 
  g168214/ZN                 -       A->ZN  F     INV_X1         1  1.4     4     7     324    (-,-) 
  count_cycle_reg[32]/D      -       -      F     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1218: VIOLATED (-211 ps) Setup Check with Pin count_cycle_reg[50]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[50]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -211                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  inc_add_1428_40_g179614/ZN -       A->ZN  R     INV_X4         1  6.3     7    13     214    (-,-) 
  inc_add_1428_40_g189218/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     235    (-,-) 
  fopt189217/ZN              -       A->ZN  R     INV_X16       34 69.9    13    23     258    (-,-) 
  g189222/ZN                 -       B1->ZN F     AOI21_X1       1  1.8     8    15     273    (-,-) 
  g177027/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    13     286    (-,-) 
  g177026/ZN                 -       A1->ZN F     NAND2_X1       1  1.9     7    12     298    (-,-) 
  g170522/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    24     322    (-,-) 
  count_cycle_reg[50]/D      -       -      F     DFF_X1         1    -     -     0     322    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1219: VIOLATED (-208 ps) Setup Check with Pin cpuregs_reg[17][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/QN  -       CK->QN R     DFF_X2         4 12.1    21    87      87    (-,-) 
  g168193/ZN           -       A2->ZN R     AND2_X2        2  3.9     9    34     122    (-,-) 
  g166919/ZN           -       A1->ZN R     AND2_X2        2  5.3    10    32     154    (-,-) 
  g185157/ZN           -       A1->ZN F     NAND2_X2       2  9.5    12    20     174    (-,-) 
  g173058/ZN           -       A1->ZN R     NOR2_X2        1  1.9    12    21     195    (-,-) 
  g178725/ZN           -       A1->ZN F     NAND3_X1       1  3.2    14    23     218    (-,-) 
  g163648/ZN           -       A->ZN  R     INV_X2         3  8.7    13    22     240    (-,-) 
  fopt123/Z            -       A->Z   R     BUF_X2         1  6.3    10    27     267    (-,-) 
  g176561/ZN           -       A1->ZN F     NAND2_X4       2 17.0    11    19     285    (-,-) 
  g176560/ZN           -       A->ZN  R     INV_X4         2 14.0    11    19     304    (-,-) 
  g181352/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    13     318    (-,-) 
  cpuregs_reg[17][0]/D -       -      F     DFF_X1         1    -     -     0     318    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1220: VIOLATED (-205 ps) Setup Check with Pin decoded_rd_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN          -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN          -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN          -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180609/ZN          -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161517/ZN          -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_rd_reg[4]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1221: VIOLATED (-205 ps) Setup Check with Pin decoded_rd_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN          -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN          -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN          -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180613/ZN          -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161515/ZN          -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_rd_reg[3]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1222: VIOLATED (-205 ps) Setup Check with Pin decoded_rd_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN          -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN          -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN          -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180612/ZN          -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161516/ZN          -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_rd_reg[2]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1223: VIOLATED (-205 ps) Setup Check with Pin decoded_rd_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN          -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN          -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN          -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180614/ZN          -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161514/ZN          -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_rd_reg[1]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1224: VIOLATED (-205 ps) Setup Check with Pin decoded_rd_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN          -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN          -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN          -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180628/ZN          -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161513/ZN          -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_rd_reg[0]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1225: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g181991/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161512/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[20]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1226: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g183449/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g183448/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[19]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1227: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180634/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161510/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[18]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1228: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180632/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g182559/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[17]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1229: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180633/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161508/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[16]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1230: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g189566/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g179805/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[15]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1231: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180617/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g178712/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[11]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1232: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN              -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN              -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN              -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN              -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180626/ZN              -       B1->ZN R     AOI22_X1       1  1.9    26    42     300    (-,-) 
  g161505/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[10]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1233: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180624/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161504/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[9]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1234: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180627/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161503/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[8]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1235: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180629/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161502/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[7]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1236: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180625/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161501/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[6]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1237: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180630/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g161500/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[5]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1238: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g189476/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g189475/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[4]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1239: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g181271/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g192231/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[3]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1240: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g180607/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     300    (-,-) 
  g191835/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[2]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1241: VIOLATED (-205 ps) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN             -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN             -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN             -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN             -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  g183484/ZN             -       B1->ZN R     AOI22_X1       1  1.9    26    42     300    (-,-) 
  g183483/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     315    (-,-) 
  decoded_imm_j_reg[1]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1242: VIOLATED (-204 ps) Setup Check with Pin reg_out_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1054/ZN   -       A1->ZN R     NAND2_X2       1  6.6    13    20     204    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND3_X4       6 16.4    17    26     230    (-,-) 
  add_1801_23_g1008/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    41     272    (-,-) 
  g84285__4547/ZN        -       B1->ZN R     AOI21_X1       1  1.9    22    27     299    (-,-) 
  g84235__6083/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     314    (-,-) 
  reg_out_reg[8]/D       -       -      F     DFF_X1         1    -     -     0     314    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1243: VIOLATED (-201 ps) Setup Check with Pin instr_auipc_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    -201                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q   -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN    -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN        -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167501/ZN        -       B1->ZN R     OAI21_X1       2  3.3    26    35     187    (-,-) 
  g166703/ZN        -       A2->ZN F     NAND2_X1       1  6.6    17    29     216    (-,-) 
  g180603/ZN        -       A2->ZN R     NOR2_X4        3  7.2    16    32     248    (-,-) 
  g177589/ZN        -       A1->ZN R     AND3_X2        3  5.5    13    44     292    (-,-) 
  g177590/ZN        -       A1->ZN F     NAND2_X1       1  1.8     9    14     306    (-,-) 
  g160993/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    14     319    (-,-) 
  instr_auipc_reg/D -       -      R     DFF_X1         1    -     -     0     319    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1244: VIOLATED (-200 ps) Setup Check with Pin instr_lui_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    -200                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN   -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN       -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167501/ZN       -       B1->ZN R     OAI21_X1       2  3.3    26    35     187    (-,-) 
  g166703/ZN       -       A2->ZN F     NAND2_X1       1  6.6    17    29     216    (-,-) 
  g180603/ZN       -       A2->ZN R     NOR2_X4        3  7.2    16    32     248    (-,-) 
  g177589/ZN       -       A1->ZN R     AND3_X2        3  5.5    13    44     292    (-,-) 
  g177591/ZN       -       A1->ZN F     NAND2_X1       1  1.8     8    14     306    (-,-) 
  g160997/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    13     319    (-,-) 
  instr_lui_reg/D  -       -      R     DFF_X1         1    -     -     0     319    (-,-) 
#------------------------------------------------------------------------------------------



Path 1245: VIOLATED (-198 ps) Setup Check with Pin mem_addr_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84167__2683/ZN      -       A1->ZN F     AOI22_X1       1  1.8    14    17     262    (-,-) 
  g84112__1786/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    21     283    (-,-) 
  g169470/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     291    (-,-) 
  g165189/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     314    (-,-) 
  mem_addr_reg[3]/D    -       -      R     DFF_X1         1    -     -     0     314    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1246: VIOLATED (-198 ps) Setup Check with Pin mem_addr_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84115__173296/ZN    -       A1->ZN F     AOI22_X1       1  1.8    14    17     262    (-,-) 
  g84063__2683/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    21     283    (-,-) 
  g168502/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     291    (-,-) 
  g165194/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     314    (-,-) 
  mem_addr_reg[8]/D    -       -      R     DFF_X1         1    -     -     0     314    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1247: VIOLATED (-198 ps) Setup Check with Pin count_cycle_reg[28]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g975/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    12    38     283    (-,-) 
  g170499/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[28]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1248: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[30]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g977/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     280    (-,-) 
  g168475/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    15     295    (-,-) 
  g166873/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1249: VIOLATED (-198 ps) Setup Check with Pin count_cycle_reg[25]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1044/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g981/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170500/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1250: VIOLATED (-198 ps) Setup Check with Pin count_cycle_reg[22]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g979/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170476/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[22]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1251: VIOLATED (-198 ps) Setup Check with Pin count_cycle_reg[30]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g977/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170506/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1252: VIOLATED (-198 ps) Setup Check with Pin count_cycle_reg[18]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1032/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g980/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170511/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[18]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1253: VIOLATED (-198 ps) Setup Check with Pin alu_out_q_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    -198                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN  -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g187083/Z          -       A->Z   F     BUF_X2         5  8.0     8    32     101    (-,-) 
  g192237/ZN         -       A2->ZN R     NAND2_X1       3  5.1    17    24     125    (-,-) 
  g187292/ZN         -       A->ZN  F     INV_X1         1  6.1     9    17     142    (-,-) 
  g193804/ZN         -       A->ZN  R     AOI21_X4       1  6.5    21    39     181    (-,-) 
  g193802/ZN         -       A2->ZN F     NAND2_X4       4  8.4     8    18     198    (-,-) 
  g193808/ZN         -       A1->ZN R     NAND2_X1       1  3.4    13    18     217    (-,-) 
  g167966/ZN         -       A1->ZN F     NAND2_X2       2  4.7     9    16     232    (-,-) 
  g167779/ZN         -       A->ZN  R     INV_X1         2  3.8    11    18     250    (-,-) 
  g193110/ZN         -       B1->ZN F     OAI21_X1       1  1.8    10    14     264    (-,-) 
  g164795/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     280    (-,-) 
  g163888/ZN         -       A->ZN  F     OAI211_X1      1  1.4    14    26     306    (-,-) 
  alu_out_q_reg[6]/D -       -      F     DFF_X1         1    -     -     0     306    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1254: VIOLATED (-198 ps) Setup Check with Pin count_cycle_reg[20]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1028/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g973/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170484/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[20]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1255: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[31]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1030/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g976/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g169465/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166874/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1256: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[29]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1034/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g966/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g169436/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166872/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[29]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1257: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[28]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g975/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g169455/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166871/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[28]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1258: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[27]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g967/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g169464/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166842/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1259: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[25]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1044/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g981/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g168456/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166868/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1260: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[23]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1045/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g969/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g169471/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166869/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[23]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1261: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[22]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1039/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g979/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g168445/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166866/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[22]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1262: VIOLATED (-198 ps) Setup Check with Pin count_instr_reg[21]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -198                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1041/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g970/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     280    (-,-) 
  g168487/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166865/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     307    (-,-) 
  count_instr_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1263: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[31]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1030/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g976/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170473/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1264: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[29]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1034/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g966/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     283    (-,-) 
  g170518/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[29]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1265: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[27]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1027/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g967/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     283    (-,-) 
  g170475/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1266: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[23]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1045/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g969/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170516/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[23]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1267: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[21]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1041/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g970/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170486/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1268: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[19]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1040/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g971/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170483/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[19]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1269: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[17]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1031/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g923/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     283    (-,-) 
  g170503/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     309    (-,-) 
  count_cycle_reg[17]/D      -       -      F     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1270: VIOLATED (-197 ps) Setup Check with Pin count_cycle_reg[26]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     245    (-,-) 
  inc_add_1428_40_g978/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     283    (-,-) 
  g170501/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     308    (-,-) 
  count_cycle_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1271: VIOLATED (-197 ps) Setup Check with Pin count_instr_reg[26]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g978/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     280    (-,-) 
  g168518/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166870/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     306    (-,-) 
  count_instr_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     306    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1272: VIOLATED (-197 ps) Setup Check with Pin count_instr_reg[20]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1028/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g973/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     280    (-,-) 
  g168451/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166864/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     306    (-,-) 
  count_instr_reg[20]/D      -       -      F     DFF_X1         1    -     -     0     306    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1273: VIOLATED (-197 ps) Setup Check with Pin count_instr_reg[19]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g971/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     280    (-,-) 
  g168488/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166863/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     306    (-,-) 
  count_instr_reg[19]/D      -       -      F     DFF_X1         1    -     -     0     306    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1274: VIOLATED (-197 ps) Setup Check with Pin count_instr_reg[17]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1031/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  inc_add_1559_34_g923/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     280    (-,-) 
  g169419/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g166861/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     306    (-,-) 
  count_instr_reg[17]/D      -       -      F     DFF_X1         1    -     -     0     306    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1275: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84007__1309/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g83977__9682/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168479/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165185/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[29]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1276: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84010__2391/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g83978__2683/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169453/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165183/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[27]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1277: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84011__7675/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g83980__6877/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168457/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165182/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[26]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1278: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84006__2683/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g83975__1474/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168469/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165181/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[25]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1279: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84009__2900/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g83979__1309/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168468/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165206/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[20]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1280: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84114__5703/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84056__9906/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168520/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165201/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[15]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1281: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84117__2250/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84057__8780/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169473/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165200/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[14]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1282: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84118__6083/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84058__4296/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169415/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165199/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[13]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1283: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84119__2703/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84059__3772/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169468/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165198/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[12]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1284: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84120__5795/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84060__1474/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168494/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165197/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[11]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1285: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84121__7344/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84061__4547/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169442/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165196/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[10]/D   -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1286: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84122__1840/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84062__9682/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169467/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165195/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[9]/D    -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1287: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84174__192060/ZN    -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84123__5019/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169433/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165193/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[7]/D    -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1288: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84173__7118/ZN      -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84109__7675/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g169474/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165192/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[6]/D    -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1289: VIOLATED (-196 ps) Setup Check with Pin mem_addr_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84171__179921/ZN    -       A1->ZN F     AOI22_X1       1  1.8    16    17     262    (-,-) 
  g84110__7118/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    19     282    (-,-) 
  g168452/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     289    (-,-) 
  g165191/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     313    (-,-) 
  mem_addr_reg[5]/D    -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1290: VIOLATED (-195 ps) Setup Check with Pin mem_addr_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -195                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84008__6877/ZN      -       A1->ZN F     AOI22_X1       1  1.8    14    17     262    (-,-) 
  g83976__4547/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    18     280    (-,-) 
  g168508/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     288    (-,-) 
  g165180/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     312    (-,-) 
  mem_addr_reg[24]/D   -       -      R     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1291: VIOLATED (-195 ps) Setup Check with Pin mem_addr_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -195                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84170__2900/ZN      -       A1->ZN F     AOI22_X1       1  1.8    14    17     262    (-,-) 
  g84111__8757/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    18     280    (-,-) 
  g169458/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     288    (-,-) 
  g165190/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     312    (-,-) 
  mem_addr_reg[4]/D    -       -      R     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1292: VIOLATED (-195 ps) Setup Check with Pin mem_addr_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -195                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g176956/ZN           -       A1->ZN F     AOI22_X1       1  1.8    14    17     262    (-,-) 
  g84064__1309/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    18     280    (-,-) 
  g168458/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     288    (-,-) 
  g165188/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     312    (-,-) 
  mem_addr_reg[2]/D    -       -      R     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1293: VIOLATED (-195 ps) Setup Check with Pin reg_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    -195                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1069/ZN   -       A->ZN  R     INV_X2         3  5.7    10    18     201    (-,-) 
  add_1801_23_g1050/ZN   -       C1->ZN F     OAI211_X1      1  2.4    16    21     222    (-,-) 
  add_1801_23_g1013/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    41     263    (-,-) 
  g84397__2391/ZN        -       B1->ZN R     AOI21_X1       1  1.9    22    28     290    (-,-) 
  g84291__2900/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     305    (-,-) 
  reg_out_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     305    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1294: VIOLATED (-194 ps) Setup Check with Pin mem_wordsize_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_wordsize_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN            -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN            -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g166071/Z             -       A->Z   F     BUF_X1         1  6.0    10    37     197    (-,-) 
  g164959/ZN            -       A1->ZN R     NAND2_X4       4 17.6    15    22     219    (-,-) 
  g164722/ZN            -       A1->ZN F     NAND2_X4       4 13.8    10    19     238    (-,-) 
  g190654/ZN            -       A1->ZN R     NAND3_X2       5 10.7    20    26     264    (-,-) 
  g163521/ZN            -       A->ZN  F     INV_X2         2  3.5     7    10     273    (-,-) 
  g191445/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     287    (-,-) 
  g191444/ZN            -       A1->ZN F     NAND3_X1       1  1.4    10    17     304    (-,-) 
  mem_wordsize_reg[0]/D -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1295: VIOLATED (-194 ps) Setup Check with Pin mem_wordsize_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_wordsize_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN            -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN            -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g166071/Z             -       A->Z   F     BUF_X1         1  6.0    10    37     197    (-,-) 
  g164959/ZN            -       A1->ZN R     NAND2_X4       4 17.6    15    22     219    (-,-) 
  g164722/ZN            -       A1->ZN F     NAND2_X4       4 13.8    10    19     238    (-,-) 
  g190654/ZN            -       A1->ZN R     NAND3_X2       5 10.7    20    26     264    (-,-) 
  g163521/ZN            -       A->ZN  F     INV_X2         2  3.5     7    10     273    (-,-) 
  g189262/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     287    (-,-) 
  g184677/ZN            -       A1->ZN F     NAND3_X1       1  1.4    10    16     303    (-,-) 
  mem_wordsize_reg[1]/D -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1296: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84619__6877/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84450__9906/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168463/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     287    (-,-) 
  g165204/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[18]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1297: VIOLATED (-194 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -194                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK          -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q           -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN            -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN                -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167501/ZN                -       B1->ZN R     OAI21_X1       2  3.3    26    35     187    (-,-) 
  g166703/ZN                -       A2->ZN F     NAND2_X1       1  6.6    17    29     216    (-,-) 
  g180603/ZN                -       A2->ZN R     NOR2_X4        3  7.2    16    32     248    (-,-) 
  g178657/ZN                -       A1->ZN R     AND2_X4        3  7.1     9    32     280    (-,-) 
  g178659/ZN                -       A1->ZN F     NAND3_X1       1  1.8    12    17     297    (-,-) 
  g178658/ZN                -       A1->ZN R     NAND2_X1       1  1.4     9    15     312    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/D -       -      R     DFF_X1         1    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 1298: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84589__2683/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84424__6877/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168467/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165187/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[31]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1299: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84616__9682/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84448__5019/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g169460/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165186/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[30]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1300: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84593__2391/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84444__2703/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168515/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165184/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[28]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1301: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84594__7675/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84418__3772/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168512/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165209/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[23]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1302: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84599__5703/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84447__1840/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168476/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165208/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[22]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1303: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84602__2250/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g173046/ZN           -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168478/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165207/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[21]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1304: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84612__4296/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84449__1857/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168455/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165205/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[19]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1305: VIOLATED (-194 ps) Setup Check with Pin mem_addr_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g84582__9906/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     261    (-,-) 
  g84421__9682/ZN      -       A2->ZN R     NAND2_X1       2  2.2    11    18     279    (-,-) 
  g168496/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     286    (-,-) 
  g165203/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     310    (-,-) 
  mem_addr_reg[17]/D   -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1306: VIOLATED (-193 ps) Setup Check with Pin mem_addr_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  fopt194039/ZN        -       A->ZN  F     INV_X2         3  8.1     7    12     182    (-,-) 
  fopt194042/ZN        -       A->ZN  R     INV_X2         2  9.6    14    20     202    (-,-) 
  g194046/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    17     218    (-,-) 
  g28/ZN               -       A->ZN  R     INV_X8        30 55.2    18    27     245    (-,-) 
  g176961/ZN           -       B1->ZN F     AOI21_X1       1  1.8     9    17     262    (-,-) 
  g83988__5703/ZN      -       A1->ZN R     NAND2_X1       2  2.2    11    16     278    (-,-) 
  g168527/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     286    (-,-) 
  g165202/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     309    (-,-) 
  mem_addr_reg[16]/D   -       -      R     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1307: VIOLATED (-192 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN               -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN               -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN               -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN               -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN               -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN               -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  decoded_imm_j_reg[14]/SE -       -      F     SDFF_X1       34    -     -     0     257    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1308: VIOLATED (-192 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN               -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN               -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN               -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN               -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN               -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN               -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  decoded_imm_j_reg[13]/SE -       -      F     SDFF_X1       34    -     -     0     257    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1309: VIOLATED (-192 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN               -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN               -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN               -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g183122/ZN               -       A2->ZN F     NAND2_X4       3 13.4    12    22     219    (-,-) 
  g180598/ZN               -       A->ZN  R     INV_X4         3 16.5    12    20     239    (-,-) 
  g189569/ZN               -       A->ZN  F     INV_X8        34 60.0    10    18     257    (-,-) 
  decoded_imm_j_reg[12]/SE -       -      F     SDFF_X1       34    -     -     0     257    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1310: VIOLATED (-191 ps) Setup Check with Pin count_cycle_reg[24]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -191                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g176786/ZN                 -       A->ZN  R     INV_X4        16 27.7    18    27     228    (-,-) 
  g177360/ZN                 -       A1->ZN R     AND2_X1        1  2.0     9    35     262    (-,-) 
  g177357/ZN                 -       B1->ZN F     OAI21_X1       1  1.9    10    14     276    (-,-) 
  g170487/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     302    (-,-) 
  count_cycle_reg[24]/D      -       -      F     DFF_X1         1    -     -     0     302    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1311: VIOLATED (-189 ps) Setup Check with Pin count_instr_reg[24]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    -189                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1029/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     242    (-,-) 
  g186628/ZN                 -       A->ZN  F     XNOR2_X1       1  1.8    10    37     280    (-,-) 
  g166867/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    26     305    (-,-) 
  count_instr_reg[24]/D      -       -      R     DFF_X1         1    -     -     0     305    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1312: VIOLATED (-186 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    -186                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q                    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN                     -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN                         -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g175915/Z                          -       S->Z   R     MUX2_X1        5 10.1    27    71     223    (-,-) 
  g175917/ZN                         -       A1->ZN F     NAND3_X2       3  4.8    15    26     249    (-,-) 
  g175919/ZN                         -       A1->ZN R     NOR2_X1        1  2.0    17    28     276    (-,-) 
  g177584/ZN                         -       A2->ZN F     NAND2_X1       1  1.8     7    16     292    (-,-) 
  g161489/ZN                         -       A1->ZN R     NAND2_X1       1  1.4     9    13     305    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/D -       -      R     DFF_X1         1    -     -     0     305    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1313: VIOLATED (-186 ps) Setup Check with Pin instr_jal_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -186                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN   -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN       -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g175915/Z        -       S->Z   R     MUX2_X1        5 10.1    27    71     223    (-,-) 
  g175917/ZN       -       A1->ZN F     NAND3_X2       3  4.8    15    26     249    (-,-) 
  g175916/ZN       -       A1->ZN R     NOR2_X1        1  1.9    17    27     276    (-,-) 
  g163231/ZN       -       A1->ZN F     NAND2_X1       1  1.8     8    15     291    (-,-) 
  g190986/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    13     304    (-,-) 
  instr_jal_reg/D  -       -      R     DFF_X1         1    -     -     0     304    (-,-) 
#------------------------------------------------------------------------------------------



Path 1314: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -186                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1801_23_g190342/ZN -       A1->ZN R     AND2_X1        2  3.8    13    41     142    (-,-) 
  add_1801_23_g1179/ZN   -       A1->ZN F     NAND2_X1       1  6.9    16    25     167    (-,-) 
  add_1801_23_g1079/ZN   -       A2->ZN R     NAND3_X4       3  9.3    13    23     190    (-,-) 
  add_1801_23_g1069/ZN   -       A->ZN  F     INV_X2         3  5.1     6    10     200    (-,-) 
  add_1801_23_g1038/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     230    (-,-) 
  add_1801_23_g1014/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     272    (-,-) 
  g85189__1309/ZN        -       A1->ZN F     NAND2_X1       1  1.9     9    16     288    (-,-) 
  g84272__6083/ZN        -       A1->ZN R     NAND3_X1       1  1.4    11    15     304    (-,-) 
  reg_out_reg[6]/D       -       -      R     DFF_X1         1    -     -     0     304    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1315: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -186                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  R     DFF_X1         6  8.9    23   101     101    (-,-) 
  add_1801_23_g190342/ZN -       A1->ZN R     AND2_X1        2  3.8    13    41     142    (-,-) 
  add_1801_23_g1179/ZN   -       A1->ZN F     NAND2_X1       1  6.9    16    25     167    (-,-) 
  add_1801_23_g1079/ZN   -       A2->ZN R     NAND3_X4       3  9.3    13    23     190    (-,-) 
  add_1801_23_g1069/ZN   -       A->ZN  F     INV_X2         3  5.1     6    10     200    (-,-) 
  add_1801_23_g1049/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     230    (-,-) 
  add_1801_23_g1015/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     272    (-,-) 
  g85217__1309/ZN        -       A1->ZN F     NAND2_X1       1  1.9     9    16     288    (-,-) 
  g84264__7118/ZN        -       A1->ZN R     NAND3_X1       1  1.4    11    15     304    (-,-) 
  reg_out_reg[5]/D       -       -      R     DFF_X1         1    -     -     0     304    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1316: VIOLATED (-185 ps) Setup Check with Pin alu_out_q_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     292                  
             Slack:=    -185                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN  -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g187083/Z          -       A->Z   F     BUF_X2         5  8.0     8    32     101    (-,-) 
  g192237/ZN         -       A2->ZN R     NAND2_X1       3  5.1    17    24     125    (-,-) 
  g187292/ZN         -       A->ZN  F     INV_X1         1  6.1     9    17     142    (-,-) 
  g193804/ZN         -       A->ZN  R     AOI21_X4       1  6.5    21    39     181    (-,-) 
  g193802/ZN         -       A2->ZN F     NAND2_X4       4  8.4     8    18     198    (-,-) 
  g193806/ZN         -       B1->ZN R     AOI21_X1       2  3.8    31    36     235    (-,-) 
  g188386/ZN         -       B1->ZN F     OAI21_X1       1  1.8    12    19     254    (-,-) 
  g192/ZN            -       A1->ZN R     NAND2_X1       1  1.8    10    16     270    (-,-) 
  g177349/ZN         -       A1->ZN F     NAND4_X1       1  1.4    15    22     292    (-,-) 
  alu_out_q_reg[5]/D -       -      F     DFF_X1         1    -     -     0     292    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1317: VIOLATED (-184 ps) Setup Check with Pin cpu_state_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    -184                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN         -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN         -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN         -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g163566/ZN         -       B1->ZN F     OAI21_X1       1  1.8    12    18     215    (-,-) 
  g191047/ZN         -       A4->ZN R     NAND4_X1       2  5.4    23    34     249    (-,-) 
  g161259/ZN         -       A1->ZN F     NAND2_X1       3  6.3    16    27     276    (-,-) 
  g159980/ZN         -       A1->ZN R     NOR2_X1        1  1.4    14    25     301    (-,-) 
  cpu_state_reg[5]/D -       -      R     DFF_X1         1    -     -     0     301    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1318: VIOLATED (-182 ps) Setup Check with Pin count_instr_reg[18]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  g83/ZN                     -       A1->ZN F     NAND2_X1       1  1.8     8    14     241    (-,-) 
  g82/ZN                     -       A->ZN  R     OAI221_X1      1  2.0    37    22     263    (-,-) 
  g168521/ZN                 -       A->ZN  F     INV_X1         1  1.8    10    10     273    (-,-) 
  g166862/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    25     298    (-,-) 
  count_instr_reg[18]/D      -       -      R     DFF_X1         1    -     -     0     298    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1319: VIOLATED (-181 ps) Setup Check with Pin alu_out_q_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=    -181                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN  -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g187083/Z          -       A->Z   F     BUF_X2         5  8.0     8    32     101    (-,-) 
  g192237/ZN         -       A2->ZN R     NAND2_X1       3  5.1    17    24     125    (-,-) 
  g187292/ZN         -       A->ZN  F     INV_X1         1  6.1     9    17     142    (-,-) 
  g193804/ZN         -       A->ZN  R     AOI21_X4       1  6.5    21    39     181    (-,-) 
  g193802/ZN         -       A2->ZN F     NAND2_X4       4  8.4     8    18     198    (-,-) 
  g193801/Z          -       A->Z   F     BUF_X2         2  3.4     6    25     224    (-,-) 
  g193805/ZN         -       A->ZN  R     INV_X1         1  2.0     7    12     235    (-,-) 
  g193122/ZN         -       B1->ZN F     OAI21_X1       1  1.8    10    13     248    (-,-) 
  g167177/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     264    (-,-) 
  g164707/ZN         -       A->ZN  F     OAI211_X1      1  1.4    13    26     289    (-,-) 
  alu_out_q_reg[4]/D -       -      F     DFF_X1         1    -     -     0     289    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1320: VIOLATED (-180 ps) Setup Check with Pin reg_pc_reg[1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN        -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN           -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  fopt171848/ZN        -       A->ZN  F     INV_X2         2  6.3     6    11     171    (-,-) 
  g194023/ZN           -       A1->ZN R     NAND2_X2       1  3.4    10    13     184    (-,-) 
  g194022/ZN           -       A1->ZN F     NAND2_X2       2  6.9    10    17     201    (-,-) 
  g194021/Z            -       A->Z   F     CLKBUF_X1      1  1.2     7    28     229    (-,-) 
  g194020/Z            -       A->Z   F     BUF_X1         2  3.4     7    29     258    (-,-) 
  g189325/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     272    (-,-) 
  g183416/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     290    (-,-) 
  reg_pc_reg[1]/D      -       -      F     DFF_X1         1    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1321: VIOLATED (-177 ps) Setup Check with Pin latched_is_lu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g166071/Z           -       A->Z   F     BUF_X1         1  6.0    10    37     197    (-,-) 
  g164959/ZN          -       A1->ZN R     NAND2_X4       4 17.6    15    22     219    (-,-) 
  g164722/ZN          -       A1->ZN F     NAND2_X4       4 13.8    10    19     238    (-,-) 
  g190653/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    15     253    (-,-) 
  g163638/ZN          -       A1->ZN F     NAND2_X2       3  5.2    10    15     268    (-,-) 
  g163064/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    26     293    (-,-) 
  latched_is_lu_reg/D -       -      R     DFF_X1         1    -     -     0     293    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1322: VIOLATED (-177 ps) Setup Check with Pin latched_is_lh_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g166071/Z           -       A->Z   F     BUF_X1         1  6.0    10    37     197    (-,-) 
  g164959/ZN          -       A1->ZN R     NAND2_X4       4 17.6    15    22     219    (-,-) 
  g164722/ZN          -       A1->ZN F     NAND2_X4       4 13.8    10    19     238    (-,-) 
  g190653/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    15     253    (-,-) 
  g163638/ZN          -       A1->ZN F     NAND2_X2       3  5.2    10    15     268    (-,-) 
  g163063/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    26     293    (-,-) 
  latched_is_lh_reg/D -       -      R     DFF_X1         1    -     -     0     293    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1323: VIOLATED (-177 ps) Setup Check with Pin latched_is_lb_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN          -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN          -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g166071/Z           -       A->Z   F     BUF_X1         1  6.0    10    37     197    (-,-) 
  g164959/ZN          -       A1->ZN R     NAND2_X4       4 17.6    15    22     219    (-,-) 
  g164722/ZN          -       A1->ZN F     NAND2_X4       4 13.8    10    19     238    (-,-) 
  g190653/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    15     253    (-,-) 
  g163638/ZN          -       A1->ZN F     NAND2_X2       3  5.2    10    15     268    (-,-) 
  g163062/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    26     293    (-,-) 
  latched_is_lb_reg/D -       -      R     DFF_X1         1    -     -     0     293    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1324: VIOLATED (-175 ps) Setup Check with Pin decoded_imm_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -175                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g193786/ZN             -       A1->ZN R     AND2_X4        4  7.2     9    34     273    (-,-) 
  g193785/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    12     285    (-,-) 
  decoded_imm_reg[26]/D  -       -      F     DFF_X1         1    -     -     0     285    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1325: VIOLATED (-175 ps) Setup Check with Pin decoded_imm_reg[24]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -175                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g193786/ZN             -       A1->ZN R     AND2_X4        4  7.2     9    34     273    (-,-) 
  g193789/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    12     285    (-,-) 
  decoded_imm_reg[24]/D  -       -      F     DFF_X1         1    -     -     0     285    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1326: VIOLATED (-175 ps) Setup Check with Pin decoded_imm_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -175                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g193786/ZN             -       A1->ZN R     AND2_X4        4  7.2     9    34     273    (-,-) 
  g193788/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    12     285    (-,-) 
  decoded_imm_reg[22]/D  -       -      F     DFF_X1         1    -     -     0     285    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1327: VIOLATED (-175 ps) Setup Check with Pin decoded_imm_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -175                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g193786/ZN             -       A1->ZN R     AND2_X4        4  7.2     9    34     273    (-,-) 
  g193787/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    12     285    (-,-) 
  decoded_imm_reg[21]/D  -       -      F     DFF_X1         1    -     -     0     285    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1328: VIOLATED (-170 ps) Setup Check with Pin count_instr_reg[10]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=    -170                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1047/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  inc_add_1559_34_g1007/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    12    37     252    (-,-) 
  g168454/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    15     267    (-,-) 
  g166855/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     279    (-,-) 
  count_instr_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1329: VIOLATED (-170 ps) Setup Check with Pin count_instr_reg[11]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=    -170                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1049/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  inc_add_1559_34_g1004/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    11    37     252    (-,-) 
  g168449/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g166856/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     279    (-,-) 
  count_instr_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1330: VIOLATED (-170 ps) Setup Check with Pin count_instr_reg[9]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=    -170                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1048/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  inc_add_1559_34_g939/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     252    (-,-) 
  g169476/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g166853/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     279    (-,-) 
  count_instr_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1331: VIOLATED (-169 ps) Setup Check with Pin count_instr_reg[15]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1050/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  inc_add_1559_34_g1005/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    11    37     252    (-,-) 
  g168450/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g166859/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  count_instr_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1332: VIOLATED (-169 ps) Setup Check with Pin count_instr_reg[14]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1056/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  inc_add_1559_34_g1001/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     252    (-,-) 
  g168500/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g166858/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  count_instr_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1333: VIOLATED (-169 ps) Setup Check with Pin count_instr_reg[13]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1051/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  inc_add_1559_34_g1002/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     252    (-,-) 
  g169454/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g166857/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  count_instr_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1334: VIOLATED (-169 ps) Setup Check with Pin reg_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -169                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190342/ZN -       A2->ZN F     AND2_X1        2  3.5     8    36     125    (-,-) 
  add_1801_23_g1248/ZN   -       A->ZN  R     INV_X1         2  3.8    11    17     142    (-,-) 
  add_1801_23_g1167/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     157    (-,-) 
  add_1801_23_g185544/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    37     194    (-,-) 
  g85211__177643/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     210    (-,-) 
  g177642/ZN             -       A1->ZN F     NAND3_X1       1  1.9    12    18     228    (-,-) 
  g84353__177641/ZN      -       A2->ZN R     NOR2_X1        1  1.9    16    30     259    (-,-) 
  g84260__6877/ZN        -       A1->ZN F     NAND3_X1       1  1.4    11    19     278    (-,-) 
  reg_out_reg[2]/D       -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1335: VIOLATED (-168 ps) Setup Check with Pin reg_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -168                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g185542/ZN -       A1->ZN R     NAND3_X2       1  6.6    16    21     162    (-,-) 
  add_1801_23_g1079/ZN   -       A1->ZN F     NAND3_X4       3  8.6    13    22     184    (-,-) 
  add_1801_23_g1044/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    39     223    (-,-) 
  g186732/ZN             -       A1->ZN R     AOI22_X1       1  1.9    25    32     255    (-,-) 
  g84270__5266/ZN        -       A1->ZN F     NAND3_X1       1  1.4    12    21     276    (-,-) 
  reg_out_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     276    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1336: VIOLATED (-167 ps) Setup Check with Pin reg_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) instr_rdinstr_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -167                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  instr_rdinstr_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_rdinstr_reg/Q  -       CK->Q  F     DFF_X1         9 16.0    20    99      99    (-,-) 
  g85284__182388/ZN    -       A1->ZN F     AND2_X4       16 26.9    11    40     140    (-,-) 
  g84745__7344/ZN      -       A1->ZN F     AND2_X1        1  1.9     6    30     170    (-,-) 
  g84495__2391/ZN      -       A2->ZN R     NOR2_X1        1  1.9    16    28     198    (-,-) 
  g84411__7344/ZN      -       A1->ZN F     NAND2_X1       1  1.8     8    15     213    (-,-) 
  g84406__2250/ZN      -       A->ZN  R     AOI21_X1       1  1.9    22    40     253    (-,-) 
  g84265__8757/ZN      -       A2->ZN F     NAND3_X1       1  1.4    12    22     275    (-,-) 
  reg_out_reg[0]/D     -       -      F     DFF_X1         1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1337: VIOLATED (-165 ps) Setup Check with Pin reg_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -165                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q   -       CK->Q  F     DFF_X1         4  8.0    12    89      89    (-,-) 
  add_1801_23_g190343/ZN -       A2->ZN F     OR2_X2         3  6.6    11    52     141    (-,-) 
  add_1801_23_g1259/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     155    (-,-) 
  add_1801_23_g1075/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    15     170    (-,-) 
  add_1801_23_g1043/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     208    (-,-) 
  g85213__1474/ZN        -       A1->ZN R     NAND2_X1       1  1.9    10    16     223    (-,-) 
  g84382__1840/ZN        -       A1->ZN F     NAND2_X1       1  1.7     7    13     236    (-,-) 
  g84354__1474/ZN        -       A1->ZN R     NOR2_X1        1  2.0    17    24     260    (-,-) 
  g84269__7114/ZN        -       A2->ZN F     NAND2_X1       1  1.4     9    15     275    (-,-) 
  reg_out_reg[3]/D       -       -      F     DFF_X1         1    -     -     0     275    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1338: VIOLATED (-165 ps) Setup Check with Pin mem_wstrb_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -165                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  g167560_180686/ZN   -       A1->ZN R     NAND2_X1       2  3.7    14    19     214    (-,-) 
  g166043/ZN          -       A1->ZN F     NAND2_X1       2  3.6    10    19     233    (-,-) 
  g165210/ZN          -       A->ZN  R     INV_X1         3  5.5    15    23     256    (-,-) 
  g164787/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    15     270    (-,-) 
  g164701/ZN          -       A1->ZN R     NAND2_X1       1  1.4     9    13     284    (-,-) 
  mem_wstrb_reg[3]/D  -       -      R     DFF_X1         1    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1339: VIOLATED (-165 ps) Setup Check with Pin mem_wstrb_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -165                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  g167560_180686/ZN   -       A1->ZN R     NAND2_X1       2  3.7    14    19     214    (-,-) 
  g166043/ZN          -       A1->ZN F     NAND2_X1       2  3.6    10    19     233    (-,-) 
  g165210/ZN          -       A->ZN  R     INV_X1         3  5.5    15    23     256    (-,-) 
  g164786/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    15     270    (-,-) 
  g164699/ZN          -       A1->ZN R     NAND2_X1       1  1.4     9    13     284    (-,-) 
  mem_wstrb_reg[1]/D  -       -      R     DFF_X1         1    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1340: VIOLATED (-165 ps) Setup Check with Pin mem_wstrb_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -165                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  g167560_180686/ZN   -       A1->ZN R     NAND2_X1       2  3.7    14    19     214    (-,-) 
  g166043/ZN          -       A1->ZN F     NAND2_X1       2  3.6    10    19     233    (-,-) 
  g165210/ZN          -       A->ZN  R     INV_X1         3  5.5    15    23     256    (-,-) 
  g164785/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    15     270    (-,-) 
  g164698/ZN          -       A1->ZN R     NAND2_X1       1  1.4     9    13     284    (-,-) 
  mem_wstrb_reg[0]/D  -       -      R     DFF_X1         1    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1341: VIOLATED (-165 ps) Setup Check with Pin count_instr_reg[16]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[7]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1559_34_g192315/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     129    (-,-) 
  inc_add_1559_34_g192313/ZN -       A2->ZN F     NAND2_X2       2  6.6    10    17     146    (-,-) 
  inc_add_1559_34_g192312/ZN -       A2->ZN R     NOR2_X2        1  6.5    23    36     183    (-,-) 
  inc_add_1559_34_g1055/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    24     207    (-,-) 
  inc_add_1559_34_g1054/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     228    (-,-) 
  inc_add_1559_34_g1006/ZN   -       B1->ZN F     OAI22_X1       1  1.8    11    20     247    (-,-) 
  g169417/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     262    (-,-) 
  g166860/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     274    (-,-) 
  count_instr_reg[16]/D      -       -      F     DFF_X1         1    -     -     0     274    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1342: VIOLATED (-164 ps) Setup Check with Pin count_cycle_reg[14]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -164                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181230/ZN -       A->ZN  R     INV_X4         7 12.6    10    16     197    (-,-) 
  inc_add_1428_40_g181235/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     212    (-,-) 
  inc_add_1428_40_g1001/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    11    37     249    (-,-) 
  g170531/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     275    (-,-) 
  count_cycle_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1343: VIOLATED (-163 ps) Setup Check with Pin count_cycle_reg[15]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181230/ZN -       A->ZN  R     INV_X4         7 12.6    10    16     197    (-,-) 
  inc_add_1428_40_g181233/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     212    (-,-) 
  inc_add_1428_40_g1005/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    37     249    (-,-) 
  g170489/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     275    (-,-) 
  count_cycle_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1344: VIOLATED (-163 ps) Setup Check with Pin count_cycle_reg[11]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181230/ZN -       A->ZN  R     INV_X4         7 12.6    10    16     197    (-,-) 
  inc_add_1428_40_g181232/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     212    (-,-) 
  inc_add_1428_40_g1004/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    37     249    (-,-) 
  g170504/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     275    (-,-) 
  count_cycle_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     275    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1345: VIOLATED (-163 ps) Setup Check with Pin count_cycle_reg[13]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181230/ZN -       A->ZN  R     INV_X4         7 12.6    10    16     197    (-,-) 
  inc_add_1428_40_g181234/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     212    (-,-) 
  inc_add_1428_40_g1002/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    37     249    (-,-) 
  g170488/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     274    (-,-) 
  count_cycle_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     274    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1346: VIOLATED (-163 ps) Setup Check with Pin count_cycle_reg[10]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181230/ZN -       A->ZN  R     INV_X4         7 12.6    10    16     197    (-,-) 
  inc_add_1428_40_g181231/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     212    (-,-) 
  inc_add_1428_40_g1007/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    37     249    (-,-) 
  g170482/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     274    (-,-) 
  count_cycle_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     274    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1347: VIOLATED (-161 ps) Setup Check with Pin count_instr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     277                  
             Slack:=    -161                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g175996/ZN -       A->ZN  R     INV_X4         7 12.5    10    18     200    (-,-) 
  inc_add_1559_34_g1046/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     215    (-,-) 
  g186627/ZN                 -       A->ZN  F     XNOR2_X1       1  1.8    10    37     252    (-,-) 
  g166841/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    26     277    (-,-) 
  count_instr_reg[12]/D      -       -      R     DFF_X1         1    -     -     0     277    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1348: VIOLATED (-156 ps) Setup Check with Pin mem_instr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_instr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     267                  
             Slack:=    -156                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3   7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3   6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1   6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3   8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3   5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1  25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35  74.7     9    16     195    (-,-) 
  g180687/ZN          -       A1->ZN R     NAND2_X4       3  29.3    22    28     223    (-,-) 
  g167358/ZN          -       A->ZN  F     INV_X16       65 117.1    12    21     244    (-,-) 
  g165751/ZN          -       A1->ZN R     NAND2_X4       1   3.4     8    13     257    (-,-) 
  g164697/ZN          -       A1->ZN F     NAND2_X2       1   1.4     6    10     267    (-,-) 
  mem_instr_reg/D     -       -      F     DFF_X1         1     -     -     0     267    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1349: VIOLATED (-154 ps) Setup Check with Pin reg_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[0]/Q  -       CK->Q  R     DFF_X1         3  7.2    20    97      97    (-,-) 
  g85062__191447/ZN      -       A1->ZN F     NAND2_X2       3  8.1    12    22     118    (-,-) 
  g84715__193310/ZN      -       B1->ZN R     OAI21_X1       4  6.7    42    54     172    (-,-) 
  g84645/ZN              -       A->ZN  F     INV_X1         1  3.2    12    14     186    (-,-) 
  g84511__1857/ZN        -       A1->ZN R     NAND2_X2       4  7.3    14    21     208    (-,-) 
  g84435__2250/ZN        -       A1->ZN R     AND2_X4        7 12.5    12    35     242    (-,-) 
  g84368__2391/ZN        -       A1->ZN F     NAND2_X1       1  1.8     8    14     256    (-,-) 
  g84292__2391/ZN        -       A2->ZN R     NAND3_X1       1  1.4    11    17     272    (-,-) 
  reg_out_reg[1]/D       -       -      R     DFF_X1         1    -     -     0     272    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1350: VIOLATED (-154 ps) Setup Check with Pin count_cycle_reg[12]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      31                  
     Required Time:=     119                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -154                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181230/ZN -       A->ZN  R     INV_X4         7 12.6    10    16     197    (-,-) 
  g181229/ZN                 -       A1->ZN F     NAND3_X1       1  1.8    11    18     215    (-,-) 
  g181228/ZN                 -       A->ZN  R     OAI221_X1      1  2.0    37    23     238    (-,-) 
  g170502/ZN                 -       A1->ZN R     AND2_X2        1  1.4     7    35     273    (-,-) 
  count_cycle_reg[12]/D      -       -      R     DFF_X1         1    -     -     0     273    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1351: VIOLATED (-154 ps) Setup Check with Pin alu_out_q_reg[3]/CK->D
          Group: clk
     Startpoint: (R) instr_or_reg/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=    -154                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_or_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_or_reg/Q     -       CK->Q  F     DFF_X1         2  4.9     9    84      84    (-,-) 
  g189739/ZN         -       A->ZN  R     INV_X2         1  6.5    10    17     101    (-,-) 
  g189737/ZN         -       A2->ZN F     NAND2_X4      17 36.2    19    30     131    (-,-) 
  g168375/ZN         -       A1->ZN F     AND2_X1        1  1.8     6    34     165    (-,-) 
  g166801/ZN         -       B->ZN  R     AOI211_X1      1  2.0    39    65     230    (-,-) 
  g163677/ZN         -       B->ZN  F     OAI211_X1      1  1.4    14    32     261    (-,-) 
  alu_out_q_reg[3]/D -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1352: VIOLATED (-154 ps) Setup Check with Pin count_cycle_reg[16]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     265                  
             Slack:=    -154                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1086/ZN   -       A1->ZN F     NAND2_X2       1  6.6    10    17     154    (-,-) 
  inc_add_1428_40_g1081/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     182    (-,-) 
  g176785/ZN                 -       A1->ZN F     NAND2_X4       3 14.2    10    19     201    (-,-) 
  g29/ZN                     -       A->ZN  F     XNOR2_X1       1  1.9    10    38     239    (-,-) 
  g170507/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     265    (-,-) 
  count_cycle_reg[16]/D      -       -      F     DFF_X1         1    -     -     0     265    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1353: VIOLATED (-153 ps) Setup Check with Pin decoded_imm_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g193790/ZN             -       A2->ZN F     NAND3_X1       1  1.4    12    23     262    (-,-) 
  decoded_imm_reg[25]/D  -       -      F     DFF_X1         1    -     -     0     262    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1354: VIOLATED (-153 ps) Setup Check with Pin reg_pc_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=    -153                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt191504/ZN        -       A->ZN  F     INV_X4         2 22.1    10    17      93    (-,-) 
  fopt191505/ZN        -       A->ZN  R     INV_X8        20 45.5    16    24     117    (-,-) 
  g191507/ZN           -       A->ZN  F     INV_X4         3  6.6     6     9     126    (-,-) 
  g187335/ZN           -       A1->ZN R     NAND2_X2       1  1.9     8    11     137    (-,-) 
  g188507/ZN           -       A1->ZN F     NAND2_X1       2  2.9     9    14     151    (-,-) 
  g188505/ZN           -       A2->ZN R     NAND2_X1       3  7.6    23    31     182    (-,-) 
  g187796/Z            -       A->Z   R     CLKBUF_X1      1  1.9     9    35     217    (-,-) 
  g187795/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    12     230    (-,-) 
  g187430/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     245    (-,-) 
  g190341/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     262    (-,-) 
  reg_pc_reg[2]/D      -       -      F     DFF_X1         1    -     -     0     262    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1355: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g176153/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[31]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1356: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g192782/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[30]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1357: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g189302/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[29]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1358: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g185844/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[28]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1359: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g183407/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[27]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1360: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g191530/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[23]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1361: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g180576/ZN             -       A1->ZN F     NAND3_X1       1  1.4    12    21     260    (-,-) 
  decoded_imm_reg[20]/D  -       -      F     DFF_X1         1    -     -     0     260    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1362: VIOLATED (-151 ps) Setup Check with Pin mem_wstrb_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    -151                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  g167560_180686/ZN   -       A1->ZN R     NAND2_X1       2  3.7    14    19     214    (-,-) 
  g166043/ZN          -       A1->ZN F     NAND2_X1       2  3.6    10    19     233    (-,-) 
  g164700/ZN          -       A2->ZN R     OAI22_X1       1  1.4    28    31     264    (-,-) 
  mem_wstrb_reg[2]/D  -       -      R     DFF_X1         1    -     -     0     264    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1363: VIOLATED (-150 ps) Setup Check with Pin mem_do_prefetch_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) mem_do_prefetch_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g188308/ZN            -       A1->ZN F     NAND2_X2       2   4.9     9    15     104    (-,-) 
  g18/ZN                -       A->ZN  R     INV_X1         1   3.4    11    17     121    (-,-) 
  g190408/ZN            -       A1->ZN F     NAND2_X2       1  11.1    14    22     142    (-,-) 
  g193664/ZN            -       A->ZN  R     INV_X8         3  28.6    12    21     163    (-,-) 
  g193665/ZN            -       A->ZN  F     INV_X16       40 113.9    10    17     180    (-,-) 
  g193667/ZN            -       A->ZN  R     INV_X32       66 119.1    12    19     199    (-,-) 
  g193726/ZN            -       A1->ZN F     NAND2_X2       2   3.5     8    14     213    (-,-) 
  g165276/ZN            -       A1->ZN R     NOR2_X1        1   1.9    16    24     236    (-,-) 
  g163621/ZN            -       A1->ZN F     NAND2_X1       1   1.8    10    15     252    (-,-) 
  g181371/ZN            -       A2->ZN R     NAND2_X1       1   1.4     9    16     268    (-,-) 
  mem_do_prefetch_reg/D -       -      R     DFF_X1         1     -     -     0     268    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1364: VIOLATED (-147 ps) Setup Check with Pin mem_valid_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_valid_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=    -147                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         3   6.8    18    76      76    (-,-) 
  g169185/ZN          -       A->ZN  R     INV_X2         3   7.3    12    22      98    (-,-) 
  g71689/ZN           -       A->ZN  F     INV_X2         1   5.9     6    10     108    (-,-) 
  g85246__2683/ZN     -       A2->ZN R     NAND2_X4       3   9.3    11    17     125    (-,-) 
  g175632/ZN          -       A->ZN  F     INV_X2         3   5.5     5    10     135    (-,-) 
  g180683/ZN          -       A1->ZN F     AND2_X4        1  23.3    10    32     167    (-,-) 
  g180682/ZN          -       A->ZN  R     INV_X16       35  78.5    14    22     189    (-,-) 
  g180687/ZN          -       A1->ZN F     NAND2_X4       3  26.6    15    25     214    (-,-) 
  g167358/ZN          -       A->ZN  R     INV_X16       65 121.2    20    31     245    (-,-) 
  g179137/ZN          -       A1->ZN F     NAND2_X2       1   1.4     8    12     257    (-,-) 
  mem_valid_reg/D     -       -      F     DFF_X1         1     -     -     0     257    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1365: VIOLATED (-145 ps) Setup Check with Pin decoded_imm_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -145                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164108/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    16     254    (-,-) 
  decoded_imm_reg[17]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1366: VIOLATED (-145 ps) Setup Check with Pin decoded_imm_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -145                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164107/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    16     254    (-,-) 
  decoded_imm_reg[16]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1367: VIOLATED (-145 ps) Setup Check with Pin reg_pc_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  g194044/Z            -       A->Z   R     BUF_X2         2  3.8     8    23     193    (-,-) 
  g194043/ZN           -       A1->ZN F     NAND2_X1       2  3.0     9    15     208    (-,-) 
  g187391/ZN           -       A1->ZN F     AND2_X1        1  1.8     6    29     237    (-,-) 
  g190636/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     261    (-,-) 
  reg_pc_reg[24]/D     -       -      R     DFF_X1         1    -     -     0     261    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1368: VIOLATED (-144 ps) Setup Check with Pin decoded_imm_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164110/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     254    (-,-) 
  decoded_imm_reg[19]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1369: VIOLATED (-144 ps) Setup Check with Pin decoded_imm_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164109/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     254    (-,-) 
  decoded_imm_reg[18]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1370: VIOLATED (-144 ps) Setup Check with Pin decoded_imm_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164106/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     254    (-,-) 
  decoded_imm_reg[15]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1371: VIOLATED (-144 ps) Setup Check with Pin decoded_imm_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164105/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     254    (-,-) 
  decoded_imm_reg[14]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1372: VIOLATED (-144 ps) Setup Check with Pin decoded_imm_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164104/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     254    (-,-) 
  decoded_imm_reg[13]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1373: VIOLATED (-144 ps) Setup Check with Pin decoded_imm_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g193783/ZN             -       A1->ZN R     NAND2_X4      17 32.0    24    30     239    (-,-) 
  g164103/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     254    (-,-) 
  decoded_imm_reg[12]/D  -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1374: VIOLATED (-144 ps) Setup Check with Pin count_cycle_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     255                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    22     159    (-,-) 
  inc_add_1428_40_g1100/ZN   -       A->ZN  R     INV_X2         3  5.6    10    18     177    (-,-) 
  inc_add_1428_40_g1068/ZN   -       A2->ZN F     NAND2_X1       1  2.4     8    15     192    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    11    37     229    (-,-) 
  g170517/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     255    (-,-) 
  count_cycle_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     255    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1375: VIOLATED (-143 ps) Setup Check with Pin reg_pc_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=    -143                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  F     DFF_X1         2  6.9    11    87      87    (-,-) 
  g190183/ZN           -       A1->ZN R     NAND2_X4       2 13.1    13    20     107    (-,-) 
  fopt190182/ZN        -       A->ZN  F     INV_X4         2 11.9     6    11     118    (-,-) 
  fopt190181/ZN        -       A->ZN  R     INV_X4         6 21.9    15    21     139    (-,-) 
  fopt187119/ZN        -       A->ZN  F     INV_X4         5 15.5     8    13     152    (-,-) 
  fopt183286/ZN        -       A->ZN  R     INV_X4         5 12.1    10    16     168    (-,-) 
  fopt183283/ZN        -       A->ZN  F     INV_X1         1  1.8     4     8     175    (-,-) 
  g172301/ZN           -       A1->ZN R     NAND2_X1       2  3.0    12    15     191    (-,-) 
  g173726/ZN           -       A2->ZN F     NAND3_X1       2  3.5    15    26     217    (-,-) 
  g185151/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    18     235    (-,-) 
  g167439/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     253    (-,-) 
  reg_pc_reg[30]/D     -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1376: VIOLATED (-143 ps) Setup Check with Pin count_cycle_reg[6]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -143                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    22     159    (-,-) 
  inc_add_1428_40_g1100/ZN   -       A->ZN  R     INV_X2         3  5.6    10    18     177    (-,-) 
  inc_add_1428_40_g1069/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     191    (-,-) 
  inc_add_1428_40_g1038/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    37     228    (-,-) 
  g170479/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     254    (-,-) 
  count_cycle_reg[6]/D       -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1377: VIOLATED (-143 ps) Setup Check with Pin count_cycle_reg[5]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -143                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    22     159    (-,-) 
  inc_add_1428_40_g1100/ZN   -       A->ZN  R     INV_X2         3  5.6    10    18     177    (-,-) 
  inc_add_1428_40_g1067/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     191    (-,-) 
  inc_add_1428_40_g968/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    37     228    (-,-) 
  g181257/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     254    (-,-) 
  count_cycle_reg[5]/D       -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1378: VIOLATED (-142 ps) Setup Check with Pin instr_rdinstrh_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q  R     SDFF_X1        6  9.8    27    82      82    (-,-) 
  g190316/ZN             -       A3->ZN R     AND4_X1        1  1.9    13    61     143    (-,-) 
  g190893/ZN             -       A2->ZN R     AND4_X2        1  3.3    12    52     195    (-,-) 
  g181539/ZN             -       A1->ZN F     NAND3_X2       3  6.6    16    24     219    (-,-) 
  g177600/ZN             -       A->ZN  R     INV_X2         2  3.7     9    16     236    (-,-) 
  g177604/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    12     248    (-,-) 
  g177603/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     261    (-,-) 
  instr_rdinstrh_reg/D   -       -      R     DFF_X1         1    -     -     0     261    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1379: VIOLATED (-142 ps) Setup Check with Pin instr_rdinstr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q  R     SDFF_X1        6  9.8    27    82      82    (-,-) 
  g190316/ZN             -       A3->ZN R     AND4_X1        1  1.9    13    61     143    (-,-) 
  g190893/ZN             -       A2->ZN R     AND4_X2        1  3.3    12    52     195    (-,-) 
  g181539/ZN             -       A1->ZN F     NAND3_X2       3  6.6    16    24     219    (-,-) 
  g177600/ZN             -       A->ZN  R     INV_X2         2  3.7     9    16     236    (-,-) 
  g177597/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    12     248    (-,-) 
  g177596/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     261    (-,-) 
  instr_rdinstr_reg/D    -       -      R     DFF_X1         1    -     -     0     261    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1380: VIOLATED (-142 ps) Setup Check with Pin count_cycle_reg[9]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=    -142                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g184056/ZN                 -       A1->ZN F     NAND3_X1       1  2.4    13    20     187    (-,-) 
  inc_add_1428_40_g184055/ZN -       A->ZN  F     XNOR2_X1       1  1.9    11    40     227    (-,-) 
  g170514/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     253    (-,-) 
  count_cycle_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1381: VIOLATED (-141 ps) Setup Check with Pin mem_do_rdata_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_do_rdata_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      43                  
     Required Time:=     107                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=    -141                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN         -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN         -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN         -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g163858/ZN         -       A1->ZN F     NOR2_X1        3  5.2    12    19     215    (-,-) 
  g163649/ZN         -       A->ZN  R     INV_X1         2  3.9    12    20     235    (-,-) 
  g163240/ZN         -       B1->ZN F     OAI21_X1       1  1.4    10    14     249    (-,-) 
  mem_do_rdata_reg/D -       -      F     DFF_X2         1    -     -     0     249    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1382: VIOLATED (-141 ps) Setup Check with Pin count_instr_reg[5]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=    -141                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  inc_add_1559_34_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    21     154    (-,-) 
  inc_add_1559_34_g1100/ZN   -       A->ZN  R     INV_X2         3  5.5    10    18     172    (-,-) 
  inc_add_1559_34_g1067/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     186    (-,-) 
  inc_add_1559_34_g968/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     224    (-,-) 
  g169441/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     238    (-,-) 
  g166849/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     250    (-,-) 
  count_instr_reg[5]/D       -       -      F     DFF_X1         1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1383: VIOLATED (-140 ps) Setup Check with Pin count_instr_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  inc_add_1559_34_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    21     154    (-,-) 
  inc_add_1559_34_g1100/ZN   -       A->ZN  R     INV_X2         3  5.5    10    18     172    (-,-) 
  inc_add_1559_34_g181555/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     186    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     224    (-,-) 
  g168477/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     237    (-,-) 
  g166852/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     250    (-,-) 
  count_instr_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1384: VIOLATED (-140 ps) Setup Check with Pin count_instr_reg[6]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  inc_add_1559_34_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    21     154    (-,-) 
  inc_add_1559_34_g1100/ZN   -       A->ZN  R     INV_X2         3  5.5    10    18     172    (-,-) 
  inc_add_1559_34_g181557/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     186    (-,-) 
  inc_add_1559_34_g1038/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     224    (-,-) 
  g168497/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     237    (-,-) 
  g166850/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     250    (-,-) 
  count_instr_reg[6]/D       -       -      F     DFF_X1         1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1385: VIOLATED (-140 ps) Setup Check with Pin mem_do_wdata_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_do_wdata_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=    -140                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN         -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN         -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN         -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g163858/ZN         -       A1->ZN F     NOR2_X1        3  5.2    12    19     215    (-,-) 
  g163649/ZN         -       A->ZN  R     INV_X1         2  3.9    12    20     235    (-,-) 
  g189684/ZN         -       B1->ZN F     OAI21_X1       1  1.4    12    14     249    (-,-) 
  mem_do_wdata_reg/D -       -      F     DFF_X1         1    -     -     0     249    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1386: VIOLATED (-139 ps) Setup Check with Pin reg_pc_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=    -139                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN        -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191505/ZN        -       A->ZN  F     INV_X8        20 41.9     9    17     118    (-,-) 
  fopt184585/Z         -       A->Z   F     BUF_X4         6 11.7     7    27     145    (-,-) 
  g84977__171806/ZN    -       A1->ZN R     NAND2_X2       1  3.4    10    13     158    (-,-) 
  g171805/ZN           -       A1->ZN F     NAND2_X2       3  6.1     9    16     174    (-,-) 
  g176675/ZN           -       A1->ZN R     NAND2_X1       2  5.2    17    23     198    (-,-) 
  g186889/ZN           -       A1->ZN F     NAND2_X1       2  4.9    13    23     220    (-,-) 
  g186894/ZN           -       A->ZN  R     INV_X1         1  2.0     8    15     235    (-,-) 
  g190638/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     248    (-,-) 
  reg_pc_reg[17]/D     -       -      F     DFF_X1         1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1387: VIOLATED (-139 ps) Setup Check with Pin mem_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=    -139                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN     -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN         -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g191675/ZN         -       A->ZN  R     INV_X4         5 17.0    12    20     172    (-,-) 
  g191718/ZN         -       A1->ZN F     NAND2_X1       2  3.6    10    18     190    (-,-) 
  g191721/ZN         -       A1->ZN F     AND2_X2        2  3.6     6    28     218    (-,-) 
  g191720/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    14     231    (-,-) 
  g178745/ZN         -       A1->ZN F     NAND3_X1       1  1.4    10    17     248    (-,-) 
  mem_state_reg[0]/D -       -      F     DFF_X1         1    -     -     0     248    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1388: VIOLATED (-138 ps) Setup Check with Pin reg_pc_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN        -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191505/ZN        -       A->ZN  F     INV_X8        20 41.9     9    17     118    (-,-) 
  fopt184585/Z         -       A->Z   F     BUF_X4         6 11.7     7    27     145    (-,-) 
  g172222/ZN           -       B1->ZN R     OAI21_X1       2  3.8    28    37     182    (-,-) 
  g194036/ZN           -       A1->ZN F     NAND2_X1       1  3.2    13    21     203    (-,-) 
  g172809/ZN           -       A1->ZN R     NAND2_X2       2  3.8    10    17     220    (-,-) 
  fopt177246/ZN        -       A->ZN  F     INV_X1         2  3.5     6    11     230    (-,-) 
  g190658/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     254    (-,-) 
  reg_pc_reg[28]/D     -       -      R     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1389: VIOLATED (-138 ps) Setup Check with Pin count_instr_reg[8]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  g175999/ZN                 -       A1->ZN R     AND2_X2        1  3.8     9    30     164    (-,-) 
  g175997/ZN                 -       A2->ZN F     NAND2_X2       2  8.3    11    19     183    (-,-) 
  inc_add_1559_34_g176000/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    38     221    (-,-) 
  g169450/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     235    (-,-) 
  g166854/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     247    (-,-) 
  count_instr_reg[8]/D       -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1390: VIOLATED (-138 ps) Setup Check with Pin reg_pc_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN        -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  fopt183286/ZN        -       A->ZN  F     INV_X4         5 11.2     6    10     176    (-,-) 
  g187851/ZN           -       A1->ZN R     NAND2_X2       2  5.3    12    15     192    (-,-) 
  g187849/ZN           -       A2->ZN F     NAND3_X2       2  3.5    12    21     213    (-,-) 
  g187848/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    17     230    (-,-) 
  g167493/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     247    (-,-) 
  reg_pc_reg[29]/D     -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1391: VIOLATED (-138 ps) Setup Check with Pin decoded_imm_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g166075/ZN             -       A->ZN  R     INV_X2         6 11.4    16    22     232    (-,-) 
  g180862/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     247    (-,-) 
  decoded_imm_reg[10]/D  -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1392: VIOLATED (-138 ps) Setup Check with Pin decoded_imm_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g166075/ZN             -       A->ZN  R     INV_X2         6 11.4    16    22     232    (-,-) 
  g186489/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     247    (-,-) 
  decoded_imm_reg[9]/D   -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1393: VIOLATED (-138 ps) Setup Check with Pin decoded_imm_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g166075/ZN             -       A->ZN  R     INV_X2         6 11.4    16    22     232    (-,-) 
  g176629/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     247    (-,-) 
  decoded_imm_reg[8]/D   -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1394: VIOLATED (-138 ps) Setup Check with Pin decoded_imm_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g166075/ZN             -       A->ZN  R     INV_X2         6 11.4    16    22     232    (-,-) 
  g189330/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     247    (-,-) 
  decoded_imm_reg[7]/D   -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1395: VIOLATED (-138 ps) Setup Check with Pin decoded_imm_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g166075/ZN             -       A->ZN  R     INV_X2         6 11.4    16    22     232    (-,-) 
  g180711/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     247    (-,-) 
  decoded_imm_reg[6]/D   -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1396: VIOLATED (-138 ps) Setup Check with Pin decoded_imm_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -138                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g176553/ZN             -       A->ZN  R     INV_X2         2  8.2    12    22     194    (-,-) 
  g181386/ZN             -       A1->ZN F     NAND2_X4       2  9.1     8    15     209    (-,-) 
  g166075/ZN             -       A->ZN  R     INV_X2         6 11.4    16    22     232    (-,-) 
  g164684/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     247    (-,-) 
  decoded_imm_reg[5]/D   -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1397: VIOLATED (-134 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      79                  
     Required Time:=      71                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=    -134                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN              -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  g175391/ZN              -       A->ZN  R     INV_X4         4 10.4     9    15     166    (-,-) 
  g167724/ZN              -       A1->ZN F     NAND2_X1       1  1.8     7    13     179    (-,-) 
  g167505/ZN              -       A->ZN  R     OAI21_X1       3  4.5    32    26     205    (-,-) 
  decoded_imm_j_reg[12]/D -       -      R     SDFF_X1        3    -     -     0     205    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1398: VIOLATED (-133 ps) Setup Check with Pin count_cycle_reg[8]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     245                  
             Slack:=    -133                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  g184054/ZN                 -       A1->ZN R     AND2_X4        2  8.1     9    31     168    (-,-) 
  g181224/ZN                 -       A1->ZN F     NAND2_X4       2  8.3     8    13     181    (-,-) 
  inc_add_1428_40_g181223/ZN -       A->ZN  F     XNOR2_X1       1  1.9    11    37     218    (-,-) 
  g168362/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     245    (-,-) 
  count_cycle_reg[8]/D       -       -      F     DFF_X1         1    -     -     0     245    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1399: VIOLATED (-131 ps) Setup Check with Pin instr_rdcycleh_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -131                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q  R     SDFF_X1        6  9.8    27    82      82    (-,-) 
  g190316/ZN             -       A3->ZN R     AND4_X1        1  1.9    13    61     143    (-,-) 
  g190893/ZN             -       A2->ZN R     AND4_X2        1  3.3    12    52     195    (-,-) 
  g181539/ZN             -       A1->ZN F     NAND3_X2       3  6.6    16    24     219    (-,-) 
  g163753/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    28     247    (-,-) 
  instr_rdcycleh_reg/D   -       -      R     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1400: VIOLATED (-131 ps) Setup Check with Pin instr_rdcycle_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -131                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q  R     SDFF_X1        6  9.8    27    82      82    (-,-) 
  g190316/ZN             -       A3->ZN R     AND4_X1        1  1.9    13    61     143    (-,-) 
  g190893/ZN             -       A2->ZN R     AND4_X2        1  3.3    12    52     195    (-,-) 
  g181539/ZN             -       A1->ZN F     NAND3_X2       3  6.6    16    24     219    (-,-) 
  g163752/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    28     247    (-,-) 
  instr_rdcycle_reg/D    -       -      R     DFF_X1         1    -     -     0     247    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1401: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[7]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1402: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[6]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1403: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[5]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1404: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[4]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1405: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[3]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1406: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[2]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1407: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[1]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1408: VIOLATED (-129 ps) Setup Check with Pin mem_wdata_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      84                  
     Required Time:=      66                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -129                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[0]/SE -       -      F     SDFF_X1       35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1409: VIOLATED (-129 ps) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=    -129                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         4  6.1    10    86      86    (-,-) 
  g179140_dup/ZN       -       A1->ZN F     AND2_X2        2  7.7     8    32     118    (-,-) 
  g180315/ZN           -       A->ZN  R     INV_X4        12 29.1    19    26     144    (-,-) 
  g175913/Z            -       S->Z   F     MUX2_X2        5 10.8    14    85     229    (-,-) 
  g167255/ZN           -       A->ZN  R     INV_X2         4  5.4    10    18     247    (-,-) 
  mem_rdata_q_reg[4]/D -       -      R     DFF_X1         4    -     -     0     247    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1410: VIOLATED (-128 ps) Setup Check with Pin reg_pc_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     245                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187122/ZN        -       A->ZN  R     INV_X4         4 11.1     9    15     162    (-,-) 
  g79/ZN               -       A->ZN  F     INV_X1         2  5.3     8    13     175    (-,-) 
  g69/ZN               -       B2->ZN R     OAI21_X2       2  5.3    23    36     211    (-,-) 
  fopt176578/ZN        -       A->ZN  F     INV_X1         1  1.8     7    10     220    (-,-) 
  g190662/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     245    (-,-) 
  reg_pc_reg[14]/D     -       -      R     DFF_X1         1    -     -     0     245    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1411: VIOLATED (-128 ps) Setup Check with Pin alu_out_q_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=    -128                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN  -       CK->QN F     DFF_X1         2  5.0    16    72      72    (-,-) 
  g178/Z             -       A->Z   F     BUF_X4         5 15.5     8    32     104    (-,-) 
  g85633/ZN          -       A->ZN  R     INV_X4         4  8.2     8    13     117    (-,-) 
  g85272__184395/ZN  -       A1->ZN F     NAND2_X2       4 11.7    14    21     138    (-,-) 
  g84627__5703/ZN    -       B2->ZN R     OAI21_X4       3  8.0    20    35     173    (-,-) 
  g167377/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    42     215    (-,-) 
  g164704/ZN         -       C1->ZN F     OAI211_X1      1  1.4    13    21     236    (-,-) 
  alu_out_q_reg[2]/D -       -      F     DFF_X1         1    -     -     0     236    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1412: VIOLATED (-128 ps) Setup Check with Pin reg_pc_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         8 13.7    34   112     112    (-,-) 
  fopt189823/ZN        -       A->ZN  F     INV_X1         2  4.3    12    16     128    (-,-) 
  g189825/ZN           -       A->ZN  R     INV_X2         5  8.5    13    21     149    (-,-) 
  g176371/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     162    (-,-) 
  g176369/ZN           -       A2->ZN R     NAND2_X1       1  1.9    10    17     179    (-,-) 
  g176683/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    13     192    (-,-) 
  g176367/ZN           -       A1->ZN R     NAND2_X1       2  3.8    14    19     211    (-,-) 
  g175183/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     225    (-,-) 
  g167494/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     244    (-,-) 
  reg_pc_reg[31]/D     -       -      R     DFF_X1         1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1413: VIOLATED (-126 ps) Setup Check with Pin reg_pc_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194026/ZN        -       A->ZN  F     INV_X2         8 17.7    11    17     149    (-,-) 
  fopt194031/ZN        -       A->ZN  R     INV_X4         8 16.4    12    20     169    (-,-) 
  g83965__194035/ZN    -       A1->ZN F     NAND2_X1       1  3.2    12    17     186    (-,-) 
  g172585/ZN           -       A1->ZN R     NAND2_X2       4  9.0    16    23     209    (-,-) 
  fopt173254/ZN        -       A->ZN  F     INV_X1         1  1.8     6     9     218    (-,-) 
  g190661/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     242    (-,-) 
  reg_pc_reg[26]/D     -       -      R     DFF_X1         1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1414: VIOLATED (-126 ps) Setup Check with Pin reg_pc_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN        -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN        -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187820/ZN           -       A1->ZN F     OR2_X2         1  3.2     9    42     160    (-,-) 
  g189096/ZN           -       A1->ZN R     NAND2_X2       3  5.6    12    17     177    (-,-) 
  g189103/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     191    (-,-) 
  g192848/ZN           -       A2->ZN R     NAND2_X1       1  2.0    10    17     208    (-,-) 
  fopt193562/ZN        -       A->ZN  F     INV_X1         2  3.4     6    10     218    (-,-) 
  g190663/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     242    (-,-) 
  reg_pc_reg[22]/D     -       -      R     DFF_X1         1    -     -     0     242    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1415: VIOLATED (-126 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      76                  
     Required Time:=      74                  
      Launch Clock:-       0                  
         Data Path:-     199                  
             Slack:=    -126                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN              -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN              -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  g175391/ZN              -       A->ZN  R     INV_X4         4 10.4     9    15     166    (-,-) 
  g167725/ZN              -       A1->ZN F     NAND2_X2       1  3.2     7    12     179    (-,-) 
  g167504/ZN              -       A->ZN  R     OAI21_X2       3  4.6    22    20     199    (-,-) 
  decoded_imm_j_reg[13]/D -       -      R     SDFF_X1        3    -     -     0     199    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1416: VIOLATED (-125 ps) Setup Check with Pin is_slli_srli_srai_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=    -125                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN  -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN              -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g167933/ZN              -       A1->ZN F     NAND2_X1       1  3.0     9    16     143    (-,-) 
  g167500/ZN              -       A1->ZN R     NOR2_X2        2  3.8    17    24     167    (-,-) 
  g166926/ZN              -       A1->ZN F     NAND2_X1       3  5.2    13    23     190    (-,-) 
  g175950/ZN              -       A->ZN  R     INV_X1         1  2.0     9    16     206    (-,-) 
  g175949/ZN              -       A1->ZN F     NOR2_X1        2  3.5     8    11     217    (-,-) 
  g163755/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    24     241    (-,-) 
  is_slli_srli_srai_reg/D -       -      R     DFF_X1         1    -     -     0     241    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1417: VIOLATED (-125 ps) Setup Check with Pin is_sll_srl_sra_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) is_sll_srl_sra_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=    -125                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g167933/ZN             -       A1->ZN F     NAND2_X1       1  3.0     9    16     143    (-,-) 
  g167500/ZN             -       A1->ZN R     NOR2_X2        2  3.8    17    24     167    (-,-) 
  g166926/ZN             -       A1->ZN F     NAND2_X1       3  5.2    13    23     190    (-,-) 
  g175950/ZN             -       A->ZN  R     INV_X1         1  2.0     9    16     206    (-,-) 
  g175949/ZN             -       A1->ZN F     NOR2_X1        2  3.5     8    11     217    (-,-) 
  g163754/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     241    (-,-) 
  is_sll_srl_sra_reg/D   -       -      R     DFF_X1         1    -     -     0     241    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1418: VIOLATED (-125 ps) Setup Check with Pin reg_pc_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=    -125                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt189097/ZN        -       A->ZN  R     INV_X2         5 10.9    15    21     168    (-,-) 
  g83909__183129/ZN    -       A2->ZN F     NAND2_X1       2  4.9    13    22     191    (-,-) 
  g173317/ZN           -       A1->ZN R     NAND2_X2       2  5.3    12    19     209    (-,-) 
  g172580/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     218    (-,-) 
  g190668/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     241    (-,-) 
  reg_pc_reg[23]/D     -       -      R     DFF_X1         1    -     -     0     241    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1419: VIOLATED (-125 ps) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=    -125                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/CK             -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q              -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN                   -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g180312/ZN                   -       A1->ZN F     NAND3_X2       2  7.0    15    25     160    (-,-) 
  g191041/ZN                   -       B1->ZN R     AOI21_X4       5 13.1    30    37     197    (-,-) 
  g184118/ZN                   -       A1->ZN R     AND3_X1        1  1.4    10    46     243    (-,-) 
  decoder_pseudo_trigger_reg/D -       -      R     DFF_X1         1    -     -     0     243    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 1420: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[15]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1421: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[14]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1422: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[13]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1423: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[12]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1424: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[11]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1425: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[10]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1426: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[9]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1427: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN          -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN           -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN     -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN          -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN          -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN          -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[8]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1428: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[31]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1429: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[30]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1430: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[29]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1431: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[28]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1432: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[27]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1433: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[26]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1434: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[25]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1435: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[24]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1436: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[23]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1437: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[22]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1438: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[21]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1439: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[20]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1440: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[19]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1441: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[18]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1442: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[17]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1443: VIOLATED (-124 ps) Setup Check with Pin mem_wdata_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      80                  
     Required Time:=      70                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN R     DFF_X1         3  7.4    22    78      78    (-,-) 
  g169185/ZN           -       A->ZN  F     INV_X2         3  6.5     8    13      91    (-,-) 
  g71689/ZN            -       A->ZN  R     INV_X2         1  6.5    10    16     107    (-,-) 
  g85246__2683/ZN      -       A2->ZN F     NAND2_X4       3  8.3     8    15     122    (-,-) 
  g175632/ZN           -       A->ZN  R     INV_X2         3  5.7    10    15     138    (-,-) 
  g180683/ZN           -       A1->ZN R     AND2_X4        1 25.5    18    41     179    (-,-) 
  g180682/ZN           -       A->ZN  F     INV_X16       35 74.7     9    16     195    (-,-) 
  mem_wdata_reg[16]/SE -       -      F     SDFFR_X1      35    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1444: VIOLATED (-124 ps) Setup Check with Pin reg_pc_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN        -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  fopt183286/ZN        -       A->ZN  F     INV_X4         5 11.2     6    10     176    (-,-) 
  g187548/ZN           -       A1->ZN R     NAND2_X2       1  3.8    10    14     190    (-,-) 
  g187546/ZN           -       A2->ZN F     NAND2_X2       2  4.9     9    16     205    (-,-) 
  g173157/ZN           -       A->ZN  R     INV_X2         2  5.3     9    15     220    (-,-) 
  g190665/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    13     233    (-,-) 
  reg_pc_reg[25]/D     -       -      F     DFF_X1         1    -     -     0     233    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1445: VIOLATED (-124 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=    -124                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN          -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN              -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g191675/ZN              -       A->ZN  R     INV_X4         5 17.0    12    20     172    (-,-) 
  g176454/ZN              -       A1->ZN F     NAND2_X2       1  3.2     8    13     185    (-,-) 
  g176453/ZN              -       A1->ZN R     NAND2_X2       3  4.5    11    15     200    (-,-) 
  decoded_imm_j_reg[14]/D -       -      R     SDFF_X1        3    -     -     0     200    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1446: VIOLATED (-123 ps) Setup Check with Pin count_instr_reg[0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-     199                  
             Slack:=    -123                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g188308/ZN           -       A1->ZN F     NAND2_X2       2   4.9     9    15     104    (-,-) 
  g18/ZN               -       A->ZN  R     INV_X1         1   3.4    11    17     121    (-,-) 
  g190408/ZN           -       A1->ZN F     NAND2_X2       1  11.1    14    22     142    (-,-) 
  g193664/ZN           -       A->ZN  R     INV_X8         3  28.6    12    21     163    (-,-) 
  g193665/ZN           -       A->ZN  F     INV_X16       40 113.9    10    17     180    (-,-) 
  g193667/ZN           -       A->ZN  R     INV_X32       66 119.1    12    19     199    (-,-) 
  count_instr_reg[0]/D -       -      R     SDFF_X1       66     -     -     0     199    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1447: VIOLATED (-123 ps) Setup Check with Pin reg_pc_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=    -123                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  fopt194040/ZN        -       A->ZN  R     INV_X4         6 17.2    13    20     170    (-,-) 
  g181884/ZN           -       A1->ZN F     NAND2_X4       2  4.9     8    12     182    (-,-) 
  g181885/ZN           -       A1->ZN R     NAND2_X1       2  5.2    17    22     205    (-,-) 
  g185152/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     220    (-,-) 
  g167496/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     239    (-,-) 
  reg_pc_reg[5]/D      -       -      R     DFF_X1         1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1448: VIOLATED (-122 ps) Setup Check with Pin reg_pc_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=    -122                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN        -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  g188616/ZN           -       A2->ZN F     NAND2_X1       2  5.0    13    22     187    (-,-) 
  g172350/ZN           -       A1->ZN R     NAND2_X2       2  5.3    12    19     206    (-,-) 
  g172354/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     214    (-,-) 
  g190657/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     238    (-,-) 
  reg_pc_reg[20]/D     -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1449: VIOLATED (-120 ps) Setup Check with Pin alu_out_q_reg[1]/CK->D
          Group: clk
     Startpoint: (R) instr_or_reg/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -120                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_or_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_or_reg/Q     -       CK->Q  F     DFF_X1         2  4.9     9    84      84    (-,-) 
  g189739/ZN         -       A->ZN  R     INV_X2         1  6.5    10    17     101    (-,-) 
  g189737/ZN         -       A2->ZN F     NAND2_X4      17 36.2    19    30     131    (-,-) 
  g170454/ZN         -       A->ZN  R     INV_X8        17 31.0    13    24     156    (-,-) 
  g84675__5019/ZN    -       A1->ZN F     OAI22_X1       1  1.8    11    18     173    (-,-) 
  g84164__1474/ZN    -       A->ZN  R     AOI21_X1       1  2.0    23    42     215    (-,-) 
  g84108__2391/ZN    -       A2->ZN F     NAND2_X1       1  1.4     8    16     230    (-,-) 
  alu_out_q_reg[1]/D -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1450: VIOLATED (-120 ps) Setup Check with Pin reg_pc_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         8 13.7    34   112     112    (-,-) 
  g187201/ZN           -       A1->ZN F     NAND2_X1       1  1.9    12    18     130    (-,-) 
  g189314/ZN           -       A2->ZN F     AND2_X2        2  8.5     8    36     166    (-,-) 
  g189316/ZN           -       B2->ZN R     OAI21_X4       4 10.7    23    37     202    (-,-) 
  g189315/ZN           -       A->ZN  F     INV_X1         1  1.8     7    10     212    (-,-) 
  g190667/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     236    (-,-) 
  reg_pc_reg[19]/D     -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1451: VIOLATED (-120 ps) Setup Check with Pin reg_pc_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194027/ZN        -       A->ZN  F     INV_X4         4 15.2     6    11     143    (-,-) 
  g188506/ZN           -       A->ZN  R     INV_X4         7 16.0    12    17     160    (-,-) 
  g177156/ZN           -       A2->ZN F     NAND2_X1       2  5.1    13    22     182    (-,-) 
  g173760/ZN           -       A1->ZN R     NAND2_X1       2  3.7    14    21     203    (-,-) 
  g189087/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     217    (-,-) 
  g180579/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     236    (-,-) 
  reg_pc_reg[3]/D      -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1452: VIOLATED (-120 ps) Setup Check with Pin reg_pc_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187122/ZN        -       A->ZN  R     INV_X4         4 11.1     9    15     162    (-,-) 
  g186861/ZN           -       A2->ZN F     NAND2_X2       2  5.1     9    16     178    (-,-) 
  g172471/ZN           -       A2->ZN R     NAND2_X1       2  5.3    17    25     203    (-,-) 
  g172476/ZN           -       A->ZN  F     INV_X1         1  1.8     6     9     212    (-,-) 
  g190649/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     236    (-,-) 
  reg_pc_reg[13]/D     -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1453: VIOLATED (-120 ps) Setup Check with Pin reg_pc_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194026/ZN        -       A->ZN  F     INV_X2         8 17.7    11    17     149    (-,-) 
  fopt194031/ZN        -       A->ZN  R     INV_X4         8 16.4    12    20     169    (-,-) 
  g194030/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    17     186    (-,-) 
  g181344/ZN           -       A1->ZN R     NAND2_X2       3  5.7    12    18     204    (-,-) 
  fopt181343/ZN        -       A->ZN  F     INV_X1         1  1.8     5     8     212    (-,-) 
  g192854/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     236    (-,-) 
  reg_pc_reg[27]/D     -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1454: VIOLATED (-119 ps) Setup Check with Pin reg_pc_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=    -119                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187122/ZN        -       A->ZN  R     INV_X4         4 11.1     9    15     162    (-,-) 
  g173453/ZN           -       A2->ZN F     NAND2_X2       2  5.0    11    15     177    (-,-) 
  g172385/ZN           -       A1->ZN R     NAND2_X1       2  5.3    18    24     202    (-,-) 
  g172391/ZN           -       A->ZN  F     INV_X1         1  1.8     6     9     211    (-,-) 
  g190643/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     235    (-,-) 
  reg_pc_reg[9]/D      -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1455: VIOLATED (-119 ps) Setup Check with Pin reg_pc_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=    -119                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194026/ZN        -       A->ZN  F     INV_X2         8 17.7    11    17     149    (-,-) 
  fopt194031/ZN        -       A->ZN  R     INV_X4         8 16.4    12    20     169    (-,-) 
  g83915__194033/ZN    -       A2->ZN F     NAND2_X2       1  6.0    10    17     187    (-,-) 
  g187593/ZN           -       A1->ZN R     NAND2_X4       3 12.4    12    18     205    (-,-) 
  g168453/ZN           -       A->ZN  F     INV_X2         1  1.8     4     7     212    (-,-) 
  g190642/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     235    (-,-) 
  reg_pc_reg[18]/D     -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1456: VIOLATED (-118 ps) Setup Check with Pin reg_pc_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=    -118                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN        -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN        -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187822/ZN           -       A->ZN  R     INV_X4         4 11.7    10    16     134    (-,-) 
  g173148/ZN           -       A1->ZN F     NAND2_X2       1  3.2     7    12     146    (-,-) 
  g173147/ZN           -       A1->ZN R     NAND2_X2       2  5.0    11    16     162    (-,-) 
  g194028/ZN           -       A2->ZN F     NAND2_X2       2  5.1     9    16     178    (-,-) 
  g173493/ZN           -       A1->ZN R     NAND2_X1       2  5.3    18    23     201    (-,-) 
  g172383/ZN           -       A->ZN  F     INV_X1         1  1.8     6     9     211    (-,-) 
  g190650/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     235    (-,-) 
  reg_pc_reg[7]/D      -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1457: VIOLATED (-118 ps) Setup Check with Pin mem_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -118                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         3  6.8    18    76      76    (-,-) 
  g169185/ZN          -       A->ZN  R     INV_X2         3  7.3    12    22      98    (-,-) 
  g192736/ZN          -       A2->ZN F     NAND3_X1       3  8.6    28    42     139    (-,-) 
  g167180/ZN          -       A1->ZN R     NOR2_X1        2  3.9    27    43     182    (-,-) 
  g191717/ZN          -       A1->ZN F     NOR2_X1        1  1.9     8    11     194    (-,-) 
  g191716/ZN          -       A1->ZN R     NAND3_X1       1  1.9    12    16     210    (-,-) 
  g191715/ZN          -       A1->ZN F     NAND3_X1       1  1.4    10    17     227    (-,-) 
  mem_state_reg[1]/D  -       -      F     DFF_X1         1    -     -     0     227    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1458: VIOLATED (-117 ps) Setup Check with Pin instr_xor_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g164555/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_xor_reg/D        -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1459: VIOLATED (-117 ps) Setup Check with Pin instr_srl_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_srl_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g164692/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_srl_reg/D        -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1460: VIOLATED (-117 ps) Setup Check with Pin instr_sltu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g164710/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_sltu_reg/D       -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1461: VIOLATED (-117 ps) Setup Check with Pin instr_slt_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g192472/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_slt_reg/D        -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1462: VIOLATED (-117 ps) Setup Check with Pin instr_sll_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_sll_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g191239/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_sll_reg/D        -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1463: VIOLATED (-117 ps) Setup Check with Pin instr_or_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g164694/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_or_reg/D         -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1464: VIOLATED (-117 ps) Setup Check with Pin instr_add_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_add_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g189141/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_add_reg/D        -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1465: VIOLATED (-117 ps) Setup Check with Pin reg_pc_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    -117                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt191504/ZN        -       A->ZN  F     INV_X4         2 22.1    10    17      93    (-,-) 
  fopt191503/ZN        -       A->ZN  R     INV_X8        19 45.0    16    24     117    (-,-) 
  g187823/ZN           -       A->ZN  F     INV_X4         3  6.6     6     9     126    (-,-) 
  g172922/ZN           -       A1->ZN R     NAND2_X1       1  3.4    13    17     143    (-,-) 
  g172921/ZN           -       A1->ZN F     NAND2_X2       2  3.5     8    14     157    (-,-) 
  g190141/ZN           -       A1->ZN R     NAND2_X1       2  5.2    17    22     179    (-,-) 
  g190140/ZN           -       A1->ZN F     NAND2_X2       2  3.5     9    15     195    (-,-) 
  fopt191301/ZN        -       A->ZN  R     INV_X1         2  3.8    11    18     212    (-,-) 
  g190639/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    14     226    (-,-) 
  reg_pc_reg[16]/D     -       -      F     DFF_X1         1    -     -     0     226    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1466: VIOLATED (-116 ps) Setup Check with Pin reg_pc_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=    -116                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g32/ZN               -       A1->ZN R     NAND2_X1       2  5.2    17    23     173    (-,-) 
  g31/ZN               -       A1->ZN F     NAND2_X2       3  6.8    11    20     193    (-,-) 
  g58/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     212    (-,-) 
  g190664/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    14     225    (-,-) 
  reg_pc_reg[12]/D     -       -      F     DFF_X1         1    -     -     0     225    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1467: VIOLATED (-116 ps) Setup Check with Pin instr_and_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -116                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g183530/ZN             -       A2->ZN F     NAND2_X4       8 13.5    10    18     208    (-,-) 
  g192667/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     233    (-,-) 
  instr_and_reg/D        -       -      R     DFF_X2         1    -     -     0     233    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1468: VIOLATED (-115 ps) Setup Check with Pin count_instr_reg[4]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     223                  
             Slack:=    -115                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  inc_add_1559_34_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    21     154    (-,-) 
  inc_add_1559_34_g1057/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    40     194    (-,-) 
  g169456/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     208    (-,-) 
  g181260/ZN                 -       A1->ZN F     OAI22_X1       1  1.4    13    15     223    (-,-) 
  count_instr_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     223    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1469: VIOLATED (-115 ps) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      44                  
     Required Time:=     106                  
      Launch Clock:-       0                  
         Data Path:-     221                  
             Slack:=    -115                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         4  6.1    10    86      86    (-,-) 
  g179140_dup/ZN       -       A1->ZN F     AND2_X2        2  7.7     8    32     118    (-,-) 
  g180315/ZN           -       A->ZN  R     INV_X4        12 29.1    19    26     144    (-,-) 
  g175915/Z            -       S->Z   F     MUX2_X1        5  9.5    18    76     221    (-,-) 
  mem_rdata_q_reg[6]/D -       -      F     DFF_X1         5    -     -     0     221    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1470: VIOLATED (-115 ps) Setup Check with Pin reg_pc_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=    -115                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt189097/ZN        -       A->ZN  R     INV_X2         5 10.9    15    21     168    (-,-) 
  g186858/ZN           -       A1->ZN F     NAND2_X2       2  6.3    10    18     186    (-,-) 
  g186846/ZN           -       A1->ZN R     NAND2_X2       2  3.8    10    16     202    (-,-) 
  fopt176240/ZN        -       A->ZN  F     INV_X1         1  3.0     6    10     212    (-,-) 
  g190666/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    20     232    (-,-) 
  reg_pc_reg[15]/D     -       -      R     DFF_X1         1    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1471: VIOLATED (-115 ps) Setup Check with Pin reg_pc_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=    -115                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190184/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     132    (-,-) 
  fopt194026/ZN        -       A->ZN  F     INV_X2         8 17.7    11    17     149    (-,-) 
  fopt194031/ZN        -       A->ZN  R     INV_X4         8 16.4    12    20     169    (-,-) 
  g194034/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    17     186    (-,-) 
  g172986/ZN           -       A1->ZN R     NAND2_X2       2  3.8    10    16     202    (-,-) 
  g172985/ZN           -       A->ZN  F     INV_X1         1  3.0     6    10     212    (-,-) 
  g190646/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    20     232    (-,-) 
  reg_pc_reg[11]/D     -       -      R     DFF_X1         1    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1472: VIOLATED (-114 ps) Setup Check with Pin reg_pc_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -114                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN        -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  g57/ZN               -       A1->ZN F     NAND2_X2       1  6.0    10    17     182    (-,-) 
  g194013/ZN           -       A1->ZN R     NAND2_X4       3  8.9    11    17     199    (-,-) 
  g173243/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     207    (-,-) 
  g190640/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     230    (-,-) 
  reg_pc_reg[8]/D      -       -      R     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1473: VIOLATED (-114 ps) Setup Check with Pin reg_pc_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      33                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     231                  
             Slack:=    -114                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187119/ZN        -       A->ZN  R     INV_X4         5 16.9    12    19     166    (-,-) 
  g172167/ZN           -       A1->ZN F     NAND2_X2       2  6.3    10    17     183    (-,-) 
  g84068__171451/ZN    -       A1->ZN R     NAND2_X2       2  5.3    12    17     200    (-,-) 
  g168464/ZN           -       A->ZN  F     INV_X1         1  3.0     6    10     210    (-,-) 
  g190659/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    20     231    (-,-) 
  reg_pc_reg[6]/D      -       -      R     DFF_X1         1    -     -     0     231    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1474: VIOLATED (-113 ps) Setup Check with Pin reg_pc_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -113                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt191504/ZN        -       A->ZN  R     INV_X4         2 24.1    17    28     101    (-,-) 
  fopt191503/ZN        -       A->ZN  F     INV_X8        19 41.3     9    16     118    (-,-) 
  g187822/ZN           -       A->ZN  R     INV_X4         4 11.7    10    16     134    (-,-) 
  g173305/ZN           -       A1->ZN F     NAND2_X2       1  3.2     7    12     146    (-,-) 
  g173304/ZN           -       A1->ZN R     NAND2_X2       3  6.0    12    17     163    (-,-) 
  g187589/ZN           -       A2->ZN F     NAND2_X2       1  6.0    10    17     181    (-,-) 
  g187645/ZN           -       A1->ZN R     NAND2_X4       2  9.9    12    17     197    (-,-) 
  g67/ZN               -       A->ZN  F     INV_X4         2  7.7     5     9     206    (-,-) 
  g190641/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     230    (-,-) 
  reg_pc_reg[10]/D     -       -      R     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1475: VIOLATED (-113 ps) Setup Check with Pin count_cycle_reg[4]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -113                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1113/ZN   -       A1->ZN F     NAND2_X1       2  5.5    13    22     159    (-,-) 
  inc_add_1428_40_g1057/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    40     199    (-,-) 
  g168341/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     224    (-,-) 
  count_cycle_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1476: VIOLATED (-112 ps) Setup Check with Pin reg_pc_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=    -112                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt190181/ZN        -       A->ZN  F     INV_X4         6 20.0     8    13     147    (-,-) 
  fopt187122/ZN        -       A->ZN  R     INV_X4         4 11.1     9    15     162    (-,-) 
  g26/ZN               -       A1->ZN F     NAND2_X1       1  3.2    11    16     178    (-,-) 
  g25/ZN               -       A1->ZN R     NAND2_X2       3  5.7    12    18     196    (-,-) 
  g168509/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     204    (-,-) 
  g190660/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     228    (-,-) 
  reg_pc_reg[21]/D     -       -      R     DFF_X1         1    -     -     0     228    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1477: VIOLATED (-111 ps) Setup Check with Pin instr_addi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_addi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192492/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     203    (-,-) 
  g166885/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     220    (-,-) 
  instr_addi_reg/D       -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1478: VIOLATED (-111 ps) Setup Check with Pin instr_xori_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g168046/ZN             -       A->ZN  R     INV_X2         4 11.7    16    24     185    (-,-) 
  g167988/ZN             -       A1->ZN F     NAND2_X4       6 10.2     9    17     202    (-,-) 
  g166792/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     227    (-,-) 
  instr_xori_reg/D       -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1479: VIOLATED (-111 ps) Setup Check with Pin instr_sltiu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g168046/ZN             -       A->ZN  R     INV_X2         4 11.7    16    24     185    (-,-) 
  g167988/ZN             -       A1->ZN F     NAND2_X4       6 10.2     9    17     202    (-,-) 
  g166838/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     227    (-,-) 
  instr_sltiu_reg/D      -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1480: VIOLATED (-111 ps) Setup Check with Pin instr_slti_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g168046/ZN             -       A->ZN  R     INV_X2         4 11.7    16    24     185    (-,-) 
  g167988/ZN             -       A1->ZN F     NAND2_X4       6 10.2     9    17     202    (-,-) 
  g178709/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     227    (-,-) 
  instr_slti_reg/D       -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1481: VIOLATED (-111 ps) Setup Check with Pin instr_ori_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g168046/ZN             -       A->ZN  R     INV_X2         4 11.7    16    24     185    (-,-) 
  g167988/ZN             -       A1->ZN F     NAND2_X4       6 10.2     9    17     202    (-,-) 
  g166800/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     227    (-,-) 
  instr_ori_reg/D        -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1482: VIOLATED (-111 ps) Setup Check with Pin instr_andi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g168046/ZN             -       A->ZN  R     INV_X2         4 11.7    16    24     185    (-,-) 
  g167988/ZN             -       A1->ZN F     NAND2_X4       6 10.2     9    17     202    (-,-) 
  g184120/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     227    (-,-) 
  instr_andi_reg/D       -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1483: VIOLATED (-111 ps) Setup Check with Pin decoded_imm_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g179732/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    42     199    (-,-) 
  g164825/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    22     220    (-,-) 
  decoded_imm_reg[0]/D   -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1484: VIOLATED (-111 ps) Setup Check with Pin instr_bne_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bne_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192493/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     203    (-,-) 
  g166893/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     220    (-,-) 
  instr_bne_reg/D        -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1485: VIOLATED (-111 ps) Setup Check with Pin instr_blt_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_blt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192483/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     203    (-,-) 
  g166796/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     220    (-,-) 
  instr_blt_reg/D        -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1486: VIOLATED (-111 ps) Setup Check with Pin instr_bge_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bge_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192485/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     203    (-,-) 
  g166798/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     220    (-,-) 
  instr_bge_reg/D        -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1487: VIOLATED (-111 ps) Setup Check with Pin instr_sra_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sra_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -111                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192490/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     203    (-,-) 
  g164711/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     220    (-,-) 
  instr_sra_reg/D        -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1488: VIOLATED (-110 ps) Setup Check with Pin instr_sub_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sub_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=    -110                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192482/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     203    (-,-) 
  g183655/ZN             -       A->ZN  F     OAI21_X1       1  1.4     8    18     220    (-,-) 
  instr_sub_reg/D        -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1489: VIOLATED (-108 ps) Setup Check with Pin instr_bltu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -108                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g192475/ZN             -       A1->ZN R     NAND2_X4       2 14.0    13    19     175    (-,-) 
  fopt192477/ZN          -       A->ZN  F     INV_X8        17 29.9     7    13     188    (-,-) 
  g192486/ZN             -       A1->ZN R     NAND2_X2       1  2.0     8    12     200    (-,-) 
  g166793/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    17     217    (-,-) 
  instr_bltu_reg/D       -       -      F     DFF_X1         1    -     -     0     217    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1490: VIOLATED (-107 ps) Setup Check with Pin instr_srli_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    -107                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g166832/ZN             -       A3->ZN F     NAND3_X1       1  1.8    12    21     211    (-,-) 
  g164807/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    15     226    (-,-) 
  instr_srli_reg/D       -       -      R     DFF_X1         1    -     -     0     226    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1491: VIOLATED (-107 ps) Setup Check with Pin decoded_imm_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -107                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g190892/ZN             -       A1->ZN R     NAND2_X4       4 14.5    14    20     147    (-,-) 
  g176554/ZN             -       A3->ZN F     NAND3_X4       6 11.6    14    26     173    (-,-) 
  g179116/ZN             -       B1->ZN R     OAI21_X1       1  1.9    19    30     202    (-,-) 
  g164102/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     217    (-,-) 
  decoded_imm_reg[11]/D  -       -      F     DFF_X1         1    -     -     0     217    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1492: VIOLATED (-106 ps) Setup Check with Pin reg_pc_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -106                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g190183/ZN           -       A1->ZN F     NAND2_X4       2 11.9    11    19     116    (-,-) 
  fopt190182/ZN        -       A->ZN  R     INV_X4         2 13.1    11    18     134    (-,-) 
  fopt192847/ZN        -       A->ZN  F     INV_X4        13 28.8    10    16     150    (-,-) 
  g84782__174100/ZN    -       A1->ZN R     NAND2_X1       3  5.8    19    25     175    (-,-) 
  g173072/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     191    (-,-) 
  g189089/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    14     205    (-,-) 
  g179010/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     217    (-,-) 
  reg_pc_reg[4]/D      -       -      F     DFF_X1         1    -     -     0     217    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1493: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[23]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g185165/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g185014/ZN             -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[23]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1494: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[22]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84760__185167/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84534__2703/ZN        -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[22]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1495: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[21]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84848__185172/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84535__5795/ZN        -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[21]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1496: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84754__185168/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84536__7344/ZN        -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[20]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1497: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[19]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84747__185166/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84537__1840/ZN        -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[19]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1498: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84749__185169/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84538__190329/ZN      -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[18]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1499: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[17]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84750__185171/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84539__176111/ZN      -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[17]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1500: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      70                  
     Required Time:=      80                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN R     DFF_X1         1  3.6    14    68      68    (-,-) 
  g189260/ZN             -       A->ZN  F     INV_X2         2  9.1     8    14      81    (-,-) 
  g189259/ZN             -       A->ZN  R     INV_X4         4 14.7    11    17      99    (-,-) 
  g185161/ZN             -       A1->ZN F     NAND2_X2       3  9.4    13    20     119    (-,-) 
  g185164/ZN             -       A->ZN  R     INV_X4        19 32.9    21    31     150    (-,-) 
  g84844__185173/ZN      -       A1->ZN F     NAND2_X1       1  1.8     9    16     166    (-,-) 
  g84525__7118/ZN        -       A->ZN  R     OAI21_X1       2  1.7    18    20     186    (-,-) 
  mem_wdata_reg[16]/D    -       -      R     SDFFR_X1       2    -     -     0     186    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1501: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[24]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g85062__191447/ZN      -       A2->ZN R     NAND2_X2       3  8.9    16    22     125    (-,-) 
  g84949/ZN              -       A->ZN  F     INV_X2         8 13.5    10    17     142    (-,-) 
  g84741__193360/ZN      -       A1->ZN R     NAND2_X1       1  2.0    11    16     158    (-,-) 
  g84515__3772/ZN        -       A3->ZN F     NAND3_X1       2  1.6    10    20     178    (-,-) 
  mem_wdata_reg[24]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1502: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[30]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g85062__191447/ZN      -       A2->ZN R     NAND2_X2       3  8.9    16    22     125    (-,-) 
  g84949/ZN              -       A->ZN  F     INV_X2         8 13.5    10    17     142    (-,-) 
  g84735__8757/ZN        -       A1->ZN R     NAND2_X1       1  2.0    10    16     158    (-,-) 
  g84550__2900/ZN        -       A3->ZN F     NAND3_X1       2  1.6    10    20     178    (-,-) 
  mem_wdata_reg[30]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1503: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[27]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g85062__191447/ZN      -       A2->ZN R     NAND2_X2       3  8.9    16    22     125    (-,-) 
  g84949/ZN              -       A->ZN  F     INV_X2         8 13.5    10    17     142    (-,-) 
  g84738__5703/ZN        -       A1->ZN R     NAND2_X1       1  2.0    10    16     158    (-,-) 
  g84553__7118/ZN        -       A3->ZN F     NAND3_X1       2  1.6    10    20     178    (-,-) 
  mem_wdata_reg[27]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1504: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[26]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g85062__191447/ZN      -       A2->ZN R     NAND2_X2       3  8.9    16    22     125    (-,-) 
  g84949/ZN              -       A->ZN  F     INV_X2         8 13.5    10    17     142    (-,-) 
  g84739__7114/ZN        -       A1->ZN R     NAND2_X1       1  2.0    10    16     158    (-,-) 
  g84554__8757/ZN        -       A3->ZN F     NAND3_X1       2  1.6    10    20     178    (-,-) 
  mem_wdata_reg[26]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1505: VIOLATED (-106 ps) Setup Check with Pin mem_wdata_reg[25]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g85062__191447/ZN      -       A2->ZN R     NAND2_X2       3  8.9    16    22     125    (-,-) 
  g84949/ZN              -       A->ZN  F     INV_X2         8 13.5    10    17     142    (-,-) 
  g84740__5266/ZN        -       A1->ZN R     NAND2_X1       1  2.0    10    16     158    (-,-) 
  g84555__1786/ZN        -       A3->ZN F     NAND3_X1       2  1.6    10    20     178    (-,-) 
  mem_wdata_reg[25]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1506: VIOLATED (-105 ps) Setup Check with Pin count_instr_reg[3]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     213                  
             Slack:=    -105                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  7.8    21    98      98    (-,-) 
  inc_add_1559_34_g175994/ZN -       A1->ZN R     AND2_X4        5  9.8    10    35     133    (-,-) 
  inc_add_1559_34_g1097/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     148    (-,-) 
  inc_add_1559_34_g1008/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     185    (-,-) 
  g169472/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     199    (-,-) 
  g166847/ZN                 -       A1->ZN F     OAI22_X1       1  1.4    13    15     213    (-,-) 
  count_instr_reg[3]/D       -       -      F     DFF_X1         1    -     -     0     213    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1507: VIOLATED (-105 ps) Setup Check with Pin mem_wdata_reg[28]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -105                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g185161/ZN             -       A1->ZN R     NAND2_X2       3 10.4    18    22     125    (-,-) 
  g185164/ZN             -       A->ZN  F     INV_X4        19 31.1    11    20     145    (-,-) 
  g84767__185174/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     160    (-,-) 
  g84552__7675/ZN        -       A1->ZN F     NAND3_X1       2  1.6    10    18     178    (-,-) 
  mem_wdata_reg[28]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1508: VIOLATED (-105 ps) Setup Check with Pin mem_wdata_reg[31]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -105                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g185161/ZN             -       A1->ZN R     NAND2_X2       3 10.4    18    22     125    (-,-) 
  g185164/ZN             -       A->ZN  F     INV_X4        19 31.1    11    20     145    (-,-) 
  g84751__185175/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     160    (-,-) 
  g84549__6877/ZN        -       A1->ZN F     NAND3_X1       2  1.6    10    17     178    (-,-) 
  mem_wdata_reg[31]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1509: VIOLATED (-105 ps) Setup Check with Pin mem_wdata_reg[29]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      77                  
     Required Time:=      73                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=    -105                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g189259/ZN             -       A->ZN  F     INV_X4         4 13.4     7    12     103    (-,-) 
  g185161/ZN             -       A1->ZN R     NAND2_X2       3 10.4    18    22     125    (-,-) 
  g185164/ZN             -       A->ZN  F     INV_X4        19 31.1    11    20     145    (-,-) 
  g84762__185181/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     160    (-,-) 
  g84551__2391/ZN        -       A1->ZN F     NAND3_X1       2  1.6    10    17     178    (-,-) 
  mem_wdata_reg[29]/D    -       -      F     SDFFR_X1       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1510: VIOLATED (-104 ps) Setup Check with Pin count_cycle_reg[3]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=    -104                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g1097/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     152    (-,-) 
  inc_add_1428_40_g1008/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    11    38     189    (-,-) 
  g168328/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     216    (-,-) 
  count_cycle_reg[3]/D       -       -      F     DFF_X1         1    -     -     0     216    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1511: VIOLATED (-104 ps) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=    -104                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         4  6.1    10    86      86    (-,-) 
  g179140_dup/ZN       -       A1->ZN F     AND2_X2        2  7.7     8    32     118    (-,-) 
  g180315/ZN           -       A->ZN  R     INV_X4        12 29.1    19    26     144    (-,-) 
  g167506/Z            -       S->Z   F     MUX2_X1        3  4.8    13    68     212    (-,-) 
  mem_rdata_q_reg[3]/D -       -      F     DFF_X1         3    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1512: VIOLATED (-104 ps) Setup Check with Pin instr_slli_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     222                  
             Slack:=    -104                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g186678/ZN             -       A1->ZN R     AND2_X2        1  3.5     9    30     157    (-,-) 
  g175951/ZN             -       A1->ZN R     AND2_X4        4 12.0    11    32     190    (-,-) 
  g166831/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    18     208    (-,-) 
  g164805/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    14     222    (-,-) 
  instr_slli_reg/D       -       -      R     DFF_X1         1    -     -     0     222    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1513: VIOLATED (-103 ps) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=    -103                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN       -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN           -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g191675/ZN           -       A->ZN  R     INV_X4         5 17.0    12    20     172    (-,-) 
  g167727/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    17     189    (-,-) 
  g177583/ZN           -       A->ZN  R     OAI21_X2       5  8.7    31    27     216    (-,-) 
  mem_rdata_q_reg[2]/D -       -      R     DFF_X1         5    -     -     0     216    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1514: VIOLATED (-103 ps) Setup Check with Pin instr_bgeu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=    -103                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190912/ZN             -       A1->ZN F     NAND2_X4       4  9.9     9    17     159    (-,-) 
  g168020/ZN             -       A->ZN  R     INV_X2         1  6.3    10    17     176    (-,-) 
  g167987/ZN             -       A1->ZN F     NAND2_X4       6 10.6     9    15     191    (-,-) 
  g185764/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     216    (-,-) 
  instr_bgeu_reg/D       -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1515: VIOLATED (-103 ps) Setup Check with Pin instr_beq_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=    -103                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190912/ZN             -       A1->ZN F     NAND2_X4       4  9.9     9    17     159    (-,-) 
  g168020/ZN             -       A->ZN  R     INV_X2         1  6.3    10    17     176    (-,-) 
  g167987/ZN             -       A1->ZN F     NAND2_X4       6 10.6     9    15     191    (-,-) 
  g192474/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     216    (-,-) 
  instr_beq_reg/D        -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1516: VIOLATED (-101 ps) Setup Check with Pin instr_srai_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      34                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=    -101                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/QN -       CK->QN R     SDFF_X1        2  3.8    13    92      92    (-,-) 
  g183577/ZN             -       A2->ZN R     AND2_X2        3  5.6    11    35     127    (-,-) 
  g167933/ZN             -       A1->ZN F     NAND2_X1       1  3.0     9    16     143    (-,-) 
  g167500/ZN             -       A1->ZN R     NOR2_X2        2  3.8    17    24     167    (-,-) 
  g166926/ZN             -       A1->ZN F     NAND2_X1       3  5.2    13    23     190    (-,-) 
  g164712/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     217    (-,-) 
  instr_srai_reg/D       -       -      R     DFF_X1         1    -     -     0     217    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1517: VIOLATED (-98 ps) Setup Check with Pin decoded_imm_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=     -98                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g176554/ZN             -       A3->ZN R     NAND3_X4       6 12.6    15    25     186    (-,-) 
  g179160/ZN             -       A1->ZN F     NAND2_X1       1  1.9     8    15     201    (-,-) 
  g164811/ZN             -       A1->ZN R     NAND3_X1       1  1.4    11    15     216    (-,-) 
  decoded_imm_reg[4]/D   -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1518: VIOLATED (-98 ps) Setup Check with Pin decoded_imm_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=     -98                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g176554/ZN             -       A3->ZN R     NAND3_X4       6 12.6    15    25     186    (-,-) 
  g179125/ZN             -       A1->ZN F     NAND2_X1       1  1.9     8    15     201    (-,-) 
  g164810/ZN             -       A1->ZN R     NAND3_X1       1  1.4    11    15     216    (-,-) 
  decoded_imm_reg[3]/D   -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1519: VIOLATED (-98 ps) Setup Check with Pin decoded_imm_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=     -98                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g176554/ZN             -       A3->ZN R     NAND3_X4       6 12.6    15    25     186    (-,-) 
  g179061/ZN             -       A1->ZN F     NAND2_X1       1  1.9     8    15     201    (-,-) 
  g184689/ZN             -       A1->ZN R     NAND3_X1       1  1.4    11    15     216    (-,-) 
  decoded_imm_reg[2]/D   -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1520: VIOLATED (-98 ps) Setup Check with Pin decoded_imm_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      32                  
     Required Time:=     118                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=     -98                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190892/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     161    (-,-) 
  g176554/ZN             -       A3->ZN R     NAND3_X4       6 12.6    15    25     186    (-,-) 
  g179132/ZN             -       A1->ZN F     NAND2_X1       1  1.9     8    15     201    (-,-) 
  g164808/ZN             -       A1->ZN R     NAND3_X1       1  1.4    11    15     216    (-,-) 
  decoded_imm_reg[1]/D   -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1521: VIOLATED (-96 ps) Setup Check with Pin count_cycle_reg[2]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      31                  
     Required Time:=     119                  
      Launch Clock:-       0                  
         Data Path:-     215                  
             Slack:=     -96                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g176002/ZN -       A1->ZN R     AND2_X4        5 12.7    12    38     137    (-,-) 
  inc_add_1428_40_g2/Z       -       A->Z   R     XOR2_X1        1  1.2    19    45     182    (-,-) 
  g168318/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    33     215    (-,-) 
  count_cycle_reg[2]/D       -       -      R     DFF_X1         1    -     -     0     215    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1522: VIOLATED (-93 ps) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -93                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN            -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN            -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  g175391/ZN            -       A->ZN  R     INV_X4         4 10.4     9    15     166    (-,-) 
  g167724/ZN            -       A1->ZN F     NAND2_X1       1  1.8     7    13     179    (-,-) 
  g167505/ZN            -       A->ZN  R     OAI21_X1       3  4.5    32    26     205    (-,-) 
  mem_rdata_q_reg[12]/D -       -      R     DFF_X1         3    -     -     0     205    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1523: VIOLATED (-92 ps) Setup Check with Pin count_instr_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN  -       CK->QN R     DFF_X1         2  5.4    18    72      72    (-,-) 
  g176625/ZN           -       A->ZN  F     INV_X1         2  3.4     8    13      85    (-,-) 
  g189075/ZN           -       B2->ZN R     AOI21_X1       2  3.1    28    38     123    (-,-) 
  g167834/ZN           -       A->ZN  F     INV_X1         5 18.2    22    37     159    (-,-) 
  g166845/ZN           -       B2->ZN R     OAI22_X1       1  1.4    28    46     206    (-,-) 
  count_instr_reg[2]/D -       -      R     DFF_X1         1    -     -     0     206    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1524: VIOLATED (-92 ps) Setup Check with Pin count_instr_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN  -       CK->QN R     DFF_X1         2  5.4    18    72      72    (-,-) 
  g176625/ZN           -       A->ZN  F     INV_X1         2  3.4     8    13      85    (-,-) 
  g189075/ZN           -       B2->ZN R     AOI21_X1       2  3.1    28    38     123    (-,-) 
  g167834/ZN           -       A->ZN  F     INV_X1         5 18.2    22    37     159    (-,-) 
  g166846/ZN           -       B2->ZN R     OAI22_X1       1  1.4    28    46     206    (-,-) 
  count_instr_reg[1]/D -       -      R     DFF_X1         1    -     -     0     206    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1525: VIOLATED (-92 ps) Setup Check with Pin latched_rd_reg[3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -92                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g188308/ZN          -       A1->ZN F     NAND2_X2       2  4.9     9    15     104    (-,-) 
  g188309/ZN          -       A->ZN  R     INV_X2         1  6.9    11    17     121    (-,-) 
  g190826/Z           -       A->Z   R     BUF_X8         7 24.5    10    26     147    (-,-) 
  g190637/ZN          -       A->ZN  F     INV_X8        29 61.2    10    17     164    (-,-) 
  g190656/ZN          -       B2->ZN R     OAI22_X1       1  1.4    28    41     205    (-,-) 
  latched_rd_reg[3]/D -       -      R     DFF_X1         1    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1526: VIOLATED (-92 ps) Setup Check with Pin latched_rd_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -92                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g188308/ZN          -       A1->ZN F     NAND2_X2       2  4.9     9    15     104    (-,-) 
  g188309/ZN          -       A->ZN  R     INV_X2         1  6.9    11    17     121    (-,-) 
  g190826/Z           -       A->Z   R     BUF_X8         7 24.5    10    26     147    (-,-) 
  g190637/ZN          -       A->ZN  F     INV_X8        29 61.2    10    17     164    (-,-) 
  g191826/ZN          -       B2->ZN R     OAI22_X1       1  1.4    28    41     205    (-,-) 
  latched_rd_reg[2]/D -       -      R     DFF_X1         1    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1527: VIOLATED (-92 ps) Setup Check with Pin latched_rd_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -92                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g188308/ZN          -       A1->ZN F     NAND2_X2       2  4.9     9    15     104    (-,-) 
  g188309/ZN          -       A->ZN  R     INV_X2         1  6.9    11    17     121    (-,-) 
  g190826/Z           -       A->Z   R     BUF_X8         7 24.5    10    26     147    (-,-) 
  g190637/ZN          -       A->ZN  F     INV_X8        29 61.2    10    17     164    (-,-) 
  g190655/ZN          -       B2->ZN R     OAI22_X1       1  1.4    28    41     205    (-,-) 
  latched_rd_reg[1]/D -       -      R     DFF_X1         1    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1528: VIOLATED (-92 ps) Setup Check with Pin latched_rd_reg[4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -92                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g188308/ZN          -       A1->ZN R     NAND2_X2       2  5.5    12    17      98    (-,-) 
  g188309/ZN          -       A->ZN  F     INV_X2         1  6.1     6    10     109    (-,-) 
  g190826/Z           -       A->Z   F     BUF_X8         7 22.2     6    26     135    (-,-) 
  g190637/ZN          -       A->ZN  R     INV_X8        29 63.3    21    28     162    (-,-) 
  g190645/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     179    (-,-) 
  g190652/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     205    (-,-) 
  latched_rd_reg[4]/D -       -      R     DFF_X1         1    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1529: VIOLATED (-92 ps) Setup Check with Pin latched_rd_reg[0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -92                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g188308/ZN          -       A1->ZN R     NAND2_X2       2  5.5    12    17      98    (-,-) 
  g188309/ZN          -       A->ZN  F     INV_X2         1  6.1     6    10     109    (-,-) 
  g190826/Z           -       A->Z   F     BUF_X8         7 22.2     6    26     135    (-,-) 
  g190637/ZN          -       A->ZN  R     INV_X8        29 63.3    21    28     162    (-,-) 
  g190645/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     179    (-,-) 
  g190651/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     205    (-,-) 
  latched_rd_reg[0]/D -       -      R     DFF_X1         1    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1530: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84794__1786/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84658__6877/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[15]/D    -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1531: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84793__8757/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84659__2900/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[14]/D    -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1532: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84792__189456/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84660__2391/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[13]/D    -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1533: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84787__1309/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84661__7675/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[12]/D    -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1534: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84786__184310/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84662__7118/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[11]/D    -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1535: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84785__192344/ZN      -       A2->ZN F     NAND2_X1       2  3.5    10    20     158    (-,-) 
  g84665__5953/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[10]/D    -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1536: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84784__188847/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84663__8757/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[9]/D     -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1537: VIOLATED (-91 ps) Setup Check with Pin mem_wdata_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      68                  
     Required Time:=      82                  
      Launch Clock:-       0                  
         Data Path:-     172                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/QN -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g189260/ZN             -       A->ZN  R     INV_X2         2  9.9    14    23      91    (-,-) 
  g85064__189261/ZN      -       A1->ZN F     NAND2_X2       2  9.4    13    21     112    (-,-) 
  g84951/ZN              -       A->ZN  R     INV_X4        13 24.7    17    26     138    (-,-) 
  g84788__6877/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     157    (-,-) 
  g84664__1786/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     172    (-,-) 
  mem_wdata_reg[8]/D     -       -      R     SDFFR_X1       2    -     -     0     172    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1538: VIOLATED (-89 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     197                  
             Slack:=     -89                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN                      -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN                                  -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN                           -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN                                  -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN                                  -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g179737/ZN                                  -       A1->ZN R     NAND2_X1       1  1.9    10    15     171    (-,-) 
  g167409/ZN                                  -       A->ZN  F     OAI211_X1      1  1.4    13    26     197    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D -       -      F     DFF_X1         1    -     -     0     197    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 1539: VIOLATED (-87 ps) Setup Check with Pin mem_rdata_q_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=     -87                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN         -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN             -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  mem_rdata_q_reg[19]/SE -       -      F     SDFF_X1       12    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1540: VIOLATED (-87 ps) Setup Check with Pin mem_rdata_q_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=     -87                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN         -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN             -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  mem_rdata_q_reg[18]/SE -       -      F     SDFF_X1       12    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1541: VIOLATED (-87 ps) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=     -87                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN         -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN             -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  mem_rdata_q_reg[10]/SE -       -      F     SDFF_X1       12    -     -     0     152    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1542: VIOLATED (-87 ps) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     152                  
             Slack:=     -87                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN        -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN            -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  mem_rdata_q_reg[9]/SE -       -      F     SDFF_X1       12    -     -     0     152    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1543: VIOLATED (-86 ps) Setup Check with Pin count_cycle_reg[1]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      31                  
     Required Time:=     119                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     -86                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q    -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  inc_add_1428_40_g1260/Z -       A->Z   R     BUF_X1         1  2.5     9    28     128    (-,-) 
  inc_add_1428_40_g1297/Z -       A->Z   R     XOR2_X1        1  1.2    19    44     172    (-,-) 
  g168110/ZN              -       A1->ZN R     AND2_X1        1  1.4     8    33     205    (-,-) 
  count_cycle_reg[1]/D    -       -      R     DFF_X1         1    -     -     0     205    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1544: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[31]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1545: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[30]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1546: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[29]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1547: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[28]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1548: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[27]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1549: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[26]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1550: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[25]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1551: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[24]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1552: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[23]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1553: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[22]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1554: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[21]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1555: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[20]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1556: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[17]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1557: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[16]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1558: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[15]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1559: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN             -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN             -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[11]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1560: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN            -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN            -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[8]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1561: VIOLATED (-86 ps) Setup Check with Pin mem_rdata_q_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      85                  
     Required Time:=      65                  
      Launch Clock:-       0                  
         Data Path:-     151                  
             Slack:=     -86                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN            -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN            -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  mem_rdata_q_reg[7]/SE -       -      F     SDFF_X1       22    -     -     0     151    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1562: VIOLATED (-84 ps) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      35                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     199                  
             Slack:=     -84                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN            -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN            -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  g175391/ZN            -       A->ZN  R     INV_X4         4 10.4     9    15     166    (-,-) 
  g167725/ZN            -       A1->ZN F     NAND2_X2       1  3.2     7    12     179    (-,-) 
  g167504/ZN            -       A->ZN  R     OAI21_X2       3  4.6    22    20     199    (-,-) 
  mem_rdata_q_reg[13]/D -       -      R     DFF_X1         3    -     -     0     199    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1563: VIOLATED (-83 ps) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      42                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     -83                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN       -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN           -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g191675/ZN           -       A->ZN  R     INV_X4         5 17.0    12    20     172    (-,-) 
  g175914/ZN           -       B1->ZN F     OAI21_X4       8 13.1    14    19     190    (-,-) 
  mem_rdata_q_reg[5]/D -       -      F     DFF_X1         8    -     -     0     190    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1564: VIOLATED (-82 ps) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      31                  
     Required Time:=     119                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     -82                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN        -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN            -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g191675/ZN            -       A->ZN  R     INV_X4         5 17.0    12    20     172    (-,-) 
  g176454/ZN            -       A1->ZN F     NAND2_X2       1  3.2     8    13     185    (-,-) 
  g176453/ZN            -       A1->ZN R     NAND2_X2       3  4.5    11    15     200    (-,-) 
  mem_rdata_q_reg[14]/D -       -      R     DFF_X2         3    -     -     0     200    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1565: VIOLATED (-82 ps) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     -82                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g180311/ZN           -       A1->ZN R     AND2_X4        3 17.1    14    39     135    (-,-) 
  g190315/ZN           -       A->ZN  F     INV_X8        22 48.1     9    16     151    (-,-) 
  g175392/ZN           -       A2->ZN R     NAND2_X1       1  2.0    10    18     169    (-,-) 
  g167501/ZN           -       A->ZN  F     OAI21_X1       2  3.1    11    22     190    (-,-) 
  mem_rdata_q_reg[1]/D -       -      F     DFF_X1         2    -     -     0     190    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1566: VIOLATED (-80 ps) Setup Check with Pin instr_lh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     194                  
             Slack:=     -80                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190895/ZN             -       A1->ZN F     NAND2_X4       6 15.1    11    20     162    (-,-) 
  g188735/ZN             -       A2->ZN R     OAI22_X1       1  1.4    28    31     194    (-,-) 
  instr_lh_reg/D         -       -      R     DFF_X1         1    -     -     0     194    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1567: VIOLATED (-80 ps) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     -80                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         4  6.5    18    95      95    (-,-) 
  g179140_dup/ZN       -       A1->ZN R     AND2_X2        2  8.4    14    40     135    (-,-) 
  g180315/ZN           -       A->ZN  F     INV_X4        12 27.2    10    17     152    (-,-) 
  g167898/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    16     167    (-,-) 
  g167502/ZN           -       A->ZN  F     OAI21_X1       2  3.1    11    21     189    (-,-) 
  mem_rdata_q_reg[0]/D -       -      F     DFF_X1         2    -     -     0     189    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1568: VIOLATED (-80 ps) Setup Check with Pin instr_sh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     -80                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g179734/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     172    (-,-) 
  g166905/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     189    (-,-) 
  instr_sh_reg/D         -       -      F     DFF_X1         1    -     -     0     189    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1569: VIOLATED (-80 ps) Setup Check with Pin instr_lhu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lhu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     -80                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g192471/ZN             -       A->ZN  F     INV_X16       36 70.5     8    15     157    (-,-) 
  g179742/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     172    (-,-) 
  g166898/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     189    (-,-) 
  instr_lhu_reg/D        -       -      F     DFF_X1         1    -     -     0     189    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1570: VIOLATED (-77 ps) Setup Check with Pin instr_lw_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     -77                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g192471/ZN             -       A->ZN  R     INV_X16       36 72.9    13    21     148    (-,-) 
  g190896/ZN             -       A->ZN  F     INV_X4         3  5.1     5     8     156    (-,-) 
  g190894/ZN             -       B1->ZN R     OAI22_X1       1  1.4    28    34     190    (-,-) 
  instr_lw_reg/D         -       -      R     DFF_X1         1    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1571: VIOLATED (-77 ps) Setup Check with Pin instr_lbu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     -77                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  4.8    16    71      71    (-,-) 
  g189074/ZN             -       A->ZN  F     INV_X2         2  7.6     8    13      84    (-,-) 
  g84997__190885/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    25     110    (-,-) 
  g190884/ZN             -       A->ZN  F     INV_X16       26 91.2    10    18     127    (-,-) 
  g192471/ZN             -       A->ZN  R     INV_X16       36 72.9    13    21     148    (-,-) 
  g190896/ZN             -       A->ZN  F     INV_X4         3  5.1     5     8     156    (-,-) 
  g190913/ZN             -       B1->ZN R     OAI22_X1       1  1.4    28    34     190    (-,-) 
  instr_lbu_reg/D        -       -      R     DFF_X1         1    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1572: VIOLATED (-76 ps) Setup Check with Pin instr_lb_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      37                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=     -76                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190895/ZN             -       A1->ZN F     NAND2_X4       6 15.1    11    20     162    (-,-) 
  g188731/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    27     189    (-,-) 
  instr_lb_reg/D         -       -      R     DFF_X1         1    -     -     0     189    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1573: VIOLATED (-75 ps) Setup Check with Pin instr_sb_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=     -75                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190904/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     154    (-,-) 
  g188733/ZN             -       A->ZN  R     INV_X4         4  7.6     7    13     167    (-,-) 
  g188736/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    17     184    (-,-) 
  instr_sb_reg/D         -       -      F     DFF_X1         1    -     -     0     184    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1574: VIOLATED (-75 ps) Setup Check with Pin instr_sw_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=     -75                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g189074/ZN             -       A->ZN  R     INV_X2         2  8.1    12    22      92    (-,-) 
  g84997__190885/ZN      -       A1->ZN F     NAND2_X4       1 23.3    14    23     115    (-,-) 
  g190884/ZN             -       A->ZN  R     INV_X16       26 99.8    17    27     142    (-,-) 
  g190904/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     154    (-,-) 
  g188733/ZN             -       A->ZN  R     INV_X4         4  7.6     7    13     167    (-,-) 
  g188738/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    17     184    (-,-) 
  instr_sw_reg/D         -       -      F     DFF_X1         1    -     -     0     184    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1575: VIOLATED (-71 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
          Group: clk
     Startpoint: (R) instr_auipc_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      39                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=     -71                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  instr_auipc_reg/CK                       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_auipc_reg/Q                        -       CK->Q  F     DFF_X1         2  5.2    10    85      85    (-,-) 
  g85221__191741/ZN                        -       A2->ZN R     NOR2_X2        3  5.6    21    34     119    (-,-) 
  g191743/ZN                               -       A1->ZN F     NAND3_X1       2  3.3    15    26     145    (-,-) 
  g191744/ZN                               -       A1->ZN R     NOR2_X1        1  2.0    17    28     172    (-,-) 
  g84422__190914/ZN                        -       A1->ZN F     NOR2_X1        1  1.4     6    10     182    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D -       -      F     DFF_X1         1    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 1576: VIOLATED (-70 ps) Setup Check with Pin latched_stalu_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_stalu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      44                  
     Required Time:=     106                  
      Launch Clock:-       0                  
         Data Path:-     176                  
             Slack:=     -70                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[3]/QN -       CK->QN R     DFF_X1         3  9.3    26    83      83    (-,-) 
  g184663/Z           -       A->Z   R     CLKBUF_X2      1  7.1    12    38     121    (-,-) 
  g184662/ZN          -       A1->ZN F     NOR2_X4        3  6.8     7     9     130    (-,-) 
  g167964/ZN          -       A1->ZN R     NAND2_X1       2  3.9    14    19     149    (-,-) 
  g176989/ZN          -       B->ZN  F     OAI211_X1      1  1.4    17    27     176    (-,-) 
  latched_stalu_reg/D -       -      F     DFF_X1         1    -     -     0     176    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1577: VIOLATED (-54 ps) Setup Check with Pin count_instr_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      81                  
     Required Time:=      69                  
      Launch Clock:-       0                  
         Data Path:-     123                  
             Slack:=     -54                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN   -       CK->QN R     DFF_X1         2  5.4    18    72      72    (-,-) 
  g176625/ZN            -       A->ZN  F     INV_X1         2  3.4     8    13      85    (-,-) 
  g189075/ZN            -       B2->ZN R     AOI21_X1       2  3.1    28    38     123    (-,-) 
  count_instr_reg[0]/SI -       -      R     SDFF_X1        2    -     -     0     123    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1578: VIOLATED (-47 ps) Setup Check with Pin mem_wdata_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      75                  
     Required Time:=      75                  
      Launch Clock:-       0                  
         Data Path:-     122                  
             Slack:=     -47                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN  -       CK->QN F     DFF_X1         2  3.6    14    68      68    (-,-) 
  g187083/Z          -       A->Z   F     BUF_X2         5  8.0     8    32     101    (-,-) 
  g46/ZN             -       A->ZN  R     INV_X1         5  5.5    15    22     122    (-,-) 
  mem_wdata_reg[3]/D -       -      R     SDFF_X1        5    -     -     0     122    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1579: VIOLATED (-42 ps) Setup Check with Pin mem_rdata_q_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-     106                  
             Slack:=     -42                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[31]/Q  -       CK->Q F     SDFF_X1        3  6.4    17    74      74    (-,-) 
  g181987/ZN             -       A->ZN R     INV_X2         1  6.6    11    21      95    (-,-) 
  g181986/ZN             -       A->ZN F     INV_X4         6 13.5     6    11     106    (-,-) 
  mem_rdata_q_reg[31]/SI -       -     F     SDFF_X1        6    -     -     0     106    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1580: VIOLATED (-26 ps) Setup Check with Pin mem_wdata_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      76                  
     Required Time:=      74                  
      Launch Clock:-       0                  
         Data Path:-     100                  
             Slack:=     -26                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK  -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[7]/Q   -       CK->Q R     DFF_X1         5  8.5    22   100     100    (-,-) 
  mem_wdata_reg[7]/D -       -     R     SDFF_X1        5    -     -     0     100    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1581: VIOLATED (-24 ps) Setup Check with Pin mem_wdata_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-     100                  
             Slack:=     -24                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/QN  -       CK->QN F     DFF_X1         4  7.6    18    77      77    (-,-) 
  g192339/ZN         -       A->ZN  R     INV_X2         6  7.2    12    22     100    (-,-) 
  mem_wdata_reg[2]/D -       -      R     SDFF_X1        6    -     -     0     100    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1582: VIOLATED (-24 ps) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
          Group: clk
     Startpoint: (R) instr_auipc_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lui_auipc_jal_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     133                  
             Slack:=     -24                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  instr_auipc_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_auipc_reg/Q      -       CK->Q  F     DFF_X1         2  5.2    10    85      85    (-,-) 
  g85221__191741/ZN      -       A2->ZN R     NOR2_X2        3  5.6    21    34     119    (-,-) 
  g84796__178761/ZN      -       A1->ZN F     NAND2_X1       1  1.4     9    15     133    (-,-) 
  is_lui_auipc_jal_reg/D -       -      F     DFF_X1         1    -     -     0     133    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1583: VIOLATED (-21 ps) Setup Check with Pin mem_rdata_q_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      92                  
     Required Time:=      58                  
      Launch Clock:-       0                  
         Data Path:-      79                  
             Slack:=     -21                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q F     SDFF_X1        6  8.9    20    79      79    (-,-) 
  mem_rdata_q_reg[30]/SI -       -     F     SDFF_X1        6    -     -     0      79    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1584: VIOLATED (-19 ps) Setup Check with Pin mem_rdata_q_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      91                  
     Required Time:=      59                  
      Launch Clock:-       0                  
         Data Path:-      78                  
             Slack:=     -19                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[21]/Q  -       CK->Q F     SDFF_X1        6  8.0    19    78      78    (-,-) 
  mem_rdata_q_reg[21]/SI -       -     F     SDFF_X1        6    -     -     0      78    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1585: VIOLATED (-18 ps) Setup Check with Pin is_slti_blt_slt_reg/CK->D
          Group: clk
     Startpoint: (R) instr_slti_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_slti_blt_slt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     128                  
             Slack:=     -18                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  instr_slti_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_slti_reg/QN     -       CK->QN R     DFF_X1         1  2.0    11    63      63    (-,-) 
  g85023__181728/ZN     -       A2->ZN F     NAND2_X1       2  2.9     9    16      80    (-,-) 
  g85679/ZN             -       A2->ZN F     OR2_X1         1  1.4     9    49     128    (-,-) 
  is_slti_blt_slt_reg/D -       -      F     DFF_X1         1    -     -     0     128    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1586: VIOLATED (-18 ps) Setup Check with Pin mem_wdata_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-      94                  
             Slack:=     -18                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         3  6.5    17    75      75    (-,-) 
  g180746/ZN         -       A->ZN  R     INV_X2         5  5.5    11    20      94    (-,-) 
  mem_wdata_reg[0]/D -       -      R     SDFF_X1        5    -     -     0      94    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1587: VIOLATED (-16 ps) Setup Check with Pin mem_rdata_q_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      91                  
     Required Time:=      59                  
      Launch Clock:-       0                  
         Data Path:-      76                  
             Slack:=     -16                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[27]/Q  -       CK->Q F     SDFF_X1        5  7.1    18    76      76    (-,-) 
  mem_rdata_q_reg[27]/SI -       -     F     SDFF_X1        5    -     -     0      76    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1588: VIOLATED (-16 ps) Setup Check with Pin count_instr_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) count_instr_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      78                  
             Slack:=     -16                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/Q  -       CK->Q R     SDFF_X1        4  8.2    23    78      78    (-,-) 
  count_instr_reg[0]/SE -       -     R     SDFF_X1        4    -     -     0      78    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1589: VIOLATED (-16 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
          Group: clk
     Startpoint: (R) instr_sltu_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_sltiu_bltu_sltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     126                  
             Slack:=     -16                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  instr_sltu_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_sltu_reg/Q         -       CK->Q  F     DFF_X1         2  3.6     8    82      82    (-,-) 
  g167913/ZN               -       A2->ZN F     OR2_X2         1  1.4     8    44     126    (-,-) 
  is_sltiu_bltu_sltu_reg/D -       -      F     DFF_X1         1    -     -     0     126    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1590: VIOLATED (-16 ps) Setup Check with Pin mem_rdata_q_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      91                  
     Required Time:=      59                  
      Launch Clock:-       0                  
         Data Path:-      75                  
             Slack:=     -16                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[23]/Q  -       CK->Q F     SDFF_X1        5  6.9    18    75      75    (-,-) 
  mem_rdata_q_reg[23]/SI -       -     F     SDFF_X1        5    -     -     0      75    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1591: VIOLATED (-16 ps) Setup Check with Pin mem_rdata_q_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      91                  
     Required Time:=      59                  
      Launch Clock:-       0                  
         Data Path:-      75                  
             Slack:=     -16                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[22]/Q  -       CK->Q F     SDFF_X1        5  6.9    18    75      75    (-,-) 
  mem_rdata_q_reg[22]/SI -       -     F     SDFF_X1        5    -     -     0      75    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1592: VIOLATED (-15 ps) Setup Check with Pin mem_wdata_reg[1]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-      91                  
             Slack:=     -15                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN  -       CK->QN F     DFF_X1         2  4.3    15    70      70    (-,-) 
  g190323/ZN         -       A->ZN  R     INV_X2         6  7.4    12    21      91    (-,-) 
  mem_wdata_reg[1]/D -       -      R     SDFF_X1        6    -     -     0      91    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1593: VIOLATED (-14 ps) Setup Check with Pin mem_wdata_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-      90                  
             Slack:=     -14                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[6]/QN  -       CK->QN F     DFF_X1         2  4.1    15    70      70    (-,-) 
  g179085/ZN         -       A->ZN  R     INV_X2         5  7.1    12    20      90    (-,-) 
  mem_wdata_reg[6]/D -       -      R     SDFF_X1        5    -     -     0      90    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1594: VIOLATED (-13 ps) Setup Check with Pin mem_rdata_q_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      73                  
             Slack:=     -13                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/Q  -       CK->Q F     SDFF_X1        4  6.0    17    73      73    (-,-) 
  mem_rdata_q_reg[29]/SI -       -     F     SDFF_X1        4    -     -     0      73    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1595: VIOLATED (-13 ps) Setup Check with Pin mem_rdata_q_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      73                  
             Slack:=     -13                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/Q  -       CK->Q F     SDFF_X1        4  6.0    17    73      73    (-,-) 
  mem_rdata_q_reg[25]/SI -       -     F     SDFF_X1        4    -     -     0      73    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1596: VIOLATED (-13 ps) Setup Check with Pin mem_rdata_q_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      73                  
             Slack:=     -13                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[20]/Q  -       CK->Q F     SDFF_X1        4  6.0    17    73      73    (-,-) 
  mem_rdata_q_reg[20]/SI -       -     F     SDFF_X1        4    -     -     0      73    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1597: VIOLATED (-12 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      72                  
             Slack:=     -12                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[13]/Q  -       CK->Q F     SDFF_X1        3  5.6    16    72      72    (-,-) 
  decoded_imm_j_reg[13]/SI -       -     F     SDFF_X1        3    -     -     0      72    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1598: VIOLATED (-11 ps) Setup Check with Pin mem_rdata_q_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      71                  
             Slack:=     -11                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[24]/Q  -       CK->Q F     SDFF_X1        4  5.2    16    71      71    (-,-) 
  mem_rdata_q_reg[24]/SI -       -     F     SDFF_X1        4    -     -     0      71    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1599: VIOLATED (-9 ps) Setup Check with Pin mem_rdata_q_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[18]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[18]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1600: VIOLATED (-9 ps) Setup Check with Pin mem_rdata_q_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[15]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[15]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1601: VIOLATED (-9 ps) Setup Check with Pin mem_rdata_q_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[28]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1602: VIOLATED (-9 ps) Setup Check with Pin mem_rdata_q_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[26]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1603: VIOLATED (-9 ps) Setup Check with Pin mem_rdata_q_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      90                  
     Required Time:=      60                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      -9                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[7]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[7]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1604: VIOLATED (-9 ps) Setup Check with Pin mem_wdata_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      74                  
     Required Time:=      76                  
      Launch Clock:-       0                  
         Data Path:-      85                  
             Slack:=      -9                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[4]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g191492/ZN         -       A->ZN  R     INV_X1         4  3.5    11    19      85    (-,-) 
  mem_wdata_reg[4]/D -       -      R     SDFF_X1        4    -     -     0      85    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1605: VIOLATED (-9 ps) Setup Check with Pin mem_wdata_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      73                  
     Required Time:=      77                  
      Launch Clock:-       0                  
         Data Path:-      86                  
             Slack:=      -9                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK  -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[5]/Q   -       CK->Q R     DFF_X1         3  1.8     9    86      86    (-,-) 
  mem_wdata_reg[5]/D -       -     R     SDFF_X1        3    -     -     0      86    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1606: VIOLATED (-8 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      69                  
             Slack:=      -8                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[12]/Q  -       CK->Q F     SDFF_X1        3  4.0    14    69      69    (-,-) 
  decoded_imm_j_reg[12]/SI -       -     F     SDFF_X1        3    -     -     0      69    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1607: VIOLATED (-7 ps) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      68                  
             Slack:=      -7                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[11]/Q  -       CK->Q F     SDFF_X1        3  3.7    14    68      68    (-,-) 
  mem_rdata_q_reg[11]/SI -       -     F     SDFF_X1        3    -     -     0      68    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1608: VIOLATED (-7 ps) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      68                  
             Slack:=      -7                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[10]/Q  -       CK->Q F     SDFF_X1        3  3.7    14    68      68    (-,-) 
  mem_rdata_q_reg[10]/SI -       -     F     SDFF_X1        3    -     -     0      68    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1609: VIOLATED (-7 ps) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      68                  
             Slack:=      -7                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[9]/Q  -       CK->Q F     SDFF_X1        3  3.7    14    68      68    (-,-) 
  mem_rdata_q_reg[9]/SI -       -     F     SDFF_X1        3    -     -     0      68    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1610: VIOLATED (-7 ps) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      68                  
             Slack:=      -7                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[8]/Q  -       CK->Q F     SDFF_X1        3  3.7    14    68      68    (-,-) 
  mem_rdata_q_reg[8]/SI -       -     F     SDFF_X1        3    -     -     0      68    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1611: VIOLATED (-6 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      67                  
             Slack:=      -6                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[14]/Q  -       CK->Q F     SDFF_X1        3  3.4    14    67      67    (-,-) 
  decoded_imm_j_reg[14]/SI -       -     F     SDFF_X1        3    -     -     0      67    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1612: VIOLATED (-5 ps) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
          Group: clk
     Startpoint: (R) instr_lhu_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lbu_lhu_lw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      41                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=      -5                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  instr_lhu_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lhu_reg/Q     -       CK->Q  F     DFF_X1         2  4.9     9    84      84    (-,-) 
  g85468/ZN           -       A->ZN  R     INV_X2         1  3.3     7    13      97    (-,-) 
  g84884__181656/ZN   -       A1->ZN F     NAND3_X2       2  3.1    11    17     114    (-,-) 
  is_lbu_lhu_lw_reg/D -       -      F     DFF_X1         2    -     -     0     114    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1613: VIOLATED (-4 ps) Setup Check with Pin mem_rdata_q_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      -4                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[19]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[19]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1614: VIOLATED (-4 ps) Setup Check with Pin mem_rdata_q_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      -4                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[17]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[17]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1615: VIOLATED (-4 ps) Setup Check with Pin mem_rdata_q_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      89                  
     Required Time:=      61                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      -4                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[16]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[16]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1616: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[15]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[15]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1617: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[14]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[14]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1618: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[13]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[13]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1619: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[12]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[12]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1620: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[11]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[11]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1621: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[10]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[10]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1622: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[9]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[9]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1623: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[8]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[8]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1624: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[31]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[31]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1625: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[30]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[30]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1626: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[29]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[29]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1627: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[28]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[28]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1628: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[27]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[27]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1629: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[26]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[26]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1630: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[25]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[25]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1631: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[24]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[24]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1632: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[23]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[23]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1633: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[22]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[22]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1634: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[21]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[21]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1635: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[20]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[20]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1636: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[19]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[19]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1637: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[18]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[18]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1638: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[17]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[17]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1639: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      86                  
     Required Time:=      64                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[16]/Q  -       CK->Q F     SDFFR_X1       2  1.3    12    66      66    (-,-) 
  mem_wdata_reg[16]/SI -       -     F     SDFFR_X1       2    -     -     0      66    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1640: VIOLATED (-1 ps) Setup Check with Pin trap_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) trap_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      31                  
     Required Time:=     119                  
      Launch Clock:-       0                  
         Data Path:-     120                  
             Slack:=      -1                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/Q  -       CK->Q  R     DFF_X1         3  5.0    15    92      92    (-,-) 
  g168361/ZN          -       A1->ZN R     AND2_X2        1  1.4     6    28     120    (-,-) 
  trap_reg/D          -       -      R     DFF_X1         1    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1641: MET (1 ps) Setup Check with Pin mem_wdata_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[7]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[7]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1642: MET (1 ps) Setup Check with Pin mem_wdata_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[6]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[6]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1643: MET (1 ps) Setup Check with Pin mem_wdata_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[5]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[5]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1644: MET (1 ps) Setup Check with Pin mem_wdata_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[4]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[4]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1645: MET (1 ps) Setup Check with Pin mem_wdata_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[3]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[3]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1646: MET (1 ps) Setup Check with Pin mem_wdata_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[2]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[2]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1647: MET (1 ps) Setup Check with Pin mem_wdata_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[1]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[1]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1648: MET (1 ps) Setup Check with Pin mem_wdata_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      88                  
     Required Time:=      62                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[0]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[0]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1649: MET (1 ps) Setup Check with Pin count_cycle_reg[0]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      40                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-     109                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.4    22    99      99    (-,-) 
  g168104/ZN            -       A1->ZN F     NOR2_X1        1  1.4     7    10     109    (-,-) 
  count_cycle_reg[0]/D  -       -      F     DFF_X1         1    -     -     0     109    (-,-) 
#-----------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

