EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "ICM7555 square wave generator"
Date "2020-03-19"
Rev "1"
Comp "astroelectronic@"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L AE01.17.09.000:ICM7555 U2
U 1 1 5E71E7B5
P 5750 4250
F 0 "U2" H 5750 4665 50  0000 C CNN
F 1 "ICM7555" H 5750 4574 50  0000 C CNN
F 2 "" H 5750 4665 50  0000 C CNN
F 3 "~" H 5450 3500 50  0001 L BNN
F 4 "X" H 5750 4250 50  0001 C CNN "Spice_Primitive"
F 5 "ICM7555" H 5750 4250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5750 4250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/ICM7555.lib" H 5750 4250 50  0001 C CNN "Spice_Lib_File"
	1    5750 4250
	1    0    0    -1  
$EndComp
Wire Wire Line
	6350 4400 6550 4400
Wire Wire Line
	6550 4400 6550 4600
$Comp
L pspice:0 #GND04
U 1 1 5E71F827
P 6550 4600
F 0 "#GND04" H 6550 4500 50  0001 C CNN
F 1 "0" H 6550 4477 50  0000 C CNN
F 2 "" H 6550 4600 50  0001 C CNN
F 3 "~" H 6550 4600 50  0001 C CNN
	1    6550 4600
	1    0    0    -1  
$EndComp
$Comp
L Simulation_SPICE:VDC V1
U 1 1 5E71FD51
P 4950 6800
F 0 "V1" H 5080 6846 50  0000 L CNN
F 1 "{Vin}" H 5080 6755 50  0000 L CNN
F 2 "" H 4950 6800 50  0001 C CNN
F 3 "~" H 4950 6800 50  0001 C CNN
F 4 "Y" H 4950 6800 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 4950 6800 50  0001 L CNN "Spice_Primitive"
	1    4950 6800
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 7000 4950 7200
$Comp
L pspice:0 #GND01
U 1 1 5E7202DA
P 4950 7200
F 0 "#GND01" H 4950 7100 50  0001 C CNN
F 1 "0" H 4950 7077 50  0000 C CNN
F 2 "" H 4950 7200 50  0001 C CNN
F 3 "~" H 4950 7200 50  0001 C CNN
	1    4950 7200
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 6600 4950 6400
$Comp
L power:VDD #PWR01
U 1 1 5E72068E
P 4950 6400
F 0 "#PWR01" H 4950 6250 50  0001 C CNN
F 1 "VDD" H 4967 6573 50  0000 C CNN
F 2 "" H 4950 6400 50  0001 C CNN
F 3 "" H 4950 6400 50  0001 C CNN
	1    4950 6400
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND03
U 1 1 5E720A8C
P 5600 7200
F 0 "#GND03" H 5600 7100 50  0001 C CNN
F 1 "0" H 5600 7077 50  0000 C CNN
F 2 "" H 5600 7200 50  0001 C CNN
F 3 "~" H 5600 7200 50  0001 C CNN
	1    5600 7200
	1    0    0    -1  
$EndComp
$Comp
L power:PWR_FLAG #FLG01
U 1 1 5E7210A9
P 5600 7000
F 0 "#FLG01" H 5600 7075 50  0001 C CNN
F 1 "PWR_FLAG" H 5600 7173 50  0000 C CNN
F 2 "" H 5600 7000 50  0001 C CNN
F 3 "~" H 5600 7000 50  0001 C CNN
	1    5600 7000
	1    0    0    -1  
$EndComp
Wire Wire Line
	5600 7000 5600 7200
$Comp
L power:VDD #PWR04
U 1 1 5E721BFB
P 6050 7000
F 0 "#PWR04" H 6050 6850 50  0001 C CNN
F 1 "VDD" H 6067 7173 50  0000 C CNN
F 2 "" H 6050 7000 50  0001 C CNN
F 3 "" H 6050 7000 50  0001 C CNN
	1    6050 7000
	1    0    0    -1  
$EndComp
$Comp
L power:PWR_FLAG #FLG02
U 1 1 5E7225BC
P 6050 7200
F 0 "#FLG02" H 6050 7275 50  0001 C CNN
F 1 "PWR_FLAG" H 6050 7373 50  0000 C CNN
F 2 "" H 6050 7200 50  0001 C CNN
F 3 "~" H 6050 7200 50  0001 C CNN
	1    6050 7200
	-1   0    0    1   
$EndComp
Wire Wire Line
	6050 7200 6050 7000
$Comp
L power:VDD #PWR05
U 1 1 5E723129
P 6900 3250
F 0 "#PWR05" H 6900 3100 50  0001 C CNN
F 1 "VDD" H 6917 3423 50  0000 C CNN
F 2 "" H 6900 3250 50  0001 C CNN
F 3 "" H 6900 3250 50  0001 C CNN
	1    6900 3250
	1    0    0    -1  
$EndComp
$Comp
L Device:C U3
U 1 1 5E723BC1
P 6900 3600
F 0 "U3" H 7015 3646 50  0000 L CNN
F 1 "C2012X7R2A104K125AA_p" H 7015 3555 50  0000 L CNN
F 2 "" H 6938 3450 50  0001 C CNN
F 3 "~" H 6900 3600 50  0001 C CNN
F 4 "X" H 6900 3600 50  0001 C CNN "Spice_Primitive"
F 5 "C2012X7R2A104K125AA_p" H 6900 3600 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6900 3600 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012X7R2A104K125AA_p.mod" H 6900 3600 50  0001 C CNN "Spice_Lib_File"
	1    6900 3600
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND05
U 1 1 5E723F71
P 6900 3950
F 0 "#GND05" H 6900 3850 50  0001 C CNN
F 1 "0" H 6900 3827 50  0000 C CNN
F 2 "" H 6900 3950 50  0001 C CNN
F 3 "~" H 6900 3950 50  0001 C CNN
	1    6900 3950
	1    0    0    -1  
$EndComp
Wire Wire Line
	6900 3950 6900 3750
Wire Wire Line
	6900 3450 6900 3350
Wire Wire Line
	6350 4100 6550 4100
Wire Wire Line
	6550 4100 6550 3350
Wire Wire Line
	6550 3350 6900 3350
Connection ~ 6900 3350
Wire Wire Line
	6900 3350 6900 3250
Wire Wire Line
	6350 4200 8350 4200
Wire Wire Line
	5150 4100 4950 4100
Wire Wire Line
	4950 4100 4950 3900
$Comp
L power:VDD #PWR03
U 1 1 5E725D73
P 4950 3900
F 0 "#PWR03" H 4950 3750 50  0001 C CNN
F 1 "VDD" H 4967 4073 50  0000 C CNN
F 2 "" H 4950 3900 50  0001 C CNN
F 3 "" H 4950 3900 50  0001 C CNN
	1    4950 3900
	1    0    0    -1  
$EndComp
$Comp
L Device:C U4
U 1 1 5E726283
P 6900 4750
F 0 "U4" H 7015 4796 50  0000 L CNN
F 1 "C2012X7R2E103K125AA_p" H 7015 4705 50  0000 L CNN
F 2 "" H 6938 4600 50  0001 C CNN
F 3 "~" H 6900 4750 50  0001 C CNN
F 4 "X" H 6900 4750 50  0001 C CNN "Spice_Primitive"
F 5 "C2012X7R2E103K125AA_p" H 6900 4750 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6900 4750 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012X7R2E103K125AA_p.mod" H 6900 4750 50  0001 C CNN "Spice_Lib_File"
	1    6900 4750
	1    0    0    -1  
$EndComp
Wire Wire Line
	6350 4300 6900 4300
Wire Wire Line
	6900 4300 6900 4600
Wire Wire Line
	6900 4900 6900 5100
$Comp
L pspice:0 #GND06
U 1 1 5E726F36
P 6900 5100
F 0 "#GND06" H 6900 5000 50  0001 C CNN
F 1 "0" H 6900 4977 50  0000 C CNN
F 2 "" H 6900 5100 50  0001 C CNN
F 3 "~" H 6900 5100 50  0001 C CNN
	1    6900 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	5150 4400 4750 4400
Wire Wire Line
	4150 4400 4150 4600
Wire Wire Line
	4150 4900 4150 5100
$Comp
L pspice:0 #GND02
U 1 1 5E728C0A
P 4150 5100
F 0 "#GND02" H 4150 5000 50  0001 C CNN
F 1 "0" H 4150 4977 50  0000 C CNN
F 2 "" H 4150 5100 50  0001 C CNN
F 3 "~" H 4150 5100 50  0001 C CNN
	1    4150 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	5150 4300 4750 4300
Connection ~ 4150 4400
$Comp
L Device:R R2
U 1 1 5E729F60
P 4150 4050
F 0 "R2" H 4220 4096 50  0000 L CNN
F 1 "{Rtrigg}" H 4220 4005 50  0000 L CNN
F 2 "" V 4080 4050 50  0001 C CNN
F 3 "~" H 4150 4050 50  0001 C CNN
F 4 "Y" H 4150 4050 50  0001 C CNN "Spice_Netlist_Enabled"
F 5 "R" H 4150 4050 50  0001 C CNN "Spice_Primitive"
	1    4150 4050
	1    0    0    -1  
$EndComp
Wire Wire Line
	4150 3900 4150 3800
$Comp
L Device:R R1
U 1 1 5E72A7D7
P 4150 3550
F 0 "R1" H 4220 3596 50  0000 L CNN
F 1 "{Rdisc}" H 4220 3505 50  0000 L CNN
F 2 "" V 4080 3550 50  0001 C CNN
F 3 "~" H 4150 3550 50  0001 C CNN
F 4 "Y" H 4150 3550 50  0001 C CNN "Spice_Netlist_Enabled"
F 5 "R" H 4150 3550 50  0001 C CNN "Spice_Primitive"
	1    4150 3550
	1    0    0    -1  
$EndComp
$Comp
L power:VDD #PWR02
U 1 1 5E72B4D2
P 4150 3200
F 0 "#PWR02" H 4150 3050 50  0001 C CNN
F 1 "VDD" H 4167 3373 50  0000 C CNN
F 2 "" H 4150 3200 50  0001 C CNN
F 3 "" H 4150 3200 50  0001 C CNN
	1    4150 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	5150 4200 4750 4200
Wire Wire Line
	4750 4200 4750 3800
Wire Wire Line
	4150 3200 4150 3400
Wire Wire Line
	4750 3800 4150 3800
Connection ~ 4150 3800
Wire Wire Line
	4150 3800 4150 3700
Text Label 4850 4300 0    50   ~ 0
TRIGG
Text Label 4850 4200 0    50   ~ 0
DISC
Text Label 6650 4300 0    50   ~ 0
CTRL
Text Label 7550 4200 0    50   ~ 0
OUT
Wire Wire Line
	8350 4200 8350 4100
$Comp
L power:PWR_FLAG #FLG03
U 1 1 5E73AC2F
P 8350 4100
F 0 "#FLG03" H 8350 4175 50  0001 C CNN
F 1 "PWR_FLAG" H 8350 4273 50  0000 C CNN
F 2 "" H 8350 4100 50  0001 C CNN
F 3 "~" H 8350 4100 50  0001 C CNN
	1    8350 4100
	1    0    0    -1  
$EndComp
$Comp
L Device:C C1
U 1 1 5E72BD15
P 4150 4750
F 0 "C1" H 4265 4796 50  0000 L CNN
F 1 "{Ctrigg}" H 4265 4705 50  0000 L CNN
F 2 "" H 4188 4600 50  0001 C CNN
F 3 "~" H 4150 4750 50  0001 C CNN
F 4 "C" H 4150 4750 50  0001 C CNN "Spice_Primitive"
F 5 "Y" H 4150 4750 50  0001 C CNN "Spice_Netlist_Enabled"
	1    4150 4750
	1    0    0    -1  
$EndComp
Wire Wire Line
	4750 4300 4750 4400
Connection ~ 4750 4400
Wire Wire Line
	4750 4400 4150 4400
Wire Wire Line
	4150 4200 4150 4400
$EndSCHEMATC
