// Seed: 2946147315
module module_0;
  assign id_1 = 1;
endmodule
macromodule module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    output supply1 id_4,
    input wire id_5
);
  wire id_7;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    output logic id_2,
    input supply1 id_3
);
  tri1 id_5 = id_1;
  wire id_6;
  initial begin
    id_2 <= 1'b0;
  end
  module_0();
endmodule
module module_3 (
    output supply1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    input wire id_10
    , id_16,
    input supply0 id_11,
    input uwire id_12,
    output uwire id_13,
    output tri0 id_14
);
  wire id_17 = id_12;
  module_0();
endmodule
