
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.22

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sign_mode (input port clocked by core_clock)
Endpoint: product[10] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     9    0.10    0.00    0.00    0.20 ^ sign_mode (in)
                                         sign_mode (net)
                  0.00    0.00    0.20 ^ _707_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.03    0.03    0.23 v _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         product[10] (net)
                  0.03    0.00    0.23 v product[10] (out)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.02    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 v _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.24    0.44 v _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _000_ (net)
                  0.24    0.00    0.44 v _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.16    0.15    0.59 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.16    0.00    0.59 ^ _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    0.85 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    0.85 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.03 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.09    0.00    1.03 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.22 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.22 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    1.70 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.14    0.00    1.70 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.78 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.08    0.00    1.78 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    2.30 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.16    0.00    2.30 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    2.74 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.16    0.00    2.74 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    2.80 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.07    0.00    2.80 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.24    0.43    3.23 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _447_ (net)
                  0.24    0.00    3.23 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.17    0.15    3.38 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.17    0.00    3.38 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.13    0.11    3.48 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.13    0.00    3.48 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.03    0.13    0.32    3.80 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _020_ (net)
                  0.13    0.00    3.80 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    4.04 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.04 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.22    4.26 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.31    0.00    4.26 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.51 v _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.09    0.00    4.51 v _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.00    0.10    0.07    4.58 ^ _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         product[14] (net)
                  0.10    0.00    4.58 ^ product[14] (out)
                                  4.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.22   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.02    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 v _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.24    0.44 v _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _000_ (net)
                  0.24    0.00    0.44 v _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.16    0.15    0.59 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.16    0.00    0.59 ^ _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    0.85 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    0.85 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.03 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.09    0.00    1.03 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.22 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.22 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    1.70 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.14    0.00    1.70 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.78 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.08    0.00    1.78 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    2.30 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.16    0.00    2.30 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    2.74 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.16    0.00    2.74 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    2.80 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.07    0.00    2.80 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.24    0.43    3.23 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _447_ (net)
                  0.24    0.00    3.23 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.17    0.15    3.38 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.17    0.00    3.38 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.13    0.11    3.48 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.13    0.00    3.48 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.03    0.13    0.32    3.80 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _020_ (net)
                  0.13    0.00    3.80 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    4.04 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.04 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.22    4.26 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.31    0.00    4.26 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.51 v _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.09    0.00    4.51 v _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.00    0.10    0.07    4.58 ^ _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         product[14] (net)
                  0.10    0.00    4.58 ^ product[14] (out)
                                  4.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.22   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.92e-02   9.33e-03   8.62e-08   2.85e-02 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.92e-02   9.33e-03   8.62e-08   2.85e-02 100.0%
                          67.3%      32.7%       0.0%
