Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Scheme.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Scheme.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Scheme"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Scheme
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/Map.vhd" in Library work.
Architecture behavioral of Entity gamemap is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/VGA.vhd" in Library work.
Architecture behavioral of Entity vgadriver is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/GameLogic.vhd" in Library work.
Entity <gamelogic> compiled.
Entity <gamelogic> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/Scheme.vhf" in Library work.
Entity <scheme> compiled.
Entity <scheme> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Scheme> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GameMap> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGAdriver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GameLogic> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Scheme> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/lab/Desktop/VGA_GAME/Scheme.vhf" line 122: Instantiating black box module <PS2_Kbd>.
Entity <Scheme> analyzed. Unit <Scheme> generated.

Analyzing Entity <GameMap> in library <work> (Architecture <behavioral>).
Entity <GameMap> analyzed. Unit <GameMap> generated.

Analyzing Entity <VGAdriver> in library <work> (Architecture <behavioral>).
Entity <VGAdriver> analyzed. Unit <VGAdriver> generated.

Analyzing Entity <GameLogic> in library <work> (Architecture <behavioral>).
Entity <GameLogic> analyzed. Unit <GameLogic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GameMap>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/Map.vhd".
WARNING:Xst:737 - Found 5-bit latch for signal <div_x_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <div_y_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 10-bit subtractor for signal <div_x_sig$addsub0000> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0001> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0002> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0003> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0004> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0005> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0006> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0007> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0008> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0009> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0010> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0011> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0012> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0013> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0014> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0015> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0016> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0017> created at line 70.
    Found 10-bit subtractor for signal <div_x_sig$addsub0018> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0000> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0001> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0002> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0003> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0004> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0005> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0006> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0007> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0008> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0009> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0010> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0011> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0012> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0013> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0014> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0015> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0016> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0017> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0018> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0019> created at line 70.
    Found 9-bit subtractor for signal <div_y_sig$addsub0000> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0001> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0002> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0003> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0004> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0005> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0006> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0007> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0008> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0009> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0010> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0011> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0012> created at line 83.
    Found 9-bit subtractor for signal <div_y_sig$addsub0013> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0000> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0001> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0002> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0003> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0004> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0005> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0006> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0007> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0008> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0009> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0010> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0011> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0012> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0013> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0014> created at line 83.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  35 Comparator(s).
Unit <GameMap> synthesized.


Synthesizing Unit <VGAdriver>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/VGA.vhd".
    Found 1-bit register for signal <clk_25>.
    Found 10-bit up counter for signal <h_cnt>.
    Found 10-bit comparator less for signal <h_cnt$cmp_lt0000> created at line 46.
    Found 10-bit subtractor for signal <PIX_X$addsub0000> created at line 86.
    Found 10-bit comparator greatequal for signal <PIX_X$cmp_ge0000> created at line 85.
    Found 10-bit comparator greatequal for signal <PIX_X$cmp_ge0001> created at line 85.
    Found 10-bit comparator lessequal for signal <PIX_X$cmp_le0000> created at line 85.
    Found 10-bit comparator lessequal for signal <PIX_X$cmp_le0001> created at line 85.
    Found 9-bit subtractor for signal <PIX_Y$addsub0000> created at line 87.
    Found 10-bit up counter for signal <v_cnt>.
    Found 10-bit comparator less for signal <v_cnt$cmp_lt0000> created at line 50.
    Found 10-bit comparator less for signal <VGA_HS$cmp_lt0000> created at line 64.
    Found 10-bit comparator less for signal <VGA_VS$cmp_lt0000> created at line 75.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VGAdriver> synthesized.


Synthesizing Unit <GameLogic>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/GameLogic.vhd".
WARNING:Xst:647 - Input <F0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <player_x> is used but never assigned. This sourceless signal will be automatically connected to value 01100.
WARNING:Xst:1780 - Signal <moved> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RGB_PLAYER> is used but never assigned. This sourceless signal will be automatically connected to value 000.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | sready                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <player_y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit subtractor for signal <player_y$sub0000> created at line 119.
    Found 8-bit register for signal <regDI>.
    Found 9-bit adder for signal <RGB_MAP$addsub0000> created at line 101.
    Found 4-bit comparator equal for signal <RGB_MAP$cmp_eq0001> created at line 99.
    Found 4x5-bit multiplier for signal <RGB_MAP$mult0000> created at line 101.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <GameLogic> synthesized.


Synthesizing Unit <Scheme>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/Scheme.vhf".
Unit <Scheme> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 37
 10-bit subtractor                                     : 20
 4-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 15
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 2
 1-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 3
 4-bit latch                                           : 2
 5-bit latch                                           : 1
# Comparators                                          : 44
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 24
 10-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 9-bit comparator less                                 : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_17/State/FSM> on signal <State[1:3]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 sready | 001
 smove  | 010
 swait  | 100
--------------------
Reading core <PS2_Kbd.ngc>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_7>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 4x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 37
 10-bit subtractor                                     : 20
 4-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 15
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 9
 Flip-Flops                                            : 9
# Latches                                              : 3
 4-bit latch                                           : 2
 5-bit latch                                           : 1
# Comparators                                          : 44
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 24
 10-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 9-bit comparator less                                 : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Scheme> ...

Optimizing unit <VGAdriver> ...

Optimizing unit <GameMap> ...

Optimizing unit <GameLogic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Scheme, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Scheme.ngr
Top Level Output File Name         : Scheme
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 231
#      AND3B2                      : 1
#      GND                         : 2
#      INV                         : 12
#      LUT1                        : 30
#      LUT2                        : 24
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT4                        : 49
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 39
#      MUXF5                       : 8
#      VCC                         : 2
#      XORCY                       : 39
# FlipFlops/Latches                : 81
#      FD                          : 11
#      FDE                         : 24
#      FDR                         : 13
#      FDRE                        : 19
#      FDS                         : 1
#      LD                          : 9
#      LDE                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       82  out of   4656     1%  
 Number of Slice Flip Flops:             81  out of   9312     0%  
 Number of 4 input LUTs:                140  out of   9312     1%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+----------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)      | Load  |
-----------------------------------------------------+----------------------------+-------+
Clk_50MHz                                            | BUFGP                      | 48    |
XLXI_4/clk_251                                       | BUFG                       | 20    |
XLXI_3/div_x_sig_not0001(XLXI_3/div_x_sig_not00011:O)| NONE(*)(XLXI_3/div_x_sig_4)| 5     |
XLXI_3/div_y_sig_not0001(XLXI_3/div_y_sig_not00011:O)| NONE(*)(XLXI_3/div_y_sig_3)| 4     |
XLXI_17/State_FSM_FFd2                               | NONE(XLXI_17/player_y_3)   | 4     |
-----------------------------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.207ns (Maximum Frequency: 192.060MHz)
   Minimum input arrival time before clock: 3.490ns
   Maximum output required time after clock: 11.125ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 5.207ns (frequency: 192.060MHz)
  Total number of paths / destination ports: 334 / 91
-------------------------------------------------------------------------
Delay:               5.207ns (Levels of Logic = 3)
  Source:            XLXI_7/cnt8b_4 (FF)
  Destination:       XLXI_7/cntMod11_0 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_7/cnt8b_4 to XLXI_7/cntMod11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  cnt8b_4 (cnt8b<4>)
     LUT4:I0->O            1   0.612   0.426  PS_Samp_cmp_eq00009 (PS_Samp_cmp_eq00009)
     LUT2:I1->O            7   0.612   0.605  PS_Samp_cmp_eq000010 (PS_Samp)
     LUT4:I3->O            4   0.612   0.499  cntMod11_or000016 (cntMod11_or0000)
     FDRE:R                    0.795          cntMod11_0
    ----------------------------------------
    Total                      5.207ns (3.145ns logic, 2.062ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/clk_251'
  Clock period: 5.161ns (frequency: 193.744MHz)
  Total number of paths / destination ports: 480 / 50
-------------------------------------------------------------------------
Delay:               5.161ns (Levels of Logic = 3)
  Source:            XLXI_4/h_cnt_9 (FF)
  Destination:       XLXI_4/v_cnt_9 (FF)
  Source Clock:      XLXI_4/clk_251 rising
  Destination Clock: XLXI_4/clk_251 rising

  Data Path: XLXI_4/h_cnt_9 to XLXI_4/v_cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.514   0.754  XLXI_4/h_cnt_9 (XLXI_4/h_cnt_9)
     LUT2:I0->O            2   0.612   0.410  XLXI_4/h_cnt_cmp_lt000023 (XLXI_4/h_cnt_cmp_lt000023)
     LUT4_L:I2->LO         1   0.612   0.103  XLXI_4/h_cnt_cmp_lt0000234 (XLXI_4/h_cnt_cmp_lt0000)
     LUT4:I3->O           10   0.612   0.750  XLXI_4/v_cnt_and000021 (XLXI_4/v_cnt_and0000)
     FDRE:R                    0.795          XLXI_4/v_cnt_0
    ----------------------------------------
    Total                      5.161ns (3.145ns logic, 2.016ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_17/State_FSM_FFd2'
  Clock period: 2.363ns (frequency: 423.182MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.363ns (Levels of Logic = 1)
  Source:            XLXI_17/player_y_0 (LATCH)
  Destination:       XLXI_17/player_y_0 (LATCH)
  Source Clock:      XLXI_17/State_FSM_FFd2 falling
  Destination Clock: XLXI_17/State_FSM_FFd2 falling

  Data Path: XLXI_17/player_y_0 to XLXI_17/player_y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              5   0.588   0.538  XLXI_17/player_y_0 (XLXI_17/player_y_0)
     INV:I->O              1   0.612   0.357  XLXI_17/Msub_player_y_sub0000_xor<0>11_INV_0 (XLXI_17/player_y_sub0000<0>)
     LDE:D                     0.268          XLXI_17/player_y_0
    ----------------------------------------
    Total                      2.363ns (1.468ns logic, 0.895ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.490ns (Levels of Logic = 4)
  Source:            PS2_Data (PAD)
  Destination:       XLXI_7/ByteRdy (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: PS2_Data to XLXI_7/ByteRdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  PS2_Data_IBUF (PS2_Data_IBUF)
     begin scope: 'XLXI_7'
     LUT2:I0->O            1   0.612   0.360  ByteRdy_and0000_SW0_SW0 (N6)
     LUT4:I3->O            1   0.612   0.000  ByteRdy_and0000 (ByteRdy_and0000)
     FDR:D                     0.268          ByteRdy
    ----------------------------------------
    Total                      3.490ns (2.598ns logic, 0.892ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/clk_251'
  Total number of paths / destination ports: 110 / 4
-------------------------------------------------------------------------
Offset:              11.125ns (Levels of Logic = 7)
  Source:            XLXI_4/h_cnt_7 (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_4/clk_251 rising

  Data Path: XLXI_4/h_cnt_7 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.514   0.721  XLXI_4/h_cnt_7 (XLXI_4/h_cnt_7)
     LUT3_D:I0->O          2   0.612   0.449  XLXI_4/PIX_X_cmp_le000021 (XLXI_4/N4)
     LUT4:I1->O            1   0.612   0.509  XLXI_4/PIX_X_and0000118 (XLXI_4/PIX_X_and0000118)
     LUT3:I0->O            1   0.612   0.360  XLXI_4/PIX_X_and0000120 (XLXI_4/PIX_X_and0000120)
     LUT4:I3->O           13   0.612   0.988  XLXI_4/PIX_X_and0000139 (XLXI_4/PIX_X_and0000)
     LUT3:I0->O            1   0.612   0.387  XLXI_4/VGA_B36_SW0 (N12)
     LUT4:I2->O            1   0.612   0.357  XLXI_4/VGA_B36 (VGA_B_OBUF)
     OBUF:I->O                 3.169          VGA_B_OBUF (VGA_B)
    ----------------------------------------
    Total                     11.125ns (7.355ns logic, 3.770ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/div_y_sig_not0001'
  Total number of paths / destination ports: 160 / 2
-------------------------------------------------------------------------
Offset:              9.725ns (Levels of Logic = 7)
  Source:            XLXI_3/div_y_sig_0 (LATCH)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_3/div_y_sig_not0001 falling

  Data Path: XLXI_3/div_y_sig_0 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.588   0.754  XLXI_3/div_y_sig_0 (XLXI_3/div_y_sig_0)
     LUT2:I0->O            1   0.612   0.000  XLXI_17/Madd_RGB_MAP_addsub0000_lut<2> (XLXI_17/Madd_RGB_MAP_addsub0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  XLXI_17/Madd_RGB_MAP_addsub0000_cy<2> (XLXI_17/Madd_RGB_MAP_addsub0000_cy<2>)
     XORCY:CI->O           2   0.699   0.532  XLXI_17/Madd_RGB_MAP_addsub0000_xor<3> (XLXI_17/RGB_MAP_addsub0000<3>)
     LUT4:I0->O            1   0.612   0.387  XLXI_4/VGA_B15 (XLXI_4/VGA_B15)
     LUT3:I2->O            1   0.612   0.387  XLXI_4/VGA_B36_SW0 (N12)
     LUT4:I2->O            1   0.612   0.357  XLXI_4/VGA_B36 (VGA_B_OBUF)
     OBUF:I->O                 3.169          VGA_B_OBUF (VGA_B)
    ----------------------------------------
    Total                      9.725ns (7.308ns logic, 2.417ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/div_x_sig_not0001'
  Total number of paths / destination ports: 59 / 2
-------------------------------------------------------------------------
Offset:              9.420ns (Levels of Logic = 7)
  Source:            XLXI_3/div_x_sig_2 (LATCH)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_3/div_x_sig_not0001 falling

  Data Path: XLXI_3/div_x_sig_2 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.449  XLXI_3/div_x_sig_2 (XLXI_3/div_x_sig_2)
     LUT2:I1->O            1   0.612   0.000  XLXI_17/Madd_RGB_MAP_addsub0000_lut<2> (XLXI_17/Madd_RGB_MAP_addsub0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  XLXI_17/Madd_RGB_MAP_addsub0000_cy<2> (XLXI_17/Madd_RGB_MAP_addsub0000_cy<2>)
     XORCY:CI->O           2   0.699   0.532  XLXI_17/Madd_RGB_MAP_addsub0000_xor<3> (XLXI_17/RGB_MAP_addsub0000<3>)
     LUT4:I0->O            1   0.612   0.387  XLXI_4/VGA_B15 (XLXI_4/VGA_B15)
     LUT3:I2->O            1   0.612   0.387  XLXI_4/VGA_B36_SW0 (N12)
     LUT4:I2->O            1   0.612   0.357  XLXI_4/VGA_B36 (VGA_B_OBUF)
     OBUF:I->O                 3.169          VGA_B_OBUF (VGA_B)
    ----------------------------------------
    Total                      9.420ns (7.308ns logic, 2.112ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_17/State_FSM_FFd2'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              8.731ns (Levels of Logic = 6)
  Source:            XLXI_17/player_y_1 (LATCH)
  Destination:       VGA_G (PAD)
  Source Clock:      XLXI_17/State_FSM_FFd2 falling

  Data Path: XLXI_17/player_y_1 to VGA_G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.588   0.502  XLXI_17/player_y_1 (XLXI_17/player_y_1)
     LUT4:I3->O            1   0.612   0.509  XLXI_17/RGB_MAP<0>167 (XLXI_17/RGB_MAP<0>167)
     LUT4:I0->O            1   0.612   0.360  XLXI_17/RGB_MAP<0>184_SW0 (N8)
     LUT4:I3->O            3   0.612   0.520  XLXI_17/RGB_MAP<0>184 (XLXI_17/N11)
     LUT2:I1->O            1   0.612   0.000  XLXI_4/VGA_G191 (XLXI_4/VGA_G19)
     MUXF5:I1->O           1   0.278   0.357  XLXI_4/VGA_G19_f5 (VGA_G_OBUF)
     OBUF:I->O                 3.169          VGA_G_OBUF (VGA_G)
    ----------------------------------------
    Total                      8.731ns (6.483ns logic, 2.248ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 

Total memory usage is 221400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

