<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Regular CMOS Gates" />
<meta name="abstract" content="Regular CMOS gates are recognized by default. Specific topologies are shown for each gate type." />
<meta name="description" content="Regular CMOS gates are recognized by default. Specific topologies are shown for each gate type." />
<meta name="DC.subject" content="Gates, CMOS, Logic gates, CMOS gates" />
<meta name="keywords" content="Gates, CMOS, Logic gates, CMOS gates" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Regular CMOS Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Regular CMOS Gates" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Regular
CMOS Gates</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Regular
CMOS gates are recognized by default. Specific topologies are shown
for each gate type.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id0e0db3b4-ecfa-443f-8caf-93eb152a51c3"><p class="p">For each of the following descriptions, the default
gate names appearing in the LVS report are used. If the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> WITH
SUBSTRATE keyword is specified, then recognized gate names have
suffixes that are either a “v” when the gate does not satisfy the
WITH SUBSTRATE criteria, or at least one “b” otherwise.</p>
<ul class="ul"><li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id080d3e1a-2707-45b1-8966-9602516ce03a"><p class="p"><span class="ph FontProperty HeadingLabel">INV</span></p>
<p class="p">CMOS
inverter.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id7f7bd9dd-3cad-4853-b91a-fa6027c8fbd2"><span class="figcap"><span class="fig--title-label">Figure 1. </span>INV</span><br /><div class="imagecenter"><img class="image imagecenter" height="99" src="../graphics/lvs_comparison30a.png" width="362" /></div><br /></div>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idc93f8a93-0b86-491f-8ae7-b0fd48ceb372"><p class="p"><span class="ph FontProperty HeadingLabel">NAND</span><span class="keyword ParameterName RequiredReplaceable">n</span></p>
<p class="p"><span class="keyword ParameterName OptionalReplaceable">n</span>-input
CMOS NAND. Calibre nmLVS considers all input pins of a NAND<span class="keyword ParameterName OptionalReplaceable">n</span> gate logically
equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idb0cab13b-1595-41a0-a529-599b901a837d">Figure 2</a>, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idb0cab13b-1595-41a0-a529-599b901a837d"><span class="figcap"><span class="fig--title-label">Figure 2. </span>NAND<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="233" src="../graphics/lvs_comparison31a.png" width="406" /></div><br /></div>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id4e941bad-b133-411c-9681-531b58914190"><p class="p"><span class="ph FontProperty HeadingLabel">NOR</span><span class="keyword ParameterName RequiredReplaceable">n</span></p>
<p class="p"><span class="keyword ParameterName OptionalReplaceable">n</span>-input
CMOS NOR. Calibre nmLVS considers all input pins of a NOR<span class="keyword ParameterName OptionalReplaceable">n</span> gate
logically equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id5a5097f9-597f-4b62-9c45-c19efcd34e69">Figure 3</a>, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id5a5097f9-597f-4b62-9c45-c19efcd34e69"><span class="figcap"><span class="fig--title-label">Figure 3. </span>NOR<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="252" src="../graphics/lvs_comparison32a.png" width="378" /></div><br /></div>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idfeadbaf9-1bd6-4248-acc0-9fa32eebd676"><p class="p"><span class="ph FontProperty HeadingLabel">AOI</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span></p>
<p class="p">CMOS and-or-invert
consisting of <span class="keyword ParameterName OptionalReplaceable">m</span> And
structures with <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> inputs
each, respectively, leading to an Or-Invert structure.</p>
<p class="p">Calibre nmLVS considers the input pins of
each one of the And structures in an AOI gate logically equivalent.
In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id435b4634-a5c5-4743-90bc-c57d96bff6a7">Figure 4</a>, signals A, B, and C may be interchanged. Signals
D and E are also interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id435b4634-a5c5-4743-90bc-c57d96bff6a7"><span class="figcap"><span class="fig--title-label">Figure 4. </span>AOI_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="290" src="../graphics/lvs_comparison33a.png" width="372" /></div><br /></div>
<p class="p">The order of the parallel pullup groups in
an AOI gate is interchangeable. Gates that differ only in the order
of their parallel groups are considered equivalent. The name AOI_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
has <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= … &gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
In the figure, the group of three parallel MP transistors connected
to A, B, and C, respectively, could have been placed below the group
of two parallel MP transistors connected to D and E, respectively.</p>
<p class="p">You can prevent the formation of AOI gates
by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file. In which case, Calibre
nmLVS instead forms separate structures of type SPUP and SDW.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id41f1027e-39eb-40c6-b6a5-774b2eb1c643"><p class="p"><span class="ph FontProperty HeadingLabel">OAI</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_
… _<span class="keyword ParameterName RequiredReplaceable">nm</span> </p>
<p class="p">CMOS or-and-invert
consisting of <span class="keyword ParameterName OptionalReplaceable">m</span> OR
structures with <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> inputs
each, respectively, leading to an AND-Invert structure.</p>
<p class="p">Calibre nmLVS considers the input pins of
each one of the OR structures in an OAI gate logically equivalent.
In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id5a3e3d4f-55a7-4ed7-914d-c2c974e2ee32">Figure 5</a>, signals A, B, and C are all interchangeable.
Signals D and E are also interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id5a3e3d4f-55a7-4ed7-914d-c2c974e2ee32"><span class="figcap"><span class="fig--title-label">Figure 5. </span>OAI_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="265" src="../graphics/lvs_comparison34a.png" width="376" /></div><br /></div>
<p class="p">The order of the parallel pulldown groups
in an AOI gate is interchangeable. Gates that differ only in the
order of their parallel groups are considered equivalent. The name OAI_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
… _<span class="keyword ParameterName OptionalReplaceable">nm</span> always
has <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
In the figure, the group of three parallel MP transistors connected
to A, B, and C, respectively, could have been placed below the group
of two parallel MP transistors connected to D and E, respectively.</p>
<p class="p">You can prevent the formation of OAI gates
by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file. In which case, Calibre
nmLVS instead forms separate structures of type SUP and SPDW.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idc68def76-2769-43c6-8544-4e1d3e281df6"><p class="p"><span class="ph FontProperty HeadingLabel">SUP</span><span class="keyword ParameterName RequiredReplaceable">n</span> (serial
up)</p>
<p class="p"><span class="keyword ParameterName OptionalReplaceable">n</span>-input
CMOS serial pullup. Calibre nmLVS considers all input pins of a
SUP<span class="keyword ParameterName OptionalReplaceable">n</span> gate logically
equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idcb99cf83-06e5-4c26-bbad-972d5a9b8d4a">Figure 6</a>, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idcb99cf83-06e5-4c26-bbad-972d5a9b8d4a"><span class="figcap"><span class="fig--title-label">Figure 6. </span>SUP<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="198" src="../graphics/lvs_comparison35a.png" width="373" /></div><br /></div>
<p class="p">Calibre nmLVS represents pullups as stand-alone
gates when they are not contained in complete gates, or when they
are contained in OAI gates but complex gate recognition is turned
off by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__iddcc268e7-97c1-4b29-bd9c-43b0422b6101"><p class="p"><span class="ph FontProperty HeadingLabel">SDW</span><span class="keyword ParameterName RequiredReplaceable">n</span> (serial
down)</p>
<p class="p"><span class="keyword ParameterName OptionalReplaceable">n</span>-input
CMOS serial pulldown. Calibre nmLVS considers all input pins of
a SDW<span class="keyword ParameterName OptionalReplaceable">n</span> gate logically
equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idc1f04cd2-b888-4b01-88f5-9666ceca4803">Figure 7</a>, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idc1f04cd2-b888-4b01-88f5-9666ceca4803"><span class="figcap"><span class="fig--title-label">Figure 7. </span>SDW<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="185" src="../graphics/lvs_comparison36a.png" width="372" /></div><br /></div>
<p class="p">Calibre nmLVS represents serial pulldowns
as stand-alone gates when they are not contained in complete gates,
or when they are contained in AOI gates but complex gate recognition
is turned off by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idce61d014-a409-4be1-8580-efbe4dfe9ed6"><p class="p"><span class="ph FontProperty HeadingLabel">SPUP</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span> (serial-parallel
up)</p>
<p class="p">CMOS
serial-parallel pullup. This is a series of m parallel groups consisting
of <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> transistors,
respectively, leading to a power net.</p>
<p class="p">Calibre nmLVS considers the inputs to the
transistors in each parallel group logically equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id0f83e502-5c51-4036-86b3-0b824bf27e8b">Figure 8</a>, signals A, B, and C are all interchangeable,
and signals D and E are also interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id0f83e502-5c51-4036-86b3-0b824bf27e8b"><span class="figcap"><span class="fig--title-label">Figure 8. </span>SPUP_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="133" src="../graphics/lvs_comparison37a.png" width="371" /></div><br /></div>
<p class="p">Calibre nmLVS represents SPUP structures
as stand-alone gates when they are not contained in complete AOI
gates, or when they are contained in AOI gates but complex gate
recognition is turned off by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file.</p>
<p class="p">The order of the parallel groups in an SPUP
gate is also interchangeable. Gates that differ only in the order
of their parallel groups are considered equivalent. The name SPUP_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
has <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
The group of three parallel MP transistors connected to A, B, and
C, respectively could have been placed below the group of two parallel
MP transistors connected to D and E, respectively.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idb93cbbbc-bd33-4398-9c7c-64ae5f9ea43e"><p class="p"><span class="ph FontProperty HeadingLabel">SPDW</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span> (serial-parallel
down) </p>
<p class="p">CMOS
serial-parallel pulldown. This is a series of <span class="keyword ParameterName OptionalReplaceable">m</span> parallel
groups consisting of <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> transistors,
respectively, leading to a ground net.</p>
<p class="p">Calibre nmLVS considers the inputs to the
transistors in each parallel group logically equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id00d5c4a3-919d-4872-a105-0f2600acb608">Figure 9</a>, signals A, B, and C are all interchangeable,
and signals D and E are also interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id00d5c4a3-919d-4872-a105-0f2600acb608"><span class="figcap"><span class="fig--title-label">Figure 9. </span>SPDW_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="137" src="../graphics/lvs_comparison38a.png" width="378" /></div><br /></div>
<p class="p">Calibre nmLVS represents SPDW structures
as stand-alone gates when they are not contained in complete OAI
gates, or when they are contained in OAI gates, but complex gate
recognition is turned off by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file.</p>
<p class="p">The order of the parallel groups in an SPDW
gate is also interchangeable. Gates that differ only in the order
of their parallel groups are considered equivalent. The name SPDW_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
has <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id00d5c4a3-919d-4872-a105-0f2600acb608">Figure 9</a>, they could have been placed below
the group of two parallel MP transistors connected to D and E, respectively.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__iddecc1e69-cb90-4490-a6cb-e39e54490d01"><p class="p"><span class="ph FontProperty HeadingLabel">SMP</span><span class="keyword ParameterName RequiredReplaceable">n</span>, <span class="ph FontProperty HeadingLabel">SMN</span><span class="keyword ParameterName RequiredReplaceable">n</span>, <span class="ph FontProperty HeadingLabel">SM</span><span class="keyword ParameterName RequiredReplaceable">n</span>, <span class="ph FontProperty HeadingLabel">S(TTT)</span><span class="keyword ParameterName RequiredReplaceable">n</span> </p>
<p class="p">Series of <span class="keyword ParameterName OptionalReplaceable">n</span> MP,
MN, M, or equivalent devices TTT, respectively.</p>
<p class="p">The string TTT stands for any device type
classified as PMOS, NMOS, or MOS with an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. </p>
<p class="p">Calibre nmLVS considers all input pins of
a SMP<span class="keyword ParameterName OptionalReplaceable">n</span>,
SMN<span class="keyword ParameterName OptionalReplaceable">n</span>,
SM<span class="keyword ParameterName OptionalReplaceable">n</span>,
or S(TTT)<span class="keyword ParameterName OptionalReplaceable">n</span> gate logically
equivalent, and the two output pins logically equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id30b6ac53-21e2-4df1-82e1-8dcbf91daa4b">Figure 10</a>, signals IN1, IN2, INn are all interchangeable,
and signals OUT1 and OUT2 are also interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id30b6ac53-21e2-4df1-82e1-8dcbf91daa4b"><span class="figcap"><span class="fig--title-label">Figure 10. </span>SMP<span class="ph FontProperty emphasis">n</span>,
SMN<span class="ph FontProperty emphasis">n</span>, SM<span class="ph FontProperty emphasis">n</span>,
S(TTT)<span class="ph FontProperty emphasis">n</span> Series </span><br /><div class="imagecenter"><img class="image imagecenter" height="257" src="../graphics/lvs_comparison39a.png" width="362" /></div><br /></div>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id6c951620-c9a2-45d1-9c6a-9ba64c973369"><p class="p"><span class="ph FontProperty HeadingLabel">SPMP</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span>, <span class="ph FontProperty HeadingLabel">SPMN</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span>, <span class="ph FontProperty HeadingLabel">SPM</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span>, <span class="ph FontProperty HeadingLabel">SP(TTT)</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="ph FontProperty HeadingLabel">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span></p>
<p class="p">Serial-parallel structures of MP, MN,
M, or equivalent TTT devices, respectively. </p>
<p class="p">The string TTT stands for any device type
classified as PMOS, NMOS, or MOS with an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. Each structure is a series
of <span class="keyword ParameterName OptionalReplaceable">m</span> parallel
groups consisting of <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> transistors,
respectively, connected between any two nets (other than power in
the case of MP, or ground in the case of MN).</p>
<p class="p">Calibre nmLVS considers the inputs to the
transistors in each parallel group logically equivalent and the
two outputs logically equivalent. In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id25b4e7bb-13fb-4bf6-ace1-5f8e4b3e9607">Figure 11</a>, signals A, B, and C are all interchangeable,
signals D and E are interchangeable, and signals OUT1 and OUT2 are
interchangeable.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id25b4e7bb-13fb-4bf6-ace1-5f8e4b3e9607"><span class="figcap"><span class="fig--title-label">Figure 11. </span>SPMP_3_2, SPMN_3_2, SPM_3_2,
SP(TTT)_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="162" src="../graphics/lvs_comparison40a.png" width="365" /></div><br /></div>
<p class="p">The order of the parallel groups in an SPMP,
SPMN, SPM, or SP(TTT) gate is also interchangeable. Gates that differ
only in the order of their parallel groups are considered equivalent.
The name suffixes _<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
have <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= … &gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
The group of three parallel transistors connected to A, B, and C,
respectively, could have been placed below the group of two parallel
transistors connected to D and E, respectively.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id4ad4c21e-cd7d-4a09-a368-abd5affa1f88"><p class="p"><span class="ph FontProperty HeadingLabel">SPMP</span>(<span class="keyword ParameterName RequiredReplaceable">expression</span>), <span class="ph FontProperty HeadingLabel">SPMN</span>(<span class="keyword ParameterName RequiredReplaceable">expression</span>), <span class="ph FontProperty HeadingLabel">SPM</span>(<span class="keyword ParameterName RequiredReplaceable">expression</span>), <span class="ph FontProperty HeadingLabel">SP(TTT)</span>(<span class="keyword ParameterName RequiredReplaceable">expression</span>)</p>
<p class="p">High
level serial-parallel structures consisting of MP, MN, M, or equivalent
devices, respectively. </p>
<p class="p">The string TTT stands for any device type
classified as PMOS, NMOS, or MOS with an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. The series and parallel groups
can be nested to an unlimited number of levels. The structure can
be connected between any two nets.</p>
<p class="p">The <span class="keyword ParameterName RequiredReplaceable">expression</span> in
parentheses describes the structure, and consists of a list of numbers, +
and * operators, and parentheses. It has the following syntax:</p>
<ul class="ul"><li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__iddb205226-34e2-4879-81ae-644b9f96313b"><p class="p">+ denotes connection in parallel.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id0b39dad6-163b-47c1-9a52-1fd01ecfad93"><p class="p">* denotes connection is series.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__ida33d49f2-423a-4c5a-aa00-48456ffe0b4e"><p class="p">(<span class="keyword ParameterName OptionalReplaceable">expression</span>)
denotes a substructure.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id88bdf558-7796-497a-a718-6673c5862bfd"><p class="p"><span class="keyword ParameterName OptionalReplaceable">expression</span> * <span class="keyword ParameterName OptionalReplaceable">n</span> denotes
a parallel group of <span class="keyword ParameterName OptionalReplaceable">n</span> transistors,
connected in series with the structure described by <span class="keyword ParameterName OptionalReplaceable">expression</span>.</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id762e62f4-a2ef-4664-9e36-3e8cfaef2105"><p class="p"><span class="keyword ParameterName OptionalReplaceable">expression</span> + <span class="keyword ParameterName OptionalReplaceable">n</span> denotes
a series of <span class="keyword ParameterName OptionalReplaceable">n</span> transistors,
connected in parallel with the structure described by <span class="keyword ParameterName OptionalReplaceable">expression</span>.</p>
</li>
</ul>
<p class="p">The transistor gate pins form the input pins
of the structure. The output pins of the structure are the two nets
at the “top” and “bottom” of the structure. There can be any number
of input pins but there are always exactly two output pins.</p>
<p class="p">Inputs to transistors connected in parallel
are logically equivalent, as are transistors connected in series.
In general, the order of any group of substructures connected in parallel
is interchangeable, and the order of any group of substructures
connected in series is also interchangeable. The two outputs are
also logically equivalent.</p>
<p class="p">You can prevent the formation of high level
serial-parallel structures by including the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> SIMPLE statement in the rule file.</p>
<p class="p">In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idbfc02d5a-fabf-42d0-a3b3-dde38eb84c93">Figure 12</a>, signals A and B are interchangeable,
signals C and D are interchangeable, and signals OUT1 and OUT2 are
interchangeable. The single transistor connected to E could be moved
from the bottom to the top of the structure.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idbfc02d5a-fabf-42d0-a3b3-dde38eb84c93"><span class="figcap"><span class="fig--title-label">Figure 12. </span>SPMP((2+1+1)*1) Structure</span><br /><div class="imagecenter"><img class="image imagecenter" height="221" src="../graphics/lvs_comparison41a.png" width="453" /></div><br /></div>
<p class="p">In <a class="xref fm:Figure" href="#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__ida89b1cef-99f6-4a2e-8722-de18b7a0f961">Figure 13</a>, the following signals are interchangeable:</p>
<ul class="ul"><li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idd66df5ea-8b3c-4300-aff3-8266288ee560"><p class="p">A, B, and C</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idd17a995f-2964-413a-bdb6-50bd6e730d7a"><p class="p">E and F</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id5dc5c273-38a4-4690-964e-ac115f12e95b"><p class="p">G and H</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id30bd8cf6-f615-403a-a0cc-3c36c0fdc74c"><p class="p">I and J</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__ideebcfd26-f28a-4fe6-af82-54d60d14eebb"><p class="p">The pair (G, H) and the pair (I, J)</p>
</li>
<li class="li" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__idf7eaaaf7-e883-42e5-ace2-594c6640fba1"><p class="p">OUT1 and OUT2</p>
</li>
</ul>
<p class="p">In addition, transistor D could be placed
above A, B, and C, and the four transistors labeled G, H, I, and
J could be moved from the bottom to the top of the structure.</p>
<div class="fig fignone" id="idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__ida89b1cef-99f6-4a2e-8722-de18b7a0f961"><span class="figcap"><span class="fig--title-label">Figure 13. </span>SPMN(((3*1)+2)*(2+2)) Structure</span><br /><div class="imagecenter"><img class="image imagecenter" height="264" src="../graphics/lvs_comparison42a.png" width="451" /></div><br /></div>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicGateRecognition_id1a72f415.html" title="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits.">Logic Gate Recognition</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicGateRecognition_id1a72f415.html" title="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits.">Logic Gate Recognition</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Regular CMOS Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_RegularCmosGates_idabf2b5f9.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>