Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 14 22:39:35 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_clock_module_timing_summary_routed.rpt -pb top_clock_module_timing_summary_routed.pb -rpx top_clock_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_clock_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bin/seconds_gear/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.096        0.000                      0                  121        0.190        0.000                      0                  121        4.020        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.096        0.000                      0                  121        0.190        0.000                      0                  121        4.020        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 seg7/anode_timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/anode_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.112ns (24.450%)  route 3.436ns (75.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.621     5.142    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  seg7/anode_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  seg7/anode_timer_reg[2]/Q
                         net (fo=2, routed)           1.007     6.668    seg7/anode_timer[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.792 r  seg7/anode_timer[0]_i_3/O
                         net (fo=2, routed)           0.801     7.593    seg7/anode_timer[0]_i_3_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.146     7.739 r  seg7/anode_timer[16]_i_2/O
                         net (fo=18, routed)          1.008     8.747    seg7/anode_timer[16]_i_2_n_0
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.324     9.071 r  seg7/anode_select[1]_i_1/O
                         net (fo=1, routed)           0.619     9.690    seg7/anode_select[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504    14.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)       -0.284    14.786    seg7/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 seg7/anode_timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/anode_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.142ns (25.845%)  route 3.277ns (74.155%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.621     5.142    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  seg7/anode_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  seg7/anode_timer_reg[2]/Q
                         net (fo=2, routed)           1.007     6.668    seg7/anode_timer[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.792 r  seg7/anode_timer[0]_i_3/O
                         net (fo=2, routed)           0.801     7.593    seg7/anode_timer[0]_i_3_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.146     7.739 r  seg7/anode_timer[16]_i_2/O
                         net (fo=18, routed)          0.993     8.732    seg7/anode_timer[16]_i_2_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.354     9.086 r  seg7/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.475     9.561    seg7/anode_select[0]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504    14.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)       -0.275    14.795    seg7/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.704ns (18.602%)  route 3.081ns (81.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.152    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.773     7.381    bin/seconds_gear/counter_reg[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.264     7.770    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.043     8.937    bin/seconds_gear/clk_out_reg
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    bin/seconds_gear/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.704ns (19.308%)  route 2.942ns (80.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.152    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.773     7.381    bin/seconds_gear/counter_reg[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.264     7.770    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.905     8.798    bin/seconds_gear/clk_out_reg
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    bin/seconds_gear/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.704ns (19.308%)  route 2.942ns (80.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.152    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.773     7.381    bin/seconds_gear/counter_reg[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.264     7.770    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.905     8.798    bin/seconds_gear/clk_out_reg
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    bin/seconds_gear/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.704ns (19.308%)  route 2.942ns (80.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.152    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.773     7.381    bin/seconds_gear/counter_reg[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.264     7.770    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.905     8.798    bin/seconds_gear/clk_out_reg
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    bin/seconds_gear/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.704ns (19.308%)  route 2.942ns (80.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.152    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.773     7.381    bin/seconds_gear/counter_reg[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.264     7.770    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.905     8.798    bin/seconds_gear/clk_out_reg
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    bin/seconds_gear/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 seg7/anode_timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/anode_timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.116ns (27.879%)  route 2.887ns (72.121%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.621     5.142    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  seg7/anode_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  seg7/anode_timer_reg[2]/Q
                         net (fo=2, routed)           1.007     6.668    seg7/anode_timer[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.792 r  seg7/anode_timer[0]_i_3/O
                         net (fo=2, routed)           0.801     7.593    seg7/anode_timer[0]_i_3_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.146     7.739 r  seg7/anode_timer[16]_i_2/O
                         net (fo=18, routed)          1.079     8.817    seg7/anode_timer[16]_i_2_n_0
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.328     9.145 r  seg7/anode_timer[14]_i_1/O
                         net (fo=1, routed)           0.000     9.145    seg7/anode_timer_0[14]
    SLICE_X3Y25          FDCE                                         r  seg7/anode_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502    14.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  seg7/anode_timer_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDCE (Setup_fdce_C_D)        0.031    15.099    seg7/anode_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 seg7/anode_timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/anode_timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.146ns (28.416%)  route 2.887ns (71.584%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.621     5.142    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  seg7/anode_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  seg7/anode_timer_reg[2]/Q
                         net (fo=2, routed)           1.007     6.668    seg7/anode_timer[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.792 r  seg7/anode_timer[0]_i_3/O
                         net (fo=2, routed)           0.801     7.593    seg7/anode_timer[0]_i_3_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.146     7.739 r  seg7/anode_timer[16]_i_2/O
                         net (fo=18, routed)          1.079     8.817    seg7/anode_timer[16]_i_2_n_0
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.358     9.175 r  seg7/anode_timer[16]_i_1/O
                         net (fo=1, routed)           0.000     9.175    seg7/anode_timer_0[16]
    SLICE_X3Y25          FDCE                                         r  seg7/anode_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502    14.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  seg7/anode_timer_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDCE (Setup_fdce_C_D)        0.075    15.143    seg7/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.704ns (20.127%)  route 2.794ns (79.873%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.152    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.773     7.381    bin/seconds_gear/counter_reg[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.264     7.770    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.756     8.650    bin/seconds_gear/clk_out_reg
    SLICE_X0Y17          FDRE                                         r  bin/seconds_gear/counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.511    14.852    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  bin/seconds_gear/counter_reg_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    bin/seconds_gear/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bin/neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.469    bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  bin/neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  bin/neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.054     1.652    bin/neg_U/sig_prev
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.099     1.751 r  bin/neg_U/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.751    bin/neg_U/pulse_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  bin/neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.982    bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  bin/neg_U/pulse_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091     1.560    bin/neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bin/bU/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/neg_U/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.025%)  route 0.165ns (53.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  bin/bU/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/bU/temp3_reg/Q
                         net (fo=2, routed)           0.165     1.774    bin/neg_U/inc_db
    SLICE_X1Y20          FDRE                                         r  bin/neg_U/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.982    bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  bin/neg_U/sig_prev_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.075     1.558    bin/neg_U/sig_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.184ns (49.728%)  route 0.186ns (50.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.465    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=8, routed)           0.186     1.792    bin/hr/v_hours[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.043     1.835 r  bin/hr/hrs_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    bin/hr/hrs_ctr[3]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     1.977    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107     1.572    bin/hr/hrs_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.590     1.473    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=8, routed)           0.168     1.782    bin/seconds_gear/led0_OBUF
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  bin/seconds_gear/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.827    bin/seconds_gear/clk_out_reg_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.859     1.986    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.564    bin/seconds_gear/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bin/bC/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bC/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/bC/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.148     1.614 r  bin/bC/temp2_reg/Q
                         net (fo=1, routed)           0.119     1.733    bin/bC/temp2_reg_n_0
    SLICE_X2Y26          FDRE                                         r  bin/bC/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/bC/temp3_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.000     1.466    bin/bC/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 bin/bU/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bU/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.753%)  route 0.205ns (59.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.469    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  bin/bU/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  bin/bU/temp1_reg/Q
                         net (fo=1, routed)           0.205     1.815    bin/bU/temp1
    SLICE_X3Y21          FDRE                                         r  bin/bU/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  bin/bU/temp2_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.061     1.543    bin/bU/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 bin/modetog/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.110%)  route 0.170ns (44.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    bin/modetog/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/modetog/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  bin/modetog/q_reg/Q
                         net (fo=9, routed)           0.170     1.800    bin/min/min_ctr_reg[2]_1
    SLICE_X1Y27          LUT5 (Prop_lut5_I1_O)        0.045     1.845 r  bin/min/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    bin/min/min_ctr[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     1.573    bin/min/min_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/min/min_ctr_reg[2]/Q
                         net (fo=10, routed)          0.181     1.790    bin/min/v_minutes[2]
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  bin/min/min_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    bin/min/min_ctr[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     1.560    bin/min/min_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bin/min/min_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/min/min_ctr_reg[5]/Q
                         net (fo=8, routed)           0.180     1.790    bin/min/v_minutes[5]
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  bin/min/min_ctr[5]_i_3/O
                         net (fo=1, routed)           0.000     1.835    bin/min/min_ctr[5]_i_3_n_0
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091     1.559    bin/min/min_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bin/min/min_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  bin/min/min_ctr_reg[0]/Q
                         net (fo=9, routed)           0.182     1.790    bin/min/Q[0]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  bin/min/min_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    bin/min/min_ctr[4]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092     1.558    bin/min/min_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y24    bin/bC/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y26    bin/bC/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y26    bin/bC/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y23    bin/bD/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    bin/bD/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    bin/bD/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y21    bin/bReset/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y20    bin/bU/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y21    bin/bU/temp2_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y23    bin/bD/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y23    bin/bD/temp1_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    bin/bC/temp3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y23    bin/bD/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y23    bin/bD/temp1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.580ns (38.591%)  route 0.923ns (61.409%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.923     1.379    bin/sec/sec_ctr_reg[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.124     1.503 r  bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.503    bin/sec/sec_ctr[5]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.580ns (38.596%)  route 0.923ns (61.404%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=7, routed)           0.923     1.379    bin/sec/sec_ctr_reg[5]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.124     1.503 r  bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.503    bin/sec/p_0_in__0[0]
    SLICE_X0Y21          FDCE                                         r  bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.496ns  (logic 0.580ns (38.783%)  route 0.916ns (61.217%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=7, routed)           0.916     1.372    bin/sec/sec_ctr_reg[5]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.496    bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.492ns  (logic 0.580ns (38.867%)  route 0.912ns (61.133%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[1]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[1]/Q
                         net (fo=6, routed)           0.912     1.368    bin/sec/sec_ctr_reg[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.492 r  bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.492    bin/sec/p_0_in__0[3]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.490ns  (logic 0.580ns (38.919%)  route 0.910ns (61.081%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[1]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[1]/Q
                         net (fo=6, routed)           0.910     1.366    bin/sec/sec_ctr_reg[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.490    bin/sec/p_0_in__0[2]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.325ns  (logic 0.580ns (43.777%)  route 0.745ns (56.223%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=7, routed)           0.745     1.201    bin/sec/sec_ctr_reg[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124     1.325 r  bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.325    bin/sec/p_0_in__0[1]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=7, routed)           0.086     0.227    bin/sec/sec_ctr_reg[5]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.272    bin/sec/p_0_in__0[3]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=7, routed)           0.087     0.228    bin/sec/sec_ctr_reg[5]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    bin/sec/p_0_in__0[2]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[1]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[1]/Q
                         net (fo=6, routed)           0.102     0.243    bin/sec/sec_ctr_reg[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.288 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.288    bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.646%)  route 0.106ns (36.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[4]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[4]/Q
                         net (fo=7, routed)           0.106     0.247    bin/sec/sec_ctr_reg[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.292 r  bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    bin/sec/p_0_in__0[1]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.073%)  route 0.114ns (37.927%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=7, routed)           0.114     0.255    bin/sec/sec_ctr_reg[3]
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.300 r  bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    bin/sec/sec_ctr[5]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=7, routed)           0.166     0.307    bin/sec/sec_ctr_reg[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.352 r  bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    bin/sec/p_0_in__0[0]
    SLICE_X0Y21          FDCE                                         r  bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.432ns  (logic 4.703ns (41.137%)  route 6.729ns (58.863%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.139    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  bin/hr/hrs_ctr_reg[5]/Q
                         net (fo=7, routed)           1.010     6.569    bin/hr/v_hours[5]
    SLICE_X0Y25          LUT5 (Prop_lut5_I4_O)        0.297     6.866 r  bin/hr/seg_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.887     7.752    bin/hr/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.124     7.876 f  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=5, routed)           0.972     8.848    bin/hr/hrs_ctr_reg[1]_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.150     8.998 r  bin/hr/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.860    12.858    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    16.571 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.571    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.056ns  (logic 4.468ns (40.415%)  route 6.588ns (59.585%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.139    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  bin/hr/hrs_ctr_reg[5]/Q
                         net (fo=7, routed)           1.010     6.569    bin/hr/v_hours[5]
    SLICE_X0Y25          LUT5 (Prop_lut5_I4_O)        0.297     6.866 r  bin/hr/seg_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.887     7.752    bin/hr/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.124     7.876 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=5, routed)           0.970     8.846    bin/min/seg[6]_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.124     8.970 r  bin/min/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.721    12.691    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.196 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.196    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.020ns  (logic 4.500ns (40.829%)  route 6.521ns (59.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.139    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  bin/hr/hrs_ctr_reg[5]/Q
                         net (fo=7, routed)           1.010     6.569    bin/hr/v_hours[5]
    SLICE_X0Y25          LUT5 (Prop_lut5_I4_O)        0.297     6.866 r  bin/hr/seg_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.887     7.752    bin/hr/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.124     7.876 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=5, routed)           0.972     8.848    bin/hr/hrs_ctr_reg[1]_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     8.972 r  bin/hr/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.652    12.624    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.160 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.160    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 4.729ns (43.075%)  route 6.250ns (56.925%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.139    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  bin/hr/hrs_ctr_reg[5]/Q
                         net (fo=7, routed)           1.010     6.569    bin/hr/v_hours[5]
    SLICE_X0Y25          LUT5 (Prop_lut5_I4_O)        0.297     6.866 r  bin/hr/seg_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.887     7.752    bin/hr/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.124     7.876 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=5, routed)           0.970     8.846    bin/min/seg[6]_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.150     8.996 r  bin/min/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.383    12.379    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.119 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.119    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 4.728ns (43.890%)  route 6.045ns (56.110%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=10, routed)          0.856     6.416    bin/min/v_minutes[3]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.329     6.745 r  bin/min/seg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.688     7.434    bin/min/min_ctr_reg[5]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.327     7.761 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.016     8.777    bin/hr/seg[0]_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.901 r  bin/hr/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.484    12.385    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.914 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.914    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 4.719ns (44.032%)  route 5.998ns (55.968%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=10, routed)          0.856     6.416    bin/min/v_minutes[3]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.329     6.745 r  bin/min/seg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.688     7.434    bin/min/min_ctr_reg[5]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.327     7.761 f  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.600     8.361    bin/hr/seg[0]_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.124     8.485 r  bin/hr/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.854    12.338    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.858 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.858    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 4.734ns (45.220%)  route 5.735ns (54.780%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=10, routed)          0.856     6.416    bin/min/v_minutes[3]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.329     6.745 r  bin/min/seg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.688     7.434    bin/min/min_ctr_reg[5]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.327     7.761 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.809     8.570    bin/hr/seg[0]_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.124     8.694 r  bin/hr/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.382    12.075    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.610 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.610    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.309ns (49.994%)  route 4.310ns (50.006%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  seg7/anode_select_reg[1]/Q
                         net (fo=10, routed)          0.702     6.300    seg7/anode_select[1]
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.152     6.452 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.608    10.059    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    13.761 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.761    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 4.083ns (48.121%)  route 4.402ns (51.879%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  seg7/anode_select_reg[0]/Q
                         net (fo=11, routed)          1.291     6.889    seg7/anode_select[0]
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124     7.013 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.110    10.123    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.626 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.626    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 4.103ns (48.820%)  route 4.301ns (51.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seg7/anode_select_reg[1]/Q
                         net (fo=10, routed)          0.702     6.300    seg7/anode_select[1]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.424 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.599    10.023    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.546 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.546    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.148ns (44.756%)  route 0.183ns (55.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.183     1.799    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.148ns (44.756%)  route 0.183ns (55.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.183     1.799    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.148ns (44.756%)  route 0.183ns (55.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.183     1.799    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.148ns (44.175%)  route 0.187ns (55.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.187     1.803    bin/sec/AR[0]
    SLICE_X0Y21          FDCE                                         f  bin/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.148ns (44.175%)  route 0.187ns (55.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.187     1.803    bin/sec/AR[0]
    SLICE_X0Y21          FDCE                                         f  bin/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.148ns (44.175%)  route 0.187ns (55.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.187     1.803    bin/sec/AR[0]
    SLICE_X0Y21          FDCE                                         f  bin/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.347ns (70.839%)  route 0.554ns (29.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.590     1.473    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=8, routed)           0.554     2.169    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.374 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/modetog/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.395ns (71.468%)  route 0.557ns (28.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    bin/modetog/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/modetog/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  bin/modetog/q_reg/Q
                         net (fo=9, routed)           0.557     2.187    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.417 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.390ns (49.737%)  route 1.405ns (50.263%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  seg7/anode_select_reg[1]/Q
                         net (fo=10, routed)          0.341     1.949    seg7/anode_select[1]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.063     3.057    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.261 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.261    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.397ns (48.897%)  route 1.460ns (51.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seg7/anode_select_reg[0]/Q
                         net (fo=11, routed)          0.206     1.813    seg7/anode_select[0]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.255     3.113    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.324 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.324    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.720%)  route 3.168ns (79.280%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.741     1.197    bin/sec/sec_ctr_reg[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.321 r  bin/sec/min_ctr[5]_i_9/O
                         net (fo=1, routed)           0.806     2.127    bin/sec/min_ctr[5]_i_9_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     2.251 f  bin/sec/min_ctr[5]_i_6/O
                         net (fo=1, routed)           0.808     3.060    bin/min/min_ctr_reg[0]_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  bin/min/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.813     3.996    bin/min/min_ctr[5]_i_2_n_0
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     4.846    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[1]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.720%)  route 3.168ns (79.280%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.741     1.197    bin/sec/sec_ctr_reg[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.321 r  bin/sec/min_ctr[5]_i_9/O
                         net (fo=1, routed)           0.806     2.127    bin/sec/min_ctr[5]_i_9_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     2.251 f  bin/sec/min_ctr[5]_i_6/O
                         net (fo=1, routed)           0.808     3.060    bin/min/min_ctr_reg[0]_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  bin/min/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.813     3.996    bin/min/min_ctr[5]_i_2_n_0
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     4.846    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[2]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.720%)  route 3.168ns (79.280%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.741     1.197    bin/sec/sec_ctr_reg[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.321 r  bin/sec/min_ctr[5]_i_9/O
                         net (fo=1, routed)           0.806     2.127    bin/sec/min_ctr[5]_i_9_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     2.251 f  bin/sec/min_ctr[5]_i_6/O
                         net (fo=1, routed)           0.808     3.060    bin/min/min_ctr_reg[0]_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  bin/min/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.813     3.996    bin/min/min_ctr[5]_i_2_n_0
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     4.846    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/min/min_ctr_reg[5]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.477%)  route 3.027ns (78.523%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.741     1.197    bin/sec/sec_ctr_reg[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.321 r  bin/sec/min_ctr[5]_i_9/O
                         net (fo=1, routed)           0.806     2.127    bin/sec/min_ctr[5]_i_9_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     2.251 f  bin/sec/min_ctr[5]_i_6/O
                         net (fo=1, routed)           0.808     3.060    bin/min/min_ctr_reg[0]_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  bin/min/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.672     3.855    bin/min/min_ctr[5]_i_2_n_0
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.845    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[0]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.477%)  route 3.027ns (78.523%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.741     1.197    bin/sec/sec_ctr_reg[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.321 r  bin/sec/min_ctr[5]_i_9/O
                         net (fo=1, routed)           0.806     2.127    bin/sec/min_ctr[5]_i_9_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     2.251 f  bin/sec/min_ctr[5]_i_6/O
                         net (fo=1, routed)           0.808     3.060    bin/min/min_ctr_reg[0]_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  bin/min/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.672     3.855    bin/min/min_ctr[5]_i_2_n_0
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.845    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[3]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.477%)  route 3.027ns (78.523%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.741     1.197    bin/sec/sec_ctr_reg[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.321 r  bin/sec/min_ctr[5]_i_9/O
                         net (fo=1, routed)           0.806     2.127    bin/sec/min_ctr[5]_i_9_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     2.251 f  bin/sec/min_ctr[5]_i_6/O
                         net (fo=1, routed)           0.808     3.060    bin/min/min_ctr_reg[0]_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  bin/min/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.672     3.855    bin/min/min_ctr[5]_i_2_n_0
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.845    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  bin/min/min_ctr_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_select_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 1.453ns (42.856%)  route 1.937ns (57.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.937     3.390    seg7/AR[0]
    SLICE_X3Y26          FDCE                                         f  seg7/anode_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_select_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 1.453ns (42.856%)  route 1.937ns (57.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.937     3.390    seg7/AR[0]
    SLICE_X3Y26          FDCE                                         f  seg7/anode_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 1.453ns (44.680%)  route 1.799ns (55.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.799     3.252    seg7/AR[0]
    SLICE_X2Y25          FDCE                                         f  seg7/anode_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502     4.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  seg7/anode_timer_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 1.453ns (44.680%)  route 1.799ns (55.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.799     3.252    seg7/AR[0]
    SLICE_X3Y25          FDCE                                         f  seg7/anode_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502     4.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  seg7/anode_timer_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/bU/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.222ns (37.071%)  route 0.377ns (62.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.598    bin/bU/btnU_IBUF
    SLICE_X0Y20          FDRE                                         r  bin/bU/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.982    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  bin/bU/temp1_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bin/bC/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.210ns (31.558%)  route 0.454ns (68.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.454     0.664    bin/bC/btnC_IBUF
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     1.977    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bin/bReset/temp2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.221ns (31.726%)  route 0.476ns (68.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.476     0.696    bin/bReset/AR[0]
    SLICE_X2Y21          SRL16E                                       r  bin/bReset/temp2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y21          SRL16E                                       r  bin/bReset/temp2_reg_srl2/CLK

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            bin/bD/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.221ns (26.601%)  route 0.609ns (73.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.609     0.829    bin/bD/btnD_IBUF
    SLICE_X3Y23          FDRE                                         r  bin/bD/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  bin/bD/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.750%)  route 0.672ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.672     0.893    seg7/AR[0]
    SLICE_X2Y23          FDCE                                         f  seg7/anode_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  seg7/anode_timer_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.750%)  route 0.672ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.672     0.893    seg7/AR[0]
    SLICE_X2Y23          FDCE                                         f  seg7/anode_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  seg7/anode_timer_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.750%)  route 0.672ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.672     0.893    seg7/AR[0]
    SLICE_X2Y23          FDCE                                         f  seg7/anode_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  seg7/anode_timer_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.750%)  route 0.672ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.672     0.893    seg7/AR[0]
    SLICE_X2Y23          FDCE                                         f  seg7/anode_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  seg7/anode_timer_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.750%)  route 0.672ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.672     0.893    seg7/AR[0]
    SLICE_X2Y23          FDCE                                         f  seg7/anode_timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  seg7/anode_timer_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.221ns (24.750%)  route 0.672ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.672     0.893    seg7/AR[0]
    SLICE_X2Y23          FDCE                                         f  seg7/anode_timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  seg7/anode_timer_reg[9]/C





