<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="csi_to_axis_0_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="csi2_d_phy_rx_0_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb2dvi_0_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXIS_Data_RAM_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/AXIS_Data_RAM_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RAM_Line_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/RAM_Line_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_1_synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/clk_wiz_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="csi_to_axis_0_synth_1"/>
		<Parent Id="csi2_d_phy_rx_0_synth_1"/>
		<Parent Id="rgb2dvi_0_synth_1"/>
		<Parent Id="AXIS_Data_RAM_synth_1"/>
		<Parent Id="RAM_Line_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="clk_wiz_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="csi_to_axis_0_synth_1"/>
		<Parent Id="csi2_d_phy_rx_0_synth_1"/>
		<Parent Id="rgb2dvi_0_synth_1"/>
		<Parent Id="AXIS_Data_RAM_synth_1"/>
		<Parent Id="RAM_Line_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="clk_wiz_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

