
---------- Begin Simulation Statistics ----------
final_tick                               1643620203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702968                       # Number of bytes of host memory used
host_op_rate                                    61588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25498.68                       # Real time elapsed on the host
host_tick_rate                               64459039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566218185                       # Number of instructions simulated
sim_ops                                    1570421952                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.643620                       # Number of seconds simulated
sim_ticks                                1643620203500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.259951                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              191183112                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221636008                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18283172                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        289570167                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27588417                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28237213                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          648796                       # Number of indirect misses.
system.cpu0.branchPred.lookups              372210107                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276697                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100286                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11010485                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343026482                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58024937                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121171209                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408186962                       # Number of instructions committed
system.cpu0.commit.committedOps            1410290548                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2473339080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.456984                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1864211300     75.37%     75.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    347767876     14.06%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83900339      3.39%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     73597722      2.98%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     29333943      1.19%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8936138      0.36%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5254905      0.21%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2311920      0.09%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58024937      2.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2473339080                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098457                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363648763                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705685                       # Number of loads committed
system.cpu0.commit.membars                    4203754                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203760      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798540939     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621999      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805963     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165445129     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410290548                       # Class of committed instruction
system.cpu0.commit.refs                     591251120                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408186962                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410290548                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.326931                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.326931                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            553529648                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7285514                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188915865                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1553830144                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               855558402                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1063888399                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11024124                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16232459                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12897332                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  372210107                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                279109128                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1610882245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6995789                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1582057421                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          648                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               36593824                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113591                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         867717771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         218771529                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.482813                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2496897905                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876270                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1356266647     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               851071203     34.09%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               180511498      7.23%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83231783      3.33%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12148586      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10340303      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1222215      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102409      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3261      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2496897905                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      779855321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11138162                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               357209559                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.461535                       # Inst execution rate
system.cpu0.iew.exec_refs                   655569767                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 184378339                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              404680866                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            471292123                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106342                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5696298                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           186263665                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1531405686                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            471191428                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9419058                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1512337079                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1452469                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             21568622                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11024124                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             25791466                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       589686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        43638645                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33051                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13816                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7791164                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47586438                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18718224                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13816                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       539023                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10599139                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                683283038                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1499224726                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833946                       # average fanout of values written-back
system.cpu0.iew.wb_producers                569821247                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.457534                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1499344794                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1864842069                       # number of integer regfile reads
system.cpu0.int_regfile_writes              969937315                       # number of integer regfile writes
system.cpu0.ipc                              0.429751                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.429751                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205727      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            844120832     55.47%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624266      0.83%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673548      0.24%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           474709854     31.19%     88.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          182421862     11.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1521756139                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7663974                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005036                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1618299     21.12%     21.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4176      0.05%     21.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 929875     12.13%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4494868     58.65%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               616752      8.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1525214332                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5548418700                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1499224676                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1652534229                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1525095243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1521756139                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310443                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121115101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           344649                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           655                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30473711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2496897905                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.872102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1428049357     57.19%     57.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          736197650     29.48%     86.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          260936359     10.45%     97.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43250115      1.73%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16666974      0.67%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5477102      0.22%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4703570      0.19%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1273624      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             343154      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2496897905                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.464410                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29516919                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8827659                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           471292123                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          186263665                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3276753226                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10935893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              448765537                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911014297                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16181292                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               870811581                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              54446400                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54502                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1908893975                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1548281999                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1009183766                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1060162169                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34502787                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11024124                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            105956117                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                98169439                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1908893931                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        178377                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5962                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50281067                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5961                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3946751785                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3086531012                       # The number of ROB writes
system.cpu0.timesIdled                       27066616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.954401                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24881786                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30735557                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2855795                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33105925                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2174609                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2188567                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13958                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41994661                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148474                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100008                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1934504                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34317189                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6303468                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18403564                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158031223                       # Number of instructions committed
system.cpu1.commit.committedOps             160131404                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    561138327                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.285369                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.087478                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    496465923     88.47%     88.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32634033      5.82%     94.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12896081      2.30%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5932806      1.06%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3084697      0.55%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2292099      0.41%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1024776      0.18%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       504444      0.09%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6303468      1.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    561138327                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3696950                       # Number of function calls committed.
system.cpu1.commit.int_insts                152824497                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38892472                       # Number of loads committed
system.cpu1.commit.membars                    4200131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200131      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98356128     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40992480     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15790319      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160131404                       # Class of committed instruction
system.cpu1.commit.refs                      56782811                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158031223                       # Number of Instructions Simulated
system.cpu1.committedOps                    160131404                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.611495                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.611495                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            422021752                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               938178                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23429513                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             185811834                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42467462                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92895923                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1935825                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2325750                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5575849                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41994661                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33227803                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    517123113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               781976                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     192546143                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5714236                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073581                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44916560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27056395                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.337369                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         564896811                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.344571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.768851                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               436277064     77.23%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86816314     15.37%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26264539      4.65%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10396269      1.84%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2295985      0.41%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2151502      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694691      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     237      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           564896811                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5832218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2009234                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37156805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.303477                       # Inst execution rate
system.cpu1.iew.exec_refs                    61535658                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18562505                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              344277711                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43786202                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1767438                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19115498                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178488490                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42973153                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1628871                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            173203094                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1068848                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9935203                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1935825                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13864041                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       101853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1514284                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29438                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1799                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4020                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4893730                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1225159                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1799                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       410111                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1599123                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 94277869                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171880189                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821206                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77421505                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.301159                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171955051                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218732930                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116038867                       # number of integer regfile writes
system.cpu1.ipc                              0.276894                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.276894                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200233      2.40%      2.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107546774     61.51%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265408      0.15%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527070      0.30%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45743166     26.16%     90.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16549302      9.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             174831965                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4168090                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023841                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 697574     16.74%     16.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3718      0.09%     16.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 432788     10.38%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2460435     59.03%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               573571     13.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             174799806                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         918975652                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171880177                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        196847084                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 172187519                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                174831965                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300971                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18357085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           246849                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           279                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7809509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    564896811                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.309494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786922                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          454295436     80.42%     80.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73860064     13.07%     93.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22854428      4.05%     97.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5663854      1.00%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5518838      0.98%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1005812      0.18%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             911639      0.16%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             596683      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             190057      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      564896811                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.306331                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15019183                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2871771                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43786202                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19115498                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       570729029                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2716497499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              375095265                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107574642                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15477265                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46293576                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6018520                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                55729                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            232178133                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             183242711                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          123948444                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 93486860                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              25771773                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1935825                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48066462                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16373802                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       232178121                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18823                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               636                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30604074                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           637                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   733369541                       # The number of ROB reads
system.cpu1.rob.rob_writes                  360865519                       # The number of ROB writes
system.cpu1.timesIdled                         518633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         26268880                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7033                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            26416208                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1146460                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29232509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      58327135                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2793538                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       232134                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     74455726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17257945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    148910946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17490079                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25236576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5365998                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23728515                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3994887                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3994884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      25236581                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           509                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     87558595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               87558595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2214237312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2214237312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29232622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29232622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29232622                       # Request fanout histogram
system.membus.respLayer1.occupancy       152521259053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87418106024                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    683493812.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   795419574.586445                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1802034500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1638152253000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5467950500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    245390225                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       245390225                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    245390225                       # number of overall hits
system.cpu0.icache.overall_hits::total      245390225                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     33718902                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      33718902                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     33718902                       # number of overall misses
system.cpu0.icache.overall_misses::total     33718902                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 905415021998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 905415021998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 905415021998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 905415021998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    279109127                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    279109127                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    279109127                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    279109127                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120809                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120809                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120809                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120809                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26851.853658                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26851.853658                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26851.853658                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26851.853658                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3150                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29228383                       # number of writebacks
system.cpu0.icache.writebacks::total         29228383                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4490485                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4490485                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4490485                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4490485                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29228417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29228417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29228417                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29228417                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 713144520999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 713144520999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 713144520999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 713144520999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104720                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104720                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104720                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104720                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24399.012817                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24399.012817                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24399.012817                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24399.012817                       # average overall mshr miss latency
system.cpu0.icache.replacements              29228383                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    245390225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      245390225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     33718902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     33718902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 905415021998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 905415021998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    279109127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    279109127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26851.853658                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26851.853658                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4490485                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4490485                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29228417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29228417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 713144520999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 713144520999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104720                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104720                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24399.012817                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24399.012817                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274618427                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29228383                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.395608                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        587446669                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       587446669                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    502799625                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       502799625                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    502799625                       # number of overall hits
system.cpu0.dcache.overall_hits::total      502799625                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     80741542                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      80741542                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     80741542                       # number of overall misses
system.cpu0.dcache.overall_misses::total     80741542                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2406793653249                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2406793653249                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2406793653249                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2406793653249                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    583541167                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    583541167                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    583541167                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    583541167                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138365                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138365                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138365                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138365                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29808.616403                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29808.616403                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29808.616403                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29808.616403                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21974470                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       105890                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           973797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1280                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.565761                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.726562                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41147548                       # number of writebacks
system.cpu0.dcache.writebacks::total         41147548                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     40509119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     40509119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     40509119                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     40509119                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     40232423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     40232423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     40232423                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     40232423                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 941087318610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 941087318610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 941087318610                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 941087318610                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068945                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23391.266258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23391.266258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23391.266258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23391.266258                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41147548                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    371919848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      371919848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46180052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46180052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1351505351500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1351505351500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418099900                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418099900                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110452                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110452                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29265.998910                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29265.998910                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17259498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17259498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28920554                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28920554                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 659066266500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 659066266500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22788.853440                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22788.853440                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    130879777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     130879777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     34561490                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     34561490                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1055288301749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1055288301749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165441267                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165441267                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.208905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.208905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30533.646025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30533.646025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23249621                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23249621                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     11311869                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     11311869                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 282021052110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 282021052110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24931.428406                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24931.428406                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12203500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12203500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.453718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.453718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6802.396878                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6802.396878                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004552                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004552                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        42500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3711                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3711                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       753000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       753000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042323                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042323                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4591.463415                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4591.463415                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       589000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       589000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042323                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042323                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3591.463415                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3591.463415                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184310                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184310                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915976                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915976                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  94137271500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  94137271500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100286                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100286                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436120                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436120                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102772.639785                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102772.639785                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915976                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915976                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  93221295500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  93221295500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436120                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436120                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101772.639785                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101772.639785                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999613                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          545138553                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41148107                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.248205                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999613                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1212446703                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1212446703                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24511941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            34679113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              635496                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              845444                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60671994                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24511941                       # number of overall hits
system.l2.overall_hits::.cpu0.data           34679113                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             635496                       # number of overall hits
system.l2.overall_hits::.cpu1.data             845444                       # number of overall hits
system.l2.overall_hits::total                60671994                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4716474                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6467528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2585616                       # number of demand (read+write) misses
system.l2.demand_misses::total               13781334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4716474                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6467528                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11716                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2585616                       # number of overall misses
system.l2.overall_misses::total              13781334                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 406725427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 589727905000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1049309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 267259362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1264762004000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 406725427500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 589727905000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1049309500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 267259362000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1264762004000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29228415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41146641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          647212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3431060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             74453328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29228415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41146641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         647212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3431060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            74453328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.161366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.157182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.018102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.753591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185100                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.161366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.157182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.018102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.753591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185100                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86235.061934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91182.891671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89562.094572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103363.903225                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91773.554287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86235.061934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91182.891671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89562.094572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103363.903225                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91773.554287                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14959033                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5365998                       # number of writebacks
system.l2.writebacks::total                   5365998                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         647809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         400990                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1048994                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        647809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        400990                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1048994                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4716343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5819719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2184626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12732340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4716343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5819719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2184626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19708179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32440519                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 359553475000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 485475218500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    929948500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 214305851001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1060264493001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 359553475000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 485475218500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    929948500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 214305851001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1323306701992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2383571194993                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.161362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.141438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.018003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.636720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.161362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.141438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.018003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.636720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.435716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76235.650164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83419.013616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79810.204257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98097.272028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83273.341193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76235.650164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83419.013616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79810.204257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98097.272028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67145.051909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73475.125197                       # average overall mshr miss latency
system.l2.replacements                       43242105                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14619521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14619521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14619521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14619521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     58980960                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         58980960                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     58980960                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     58980960                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19708179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19708179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1323306701992                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1323306701992                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67145.051909                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67145.051909                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       394500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       455500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.865979                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867257                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4696.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4647.959184                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1707000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       282500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1989500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.865979                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.867257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20321.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20178.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20301.020408                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9323233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           291303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9614536                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2903712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1603439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4507151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 253942706500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 170977174000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424919880500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     12226945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1894742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14121687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.237485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.846257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87454.508746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106631.542578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94276.823763                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       377938                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       230856                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           608794                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2525774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1372583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3898357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 200028804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 138941358001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 338970162001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.206574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.724417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79195.052289                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101226.197615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86952.057495                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24511941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        635496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           25147437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4716474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4728190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 406725427500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1049309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 407774737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29228415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       647212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29875627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.161366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.018102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86235.061934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89562.094572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86243.306001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          131                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           195                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4716343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4727995                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 359553475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    929948500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 360483423500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.161362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.018003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76235.650164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79810.204257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76244.459544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25355880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       554141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25910021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3563816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       982177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4545993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 335785198500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  96282188000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 432067386500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28919696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1536318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30456014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.123231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.639306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.149264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94220.688863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98029.365379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95043.566169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       269871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       170134                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       440005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3293945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       812043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4105988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 285446414500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  75364493000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 360810907500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.113900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.528564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.134817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86657.917634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92808.500289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87874.320992                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          124                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           86                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               210                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          532                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          399                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             931                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17708500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11701500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29410000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          656                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          485                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.810976                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.822680                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.815951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33286.654135                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29327.067669                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31589.688507                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          255                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          181                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          436                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          277                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          218                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          495                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5602486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4299000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9901486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.422256                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.449485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.433830                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20225.581227                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19720.183486                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20003.002020                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                   163504016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  43242737                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.781075                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.662389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.852584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.344161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.076266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.248239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.816321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.434630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1227683385                       # Number of tag accesses
system.l2.tags.data_accesses               1227683385                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     301846016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     375772096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        745728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     142895168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1049554560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1870813568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    301846016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       745728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     302591744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    343423872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       343423872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4716344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5871439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2232737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16399290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29231462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5365998                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5365998                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        183647059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        228624651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           453711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86939287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    638562703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138227410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    183647059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       453711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        184100769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208943569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208943569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208943569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       183647059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       228624651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          453711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86939287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    638562703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1347170980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4660252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4716345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5125219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2204580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16363450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005641071750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285131                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285131                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            53929130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4390751                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29231465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5365998                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29231465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5365998                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 810219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                705746                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            925216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            920826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            926461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            988111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4242982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8288874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1073765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            966529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            969584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            962323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           971793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1332635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1199020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1171823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           921228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2560076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            277052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            280108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            284155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            293131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           289129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           330016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           390867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           276235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 810836775592                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               142106230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1343735138092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28529.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47279.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20738255                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2557521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29231465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5365998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9412333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5994897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6427755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2282970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1708157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1302099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  468031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  340846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  242505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   94956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  60283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 206225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 259447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 290038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 302446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 304533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 309974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 317701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 314874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 310658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 303113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 295632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 293890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 299513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9785693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.357878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.995985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.969067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3508658     35.85%     35.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4337045     44.32%     80.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       649341      6.64%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       443910      4.54%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       134758      1.38%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54092      0.55%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       195892      2.00%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        82827      0.85%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       379170      3.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9785693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.677822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.918126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    442.154885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       285126    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285131                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243470     85.39%     85.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3305      1.16%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25765      9.04%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8554      3.00%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3020      1.06%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              673      0.24%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              241      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               85      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285131                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1818959744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51854016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               298254848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1870813760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            343423872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1106.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1643620200500                       # Total gap between requests
system.mem_ctrls.avgGap                      47506.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    301846080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    328014016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       745728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    141093120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1047260800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    298254848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 183647097.642895340919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 199568011.698512792587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 453710.655546830501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85842897.099676594138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 637167149.545810461044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181462145.187119543552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4716345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5871439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2232737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16399292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5365998                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 164891426898                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 250322882095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    438739538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 122162940362                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 805919149199                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 39682088125767                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34961.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42633.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37653.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54714.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49143.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7395099.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22898365560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12170750955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         72031761480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12658807980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     129745586880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     710554961070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32788085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       992848319685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.061886                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78314053109                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  54883920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1510422230391                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          46971546720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24965953980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        130895934960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11667603060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     129745586880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     727257968040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18722395680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1090226989320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        663.308340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39734654394                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  54883920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1549001629106                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17409056346.153847                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   83526117219.079498                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     94.87%     94.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 656868883000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   285713808500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1357906395000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32568028                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32568028                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32568028                       # number of overall hits
system.cpu1.icache.overall_hits::total       32568028                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       659775                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        659775                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       659775                       # number of overall misses
system.cpu1.icache.overall_misses::total       659775                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10166870499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10166870499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10166870499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10166870499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33227803                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33227803                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33227803                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33227803                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019856                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019856                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019856                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019856                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15409.602514                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15409.602514                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15409.602514                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15409.602514                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       647180                       # number of writebacks
system.cpu1.icache.writebacks::total           647180                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12563                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12563                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12563                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12563                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       647212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       647212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       647212                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       647212                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9383637499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9383637499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9383637499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9383637499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019478                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019478                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019478                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019478                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14498.553023                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14498.553023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14498.553023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14498.553023                       # average overall mshr miss latency
system.cpu1.icache.replacements                647180                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32568028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32568028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       659775                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       659775                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10166870499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10166870499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33227803                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33227803                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019856                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019856                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15409.602514                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15409.602514                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12563                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12563                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       647212                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       647212                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9383637499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9383637499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019478                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019478                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14498.553023                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14498.553023                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981878                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32512550                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           647180                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.237260                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349347000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981878                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999434                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999434                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67102818                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67102818                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44675075                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44675075                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44675075                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44675075                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12233656                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12233656                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12233656                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12233656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1034856298777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1034856298777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1034856298777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1034856298777                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56908731                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56908731                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56908731                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56908731                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214970                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214970                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214970                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214970                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84590.926766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84590.926766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84590.926766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84590.926766                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6935804                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       120644                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           119444                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1293                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.067412                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.305491                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3431212                       # number of writebacks
system.cpu1.dcache.writebacks::total          3431212                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9578969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9578969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9578969                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9578969                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2654687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2654687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2654687                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2654687                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 206444597222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 206444597222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 206444597222                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 206444597222                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046648                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046648                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046648                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046648                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77766.078344                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77766.078344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77766.078344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77766.078344                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3431212                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34210575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34210575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6908278                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6908278                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 506011472500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 506011472500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41118853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41118853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73247.120701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73247.120701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5371652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5371652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1536626                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1536626                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 105420653000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 105420653000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68605.277406                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68605.277406                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     10464500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10464500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5325378                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5325378                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 528844826277                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 528844826277                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15789878                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15789878                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.337265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.337265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99306.533034                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99306.533034                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4207317                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4207317                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1118061                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1118061                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 101023944222                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 101023944222                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90356.379681                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90356.379681                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6510000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6510000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.304440                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.304440                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45208.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45208.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002114                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002114                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238411                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238411                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5407.407407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5407.407407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       477000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       477000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.238411                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.238411                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4416.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4416.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322392                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322392                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777616                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777616                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77978528500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77978528500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370292                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370292                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100278.966096                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100278.966096                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777616                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777616                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77200912500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77200912500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370292                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370292                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99278.966096                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99278.966096                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.913252                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49429334                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3432161                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.401811                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349358500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.913252                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121451522                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121451522                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1643620203500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60332366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19985519                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59834802                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37876107                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28478803                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            661                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14122452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14122450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29875629                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30456739                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1141                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     87685213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123443526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1941604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10295192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             223365535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3741234944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5266827968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     82841088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    439185472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9530089472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        71722940                       # Total snoops (count)
system.tol2bus.snoopTraffic                 343519488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        146177531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140357                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351899                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              125892607     86.12%     86.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20052790     13.72%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 232134      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          146177531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       148909796998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61728224433                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44142089361                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5152179798                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         972173778                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1852636375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1052911                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708928                       # Number of bytes of host memory used
host_op_rate                                  1055866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1547.64                       # Real time elapsed on the host
host_tick_rate                              135054583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1629529221                       # Number of instructions simulated
sim_ops                                    1634102856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209016                       # Number of seconds simulated
sim_ticks                                209016172000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            81.652914                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5071607                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6211177                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           807508                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7731547                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            388537                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         455297                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           66760                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9587526                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        28784                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        106143                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           567811                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6256174                       # Number of branches committed
system.cpu0.commit.bw_lim_events               660366                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         713282                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8259257                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26992847                       # Number of instructions committed
system.cpu0.commit.committedOps              27254459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    117375544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.232199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.885010                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    103707431     88.36%     88.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8620810      7.34%     95.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1746518      1.49%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1696080      1.45%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       391155      0.33%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       219792      0.19%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       227879      0.19%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       105513      0.09%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       660366      0.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    117375544                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1399                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              813251                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26417704                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5448118                       # Number of loads committed
system.cpu0.commit.membars                     427052                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       427343      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16460287     60.39%     61.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         180957      0.66%     62.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75892      0.28%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           583      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            97      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          131      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5554013     20.38%     83.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4554568     16.71%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          248      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          130      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27254459                       # Class of committed instruction
system.cpu0.commit.refs                      10108959                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26992847                       # Number of Instructions Simulated
system.cpu0.committedOps                     27254459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.244363                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.244363                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             67290566                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               241796                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4507413                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37693365                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30614514                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 19840686                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                587721                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               518855                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               581667                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9587526                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4486905                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     80952064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               291550                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          850                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43394424                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2278                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1655504                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043082                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37131750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5460144                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.194997                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         118915154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.370476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.857427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                90271777     75.91%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21076524     17.72%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3370809      2.83%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2013916      1.69%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1514608      1.27%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  327069      0.28%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95741      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   30537      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  214173      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           118915154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1231                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     898                       # number of floating regfile writes
system.cpu0.idleCycles                      103623683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              618680                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7036239                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.148274                       # Inst execution rate
system.cpu0.iew.exec_refs                    12993490                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4936498                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2075617                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8274466                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            401315                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           184074                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5176759                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35426310                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8056992                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           378749                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             32996772                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 16062                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8315810                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                587721                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8317971                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       243127                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           76439                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          813                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2826348                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       515924                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           638                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       240828                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        377852                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18398896                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31763315                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741199                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13637244                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.142732                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31835008                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                42952712                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20280220                       # number of integer regfile writes
system.cpu0.ipc                              0.121295                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.121295                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           447204      1.34%      1.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19396081     58.11%     59.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              255432      0.77%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75983      0.23%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 20      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                583      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 97      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               131      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8329705     24.96%     85.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4869657     14.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            287      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           141      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33375519                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1492                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2952                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1425                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1503                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     184417                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005526                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20316     11.02%     11.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    73      0.04%     11.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     42      0.02%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                127506     69.14%     80.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                36445     19.76%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               35      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33111240                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         185921982                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31761890                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43597271                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34414795                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33375519                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1011515                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8171887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            74323                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        298233                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4323024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    118915154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.280667                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           96878828     81.47%     81.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           14988021     12.60%     94.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4172654      3.51%     97.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1952974      1.64%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             621024      0.52%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             168639      0.14%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              90138      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              27859      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15017      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      118915154                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.149976                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           689169                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          160380                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8274466                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5176759                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  20985                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1021                       # number of misc regfile writes
system.cpu0.numCycles                       222538837                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   195493557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               10565850                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16632539                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                156297                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                31470545                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5654694                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14116                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47066897                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36174365                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23469294                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19501253                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7215002                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                587721                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13167278                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6836785                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1235                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47065662                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      43622507                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            286945                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2920667                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        292786                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   152059595                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72572764                       # The number of ROB writes
system.cpu0.timesIdled                        1222473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                19453                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.771085                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5069994                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6780688                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           602935                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7152983                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            856015                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         960613                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          104598                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9327756                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       125928                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         67437                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           431155                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8338331                       # Number of branches committed
system.cpu1.commit.bw_lim_events               751996                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         380815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1789942                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36318189                       # Number of instructions committed
system.cpu1.commit.committedOps              36426445                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     89658749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.406279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.101693                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     70971163     79.16%     79.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11358630     12.67%     91.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3188902      3.56%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1983554      2.21%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       750320      0.84%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       304961      0.34%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247265      0.28%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101958      0.11%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       751996      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     89658749                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     81090                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1484034                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35891257                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6300058                       # Number of loads committed
system.cpu1.commit.membars                     170657                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       189359      0.52%      0.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23646248     64.92%     65.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         211361      0.58%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67964      0.19%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12468      0.03%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         37404      0.10%     66.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6234      0.02%     66.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6234      0.02%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6354995     17.45%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5875428     16.13%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12500      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6250      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36426445                       # Class of committed instruction
system.cpu1.commit.refs                      12249173                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36318189                       # Number of Instructions Simulated
system.cpu1.committedOps                     36426445                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.651606                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.651606                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             14160604                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               174052                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5005134                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39215155                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                51977370                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23385518                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                475505                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               226256                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               238073                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9327756                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5408377                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     34730993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               326186                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         2114                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40465828                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          730                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1294802                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.033566                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54855577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5926009                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.145617                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          90237070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.450240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.916302                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                62987064     69.80%     69.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20491971     22.71%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3532519      3.91%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1518320      1.68%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  960022      1.06%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  295926      0.33%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  165692      0.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81966      0.09%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  203590      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            90237070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    68599                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   49904                       # number of floating regfile writes
system.cpu1.idleCycles                      187655385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              456658                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8573973                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.136017                       # Inst execution rate
system.cpu1.iew.exec_refs                    12880299                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6036583                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 173306                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6809718                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            230607                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           226773                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6113007                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38215282                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              6843716                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           299429                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             37798043                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   355                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1478680                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                475505                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1479875                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       109923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          345722                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1420                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          411                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       509660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       163892                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           411                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       190505                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        266153                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 15807434                       # num instructions consuming a value
system.cpu1.iew.wb_count                     37430896                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.772064                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12204347                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.134696                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      37488693                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                49573185                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23641155                       # number of integer regfile writes
system.cpu1.ipc                              0.130692                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.130692                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           233491      0.61%      0.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24535662     64.40%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              212082      0.56%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68115      0.18%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12468      0.03%     65.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              37404      0.10%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6234      0.02%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6234      0.02%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6979696     18.32%     84.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5987309     15.72%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12515      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6262      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              38097472                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  81123                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             162240                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        81094                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             81144                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     265478                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006968                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  13576      5.11%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4360      1.64%      6.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3320      1.25%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                161773     60.94%     68.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                82443     31.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38048336                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         166550040                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     37349802                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39923380                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  37808521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 38097472                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             406761                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1788837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            14788                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         25946                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       665708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     90237070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.422193                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.832152                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           64687796     71.69%     71.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17936464     19.88%     91.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4474557      4.96%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1983732      2.20%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             737540      0.82%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             263358      0.29%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              97678      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39880      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              16065      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       90237070                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.137094                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           311229                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           75997                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6809718                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6113007                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 137483                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 62340                       # number of misc regfile writes
system.cpu1.numCycles                       277892455                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   140061343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1673674                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22864428                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  8101                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52522258                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                207765                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                   79                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             50368063                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38743627                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           24467855                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23070388                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7016325                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                475505                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7359226                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1603427                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            68602                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        50299461                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5136019                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            142751                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1099524                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        142754                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   126714485                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77011180                       # The number of ROB writes
system.cpu1.timesIdled                        2272545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7782599                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                26916                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7896305                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                246121                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9253425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17920615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       736456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       595231                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5841768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4698824                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11710265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5294055                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8772622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1110928                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7572024                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           100302                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          48435                       # Transaction distribution
system.membus.trans_dist::ReadExReq            314523                       # Transaction distribution
system.membus.trans_dist::ReadExResp           312440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8772617                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1778                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27005677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27005677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    652543872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               652543872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           122392                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9237655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9237655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9237655                       # Request fanout histogram
system.membus.respLayer1.occupancy        47111717774                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24165044634                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   209016172000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   209016172000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              12866                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6433                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15195087.051143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2504662.129888                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6433    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     53818000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6433                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   111266177000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  97749995000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3208924                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3208924                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3208924                       # number of overall hits
system.cpu0.icache.overall_hits::total        3208924                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1277980                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1277980                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1277980                       # number of overall misses
system.cpu0.icache.overall_misses::total      1277980                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  83486918994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  83486918994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  83486918994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  83486918994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4486904                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4486904                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4486904                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4486904                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.284824                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.284824                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.284824                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.284824                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65327.250031                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65327.250031                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65327.250031                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65327.250031                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        21017                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              425                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.451765                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1172170                       # number of writebacks
system.cpu0.icache.writebacks::total          1172170                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       105671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       105671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       105671                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       105671                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1172309                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1172309                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1172309                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1172309                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  75675657995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  75675657995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  75675657995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  75675657995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.261273                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.261273                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.261273                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.261273                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64552.654629                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64552.654629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64552.654629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64552.654629                       # average overall mshr miss latency
system.cpu0.icache.replacements               1172170                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3208924                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3208924                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1277980                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1277980                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  83486918994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  83486918994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4486904                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4486904                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.284824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.284824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65327.250031                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65327.250031                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       105671                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       105671                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1172309                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1172309                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  75675657995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  75675657995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.261273                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.261273                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64552.654629                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64552.654629                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998262                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4381447                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1172342                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.737345                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998262                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10146118                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10146118                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7272686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7272686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7272686                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7272686                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4231056                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4231056                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4231056                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4231056                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 325915261176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 325915261176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 325915261176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 325915261176                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11503742                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11503742                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11503742                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11503742                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.367798                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.367798                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.367798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.367798                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77029.295092                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77029.295092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77029.295092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77029.295092                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21153296                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1226                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           324859                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.115315                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1386491                       # number of writebacks
system.cpu0.dcache.writebacks::total          1386491                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2730421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2730421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2730421                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2730421                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1500635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1500635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1500635                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1500635                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 123974864982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 123974864982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 123974864982                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 123974864982                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.130448                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.130448                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.130448                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130448                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82614.936332                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82614.936332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82614.936332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82614.936332                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1386491                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5167221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5167221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1942166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1942166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 154921878000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 154921878000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7109387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7109387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.273183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.273183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79767.578055                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79767.578055                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       877256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       877256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1064910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1064910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89134533500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89134533500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149789                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149789                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83701.471016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83701.471016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2105465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2105465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2288890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2288890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 170993383176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 170993383176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4394355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4394355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.520871                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.520871                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74705.810754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74705.810754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1853165                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1853165                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       435725                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       435725                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  34840331482                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  34840331482                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.099156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.099156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79959.450300                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79959.450300                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       156429                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       156429                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        21351                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21351                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   1014980000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1014980000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       177780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       177780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.120098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47537.820243                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47537.820243                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18044                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18044                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3307                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3307                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     38442000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     38442000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018602                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018602                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11624.433021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11624.433021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       140694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       140694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        19368                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        19368                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     88284000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     88284000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       160062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       160062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.121003                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.121003                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4558.240397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4558.240397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        19354                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        19354                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     68941000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     68941000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.120916                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.120916                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3562.106025                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3562.106025                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       207000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       207000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       196000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       196000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31771                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31771                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    480114492                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    480114492                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       106143                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       106143                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.299323                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.299323                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15111.721129                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15111.721129                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    448297492                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    448297492                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.299294                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.299294                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14111.605767                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14111.605767                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.623390                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9218519                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1475741                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.246705                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.623390                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.988231                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988231                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25371163                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25371163                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              428986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              159469                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              868959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              128115                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1585529                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             428986                       # number of overall hits
system.l2.overall_hits::.cpu0.data             159469                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             868959                       # number of overall hits
system.l2.overall_hits::.cpu1.data             128115                       # number of overall hits
system.l2.overall_hits::total                 1585529                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            743274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1215054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1311674                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            801202                       # number of demand (read+write) misses
system.l2.demand_misses::total                4071204                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           743274                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1215054                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1311674                       # number of overall misses
system.l2.overall_misses::.cpu1.data           801202                       # number of overall misses
system.l2.overall_misses::total               4071204                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  68998623998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 119245955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 117646908998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  71218518489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     377110006485                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  68998623998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 119245955000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 117646908998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  71218518489                       # number of overall miss cycles
system.l2.overall_miss_latency::total    377110006485                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1172260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1374523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2180633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          929317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5656733                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1172260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1374523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2180633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         929317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5656733                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.634052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.601511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862141                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.634052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.601511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862141                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92830.670786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98140.457132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89692.186472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88889.591500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92628.619564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92830.670786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98140.457132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89692.186472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88889.591500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92628.619564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3540                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        82                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.170732                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4786277                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1110927                       # number of writebacks
system.l2.writebacks::total                   1110927                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           6366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         235735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         216188                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              460492                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          6366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        235735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        216188                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             460492                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       736908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       979319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1309471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       585014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3610712                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       736908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       979319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1309471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       585014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6459199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10069911                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  61255420538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88599909740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 104422835524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45738470006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 300016635808                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  61255420538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88599909740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 104422835524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45738470006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 431071075824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 731087711632                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.628622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.712479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.600500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.629510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.638303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.628622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.712479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.600500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.629510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.780164                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83124.922701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90470.939234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79744.290270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78183.547754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83090.713357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83124.922701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90470.939234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79744.290270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78183.547754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66737.543746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72601.208852                       # average overall mshr miss latency
system.l2.replacements                       12844417                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1220894                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1220894                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1220895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1220895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3950418                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3950418                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3950426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3950426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6459199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6459199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 431071075824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 431071075824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66737.543746                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66737.543746                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             503                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  738                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         16983                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3029                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20012                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     18439000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2448500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20887500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.971234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.928002                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.964434                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1085.732792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   808.352592                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1043.748751                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        16969                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19996                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    339548000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     60236499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    399784499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.970433                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.927390                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.963663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20009.900407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19899.735382                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19993.223595                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7812                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       853500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10127500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10981000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.896465                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.976134                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.972378                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2404.225352                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1296.402970                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1344.557365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          350                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7811                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8161                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7165489                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    155946996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    163112485                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.883838                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.976009                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.971663                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20472.825714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19965.048777                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19986.825757                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            48370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76025                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         366102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         354701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720803                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  33500931500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  30919147500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   64420079000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       393757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       403071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            796828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.929766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91507.097749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87169.609051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89372.656607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       210821                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       205161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           415982                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       155281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       149540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         304821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12653639005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10502317502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23155956507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.394357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.371002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.382543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81488.649642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70230.824542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75965.752054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        428986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        868959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1297945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       743274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1311674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2054948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  68998623998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 117646908998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 186645532996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1172260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2180633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3352893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.634052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.601511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.612888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92830.670786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89692.186472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90827.375192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         6366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       736908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1309471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2046379                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  61255420538                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 104422835524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 165678256062                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.628622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.600500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.610332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83124.922701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79744.290270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80961.667444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       131814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        79745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            211559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       848952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       446501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1295453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  85745023500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40299370989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 126044394489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       980766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       526246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1507012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.865601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.848464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101001.026560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90255.947890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97297.543399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24914                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        35941                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       824038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       435474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1259512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75946270735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35236152504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111182423239                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.840198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.827510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.835768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92163.554029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80914.480552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88274.207184                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          492                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               519                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1873                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1939                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10925500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1715000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12640500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2365                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2458                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.791966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.709677                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.788853                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5833.155366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25984.848485                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6519.082001                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          173                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          206                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1700                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1733                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33158964                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       744491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33903455                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.718816                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.354839                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.705045                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19505.272941                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22560.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19563.447778                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999711                       # Cycle average of tags in use
system.l2.tags.total_refs                    15844840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12845161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.233526                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.107666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.103501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.413825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.095525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.158800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    49.120393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.189182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.006466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.017118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.767506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99722681                       # Number of tag accesses
system.l2.tags.data_accesses                 99722681                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      47163456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      62975296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      83806336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37675136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    349823616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          581443840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     47163456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     83806336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     130969792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     71099392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71099392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         736929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         983989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1309474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         588674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5465994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9085060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1110928                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1110928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        225645009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        301293892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        400956228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        180249861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1673667701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2781812692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    225645009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    400956228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        626601237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      340162157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            340162157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      340162157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       225645009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       301293892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       400956228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       180249861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1673667701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3121974849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1036638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    736922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    867780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1309471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    480277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5413462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252506500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15363664                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             977078                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9085057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1110936                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9085057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1110936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 277145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 74298                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            154305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1004478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            498496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            587886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1744974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            481898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            774851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            292167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            519118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           306419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           801794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           519969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           454461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           324876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           218420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             62899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             63904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            44952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 245843478954                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44039560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            410991828954                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27911.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46661.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7107153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  827483                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9085057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1110936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1866486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1743248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1657946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1013225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  808316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  581109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  336786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  258964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  195840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  129149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  99122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  72724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 124499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  89263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  76446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1909911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.884708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.580875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.003205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       240406     12.59%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       904257     47.35%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       196025     10.26%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       176936      9.26%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        88758      4.65%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54539      2.86%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38695      2.03%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32993      1.73%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       177302      9.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1909911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     137.346489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.089056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.055238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26809     41.80%     41.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1613      2.52%     44.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2853      4.45%     48.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4306      6.71%     55.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4356      6.79%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3996      6.23%     68.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         3827      5.97%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         3028      4.72%     79.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2528      3.94%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2363      3.68%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2176      3.39%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2529      3.94%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1532      2.39%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          861      1.34%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          560      0.87%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          248      0.39%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          160      0.25%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          135      0.21%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           78      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           77      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           40      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           35      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.581644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58686     91.51%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1315      2.05%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3350      5.22%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              606      0.94%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              130      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              563706368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17737280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66344896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               581443648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71099904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2696.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       317.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2781.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    340.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  209016094500                       # Total gap between requests
system.mem_ctrls.avgGap                      20499.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     47163008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55537920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     83806144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30737728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    346461568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66344896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 225642865.567359060049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 265711114.449077188969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 400955309.812103927135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 147059089.762681126595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1657582591.264756202698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 317415132.834793269634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       736928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       983989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1309474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       588674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5465992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1110936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  30628806918                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48805658097                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  50194508549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22392800224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 258970055166                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5193531601023                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41562.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49599.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38331.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38039.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47378.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4674915.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6062645400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3222368655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24541779360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3209240340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16499396160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93209512200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1769989440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       148514931555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        710.542778                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3810608710                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6979440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 198226123290                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7574147700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4025743590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38346712320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2202015240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16499396160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      94443236160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        731064000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       163822315170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        783.778181                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1102274190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6979440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 200934457810                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              25076                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5588660.499242                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12576846.402111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    692515000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   138939958000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  70076214000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3147523                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3147523                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3147523                       # number of overall hits
system.cpu1.icache.overall_hits::total        3147523                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2260853                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2260853                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2260853                       # number of overall misses
system.cpu1.icache.overall_misses::total      2260853                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 136962267997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 136962267997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 136962267997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 136962267997                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5408376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5408376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5408376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5408376                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.418028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.418028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.418028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.418028                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60579.908555                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60579.908555                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60579.908555                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60579.908555                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       479819                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2523                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   190.177963                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2180628                       # number of writebacks
system.cpu1.icache.writebacks::total          2180628                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        80205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        80205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        80205                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        80205                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2180648                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2180648                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2180648                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2180648                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 130460060997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 130460060997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 130460060997                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 130460060997                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.403198                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.403198                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.403198                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.403198                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59826.281453                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59826.281453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59826.281453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59826.281453                       # average overall mshr miss latency
system.cpu1.icache.replacements               2180628                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3147523                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3147523                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2260853                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2260853                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 136962267997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 136962267997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5408376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5408376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.418028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.418028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60579.908555                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60579.908555                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        80205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        80205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2180648                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2180648                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 130460060997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 130460060997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.403198                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.403198                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59826.281453                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59826.281453                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999689                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6030861                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2180680                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.765587                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999689                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12997400                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12997400                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8376527                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8376527                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8376527                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8376527                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3651539                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3651539                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3651539                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3651539                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 247006278812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 247006278812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 247006278812                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 247006278812                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12028066                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12028066                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12028066                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12028066                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.303585                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.303585                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.303585                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.303585                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67644.431242                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67644.431242                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67644.431242                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67644.431242                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11030708                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1576                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           170433                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             38                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.721668                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    41.473684                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       948659                       # number of writebacks
system.cpu1.dcache.writebacks::total           948659                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2596557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2596557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2596557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2596557                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1054982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1054982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1054982                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1054982                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75274365476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75274365476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75274365476                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75274365476                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.087710                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087710                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.087710                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087710                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71351.326825                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71351.326825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71351.326825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71351.326825                       # average overall mshr miss latency
system.cpu1.dcache.replacements                948659                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5033573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5033573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1192861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1192861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  72716722500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  72716722500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6226434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6226434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191580                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191580                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60959.929531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60959.929531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       574917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       574917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       617944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       617944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42507649000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42507649000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.099245                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.099245                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68788.836853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68788.836853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3342954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3342954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2458678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2458678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 174289556312                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 174289556312                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5801632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5801632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.423791                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.423791                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70887.507966                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70887.507966                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2021640                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2021640                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437038                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437038                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32766716476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32766716476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075330                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075330                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74974.525044                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74974.525044                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        71219                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        71219                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        24885                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        24885                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    714714000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    714714000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        96104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        96104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.258938                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.258938                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28720.675105                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28720.675105                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        22007                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22007                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2878                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2878                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     27692000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     27692000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029947                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029947                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9621.959694                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9621.959694                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        49377                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        49377                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        29425                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29425                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    342049500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    342049500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        78802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        78802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.373404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.373404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11624.451997                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11624.451997                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        29425                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        29425                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    312723500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    312723500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.373404                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.373404                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10627.816483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10627.816483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       651000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       651000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       552000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       552000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        40436                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          40436                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27001                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27001                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    126207500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    126207500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        67437                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        67437                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.400389                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.400389                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4674.178734                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4674.178734                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26999                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26999                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     99171000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     99171000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.400359                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.400359                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3673.136042                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3673.136042                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.388752                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9667160                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044224                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.257745                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.388752                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25585011                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25585011                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 209016172000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5041963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2331822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4467035                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11733490                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9619790                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          100789                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48669                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149458                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           828327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          828329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3352956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1689005                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2458                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2458                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3516740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4336329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6541909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3003618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17398596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    150043648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176705152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    279120704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    120189696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              726059200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22798189                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84774400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28486533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.237926                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22304157     78.30%     78.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5587090     19.61%     97.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 595268      2.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28486533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11543215693                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2252011234                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1760222478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1601837480                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3272045349                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
