// Seed: 1836959181
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2
);
  wire id_4;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output supply1 id_4
);
  assign id_0 = id_1;
  wire id_6;
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic id_8 = id_7[1];
endmodule
module module_2 (
    output tri1  id_0,
    output wand  id_1,
    output logic id_2,
    input  wor   id_3
);
  always id_2 = -1;
  always begin : LABEL_0
    $unsigned(15);
    ;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
