# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.gen/sources_1/ip/ROM_B/sim/ROM_B.v" \
"../../../../lab6.srcs/sim_1/new/test_ROM_B.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
