// Seed: 971768163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  tri0 id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_2, id_1, id_2, id_2
  );
  assign id_3 = id_3;
  always begin
    id_3 <= id_1 && 1;
  end
endmodule
