<h1 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-module_name"><strong>module_name</strong></h1><p>sym_async_adapter</p><p>sym_async_adapter_in</p><p>sym_async_adapter_out</p><p>sym_vc_async_adapter</p><p>sym_vc_async_adapter_in</p><p>sym_vc_async_adapter_out</p><h1 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-parameters"><strong>parameters</strong></h1><h3 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-sym_async_adapter&amp;sym_vc_async_adapter:">sym_async_adapter &amp; sym_vc_async_adapter:</h3><pre>{</pre><pre>        &quot;jitterOn&quot; : 0 or 1, // Only for simulation. Causes synchronizer cells to jitter one cycle.</pre><pre>        &quot;async&quot; : true or false, // If true means there is a fixed phase alignment between inClkInterface and outclhkinterface where edges align.</pre><pre>        &quot;depth&quot; : 2 or any positive integer, // The depth of the pipeline. Power of 2 when async = true.</pre><pre>        &quot;interfaces: {<br/>          &quot;inClkInterface&quot; : {InterfaceCLK},</pre><pre>          &quot;outClkInterface&quot; : {InterfaceCLK},else {</pre><pre>          &quot;inPmaControlInterface&quot; : {InterfacePMAControl}, // Optional interface - required when inClkInterface clock domain is switchable</pre><pre>          &quot;outPmaControlInterface&quot; : {InterfacePMAControl}, // Optional interface - required when out ClkInterface clock domain is switchable </pre><pre>          &quot;inInterface&quot; : {InterfaceReadyValid}, // any interface with ready/valid, like InterfaceATP </pre><pre>          &quot;outInterface&quot; : {InterfaceReadyValid}, // any interface with ready/valid, like InterfaceATP </pre><pre>          &quot;inProtectionInterface&quot; : {InterfacePROT}, // optional, invoked if protectionStyle !== null or undefined</pre><pre>          &quot;outProtectionInterface&quot; : {InterfacePROT}}, // optional, expected if protectionStyle !== null or undefined</pre><pre>        &quot;protectionStyle&quot; : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow">protectionStyle</a>}</pre><pre>}</pre><h3 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-sym_async_adapter_in&amp;sym_vc_async_adapter_in:">sym_async_adapter_in &amp; sym_vc_async_adapter_in:</h3><pre>{</pre><pre>        &quot;jitterOn&quot; : 0 or 1, // Only for simulation. Causes synchronizer cells to jitter one cycle.</pre><pre>        &quot;async&quot; : true or false, // If false means there is a fixed phase alignment between inClkInterface and outclhkinterface where edges align.</pre><pre>        &quot;depth&quot; : 2 or any positive integer, // The depth of the pipeline. Power of 2 when async = true.</pre><pre>        &quot;interfaces&quot; : {</pre><pre>          &quot;clkInterface&quot; : {InterfaceCLK},</pre><pre>          &quot;pmaControlInterface&quot; : {InterfacePMAControl}, // Optional interface - required when clkInterface clock domain is switchable </pre><pre>          &quot;inInterface&quot; : {InterfaceReadyValid}, // any interface with ready/valid, like Interface ATP </pre><pre>          &quot;asyncInterface&quot; : {InterfaceAsyncFIFO}, </pre><pre>          &quot;protectionInterface&quot; : {InterfacePROT}}, // optional, expected if protectionSytle !== null or undefined</pre><pre>        &quot;protectionStyle&quot; : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow">protectionStyle</a>}</pre><pre>}</pre><h3 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-sym_async_adapter_out&amp;sym_vc_async_adapter_out:">sym_async_adapter_out &amp; sym_vc_async_adapter_out:</h3><pre>{</pre><pre>        &quot;jitterOn&quot; : 0 or 1, // Only for simulation. Causes synchronizer cells to jitter one cycle.</pre><pre>        &quot;async&quot; : true or false, // If &quot;no&quot; means there is a fixed phase alignment between inClkInterface and outclhkinterface where edges align.</pre><pre>        &quot;depth&quot; : 2 or any positive integer, // The depth of the pipeline. Power of 2 when async = true.</pre><pre>        &quot;interfaces&quot; : {</pre><pre>          &quot;clkInterface&quot; : {IntefaceCLK},</pre><pre>          &quot;pmaControlInterface&quot; : {InterfacePMAControl}, // Optional interface - required when clkInterface clock domain is switchable </pre><pre>          &quot;asyncInterface&quot; : {InterfaceAsyncFIFO}, </pre><pre>          &quot;outInterface&quot; : {InterfaceReadyValid}, // any interface with ready/valid, line interface ATP</pre><pre>          &quot;protectionInterface&quot; : {InterfacePROT}}, // optional, expected if protectionStyle !== null or undefined</pre><pre>        &quot;protectionStyle&quot; : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow">protectionStyle</a>}</pre><pre>}</pre><pre><br/></pre><h1 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-ModulesUsed"><strong>Modules Used</strong></h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158701/gen_async_adapter+and+gen_vc_async_adapter" data-linked-resource-id="16158701" data-linked-resource-version="20" data-linked-resource-type="page">gen_async_adapter</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158701/gen_async_adapter+and+gen_vc_async_adapter" data-linked-resource-id="16158701" data-linked-resource-version="20" data-linked-resource-type="page">gen_async_adapter_in</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167787/OBSOLETE-DELETE+HW-SYM+sym_async_adapter+and+sym_vc_async_adapter">gen_async_adapter_out</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158701/gen_async_adapter+and+gen_vc_async_adapter" data-linked-resource-id="16158701" data-linked-resource-version="20" data-linked-resource-type="page">gen_vc_async_adapter</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158701/gen_async_adapter+and+gen_vc_async_adapter" data-linked-resource-id="16158701" data-linked-resource-version="20" data-linked-resource-type="page">gen_vc_async_adapter_in</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167787/OBSOLETE-DELETE+HW-SYM+sym_async_adapter+and+sym_vc_async_adapter">gen_vc_async_adapter_out</a></p><h1 id="OBSOLETE-DELETEHW-SYMsym_async_adapterandsym_vc_async_adapter-Description"><strong>Description</strong></h1><p>These blocks are nothing more than wrappers for generic versions of them from the shared library. Their only purpose is to provide SW with a version where inInterface and outInterface are locked to InterfaceATP.</p>