<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>3118627</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Nov 16 00:04:35 2023</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.2.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>fac82efae4be432695c6e088fa09b8e1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>cfb63619c4df555aa848b4c5a039f45f</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>cfb63619c4df555aa848b4c5a039f45f</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcu280</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fsvh2892</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2L</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>12th Gen Intel(R) Core(TM) i9-12900K</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>4814.549 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 18.04.6 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>134.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addrepositoryinfodialog_ok=1</TD>
   <TD>addrepositoryinfodialog_repository_tree=1</TD>
   <TD>basedialog_ok=9</TD>
   <TD>coretreetablepanel_core_tree_table=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>createnewdiagramdialog_design_name=2</TD>
   <TD>filesetpanel_file_set_panel_tree=2</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=4</TD>
   <TD>mainmenumgr_checkpoint=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_export=2</TD>
   <TD>mainmenumgr_file=2</TD>
   <TD>mainmenumgr_flow=2</TD>
   <TD>mainmenumgr_ip=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_project=4</TD>
   <TD>mainmenumgr_reports=2</TD>
   <TD>mainmenumgr_text_editor=3</TD>
   <TD>mainmenumgr_tools=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=1</TD>
   <TD>pacommandnames_create_top_hdl=1</TD>
   <TD>pacommandnames_run_bitgen=1</TD>
   <TD>pacommandnames_validate_rsb_design=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_zoom_fit=1</TD>
   <TD>paviews_project_summary=1</TD>
   <TD>rdicommands_custom_commands=1</TD>
   <TD>rdicommands_settings=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbapplyautomationbar_run_block_automation=1</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=1</TD>
   <TD>rungadget_show_warning_and_error_messages_in_messages=2</TD>
   <TD>settingsdialog_project_tree=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsprojectiprepositorypage_add_repository=1</TD>
   <TD>systembuilderview_add_ip=2</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=1</TD>
   <TD>createblockdesign=1</TD>
   <TD>createtophdl=1</TD>
   <TD>customizersbblock=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>runbitgen=1</TD>
   <TD>runimplementation=1</TD>
   <TD>runschematic=1</TD>
   <TD>showview=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>toolssettings=1</TD>
   <TD>validatersbdesign=1</TD>
   <TD>viewtaskrtlanalysis=1</TD>
   <TD>zoomfit=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=0</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=2</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=6</TD>
   <TD>totalsynthesisruns=6</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=15</TD>
    <TD>bufg_gt_sync=9</TD>
    <TD>bufgce=1</TD>
    <TD>carry8=973</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=581</TD>
    <TD>fdpe=292</TD>
    <TD>fdre=69407</TD>
    <TD>fdse=467</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=1016</TD>
    <TD>gtye4_channel=8</TD>
    <TD>gtye4_common=2</TD>
    <TD>ibufctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4=1</TD>
    <TD>inbuf=1</TD>
    <TD>lut1=2522</TD>
    <TD>lut2=4975</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=19011</TD>
    <TD>lut4=11233</TD>
    <TD>lut5=14410</TD>
    <TD>lut6=30807</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=902</TD>
    <TD>muxf8=172</TD>
    <TD>pcie4ce4=1</TD>
    <TD>ramb36e2=124</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32=8234</TD>
    <TD>ramd64e=128</TD>
    <TD>rams32=1159</TD>
    <TD>rams64e=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=1848</TD>
    <TD>srlc32e=43</TD>
    <TD>vcc=1159</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=15</TD>
    <TD>bufg_gt_sync=9</TD>
    <TD>bufgce=1</TD>
    <TD>carry8=973</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=581</TD>
    <TD>fdpe=292</TD>
    <TD>fdre=69407</TD>
    <TD>fdse=467</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=1016</TD>
    <TD>gtye4_channel=8</TD>
    <TD>gtye4_common=2</TD>
    <TD>ibuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4=1</TD>
    <TD>lut1=2522</TD>
    <TD>lut2=4975</TD>
    <TD>lut3=19011</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=11233</TD>
    <TD>lut5=14410</TD>
    <TD>lut6=30807</TD>
    <TD>muxf7=884</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=163</TD>
    <TD>pcie4ce4=1</TD>
    <TD>ram256x1s=9</TD>
    <TD>ram32m16=573</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32x1d=106</TD>
    <TD>ram32x1s=13</TD>
    <TD>ram64m8=16</TD>
    <TD>ramb36e2=124</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=1848</TD>
    <TD>srlc32e=43</TD>
    <TD>vcc=1159</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=194</TD>
    <TD>bram_ports_total=248</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=66509</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=1839</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=1</TD>
    <TD>da_board_cnt=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_xdma_cnt=1</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
    <TD>numblks=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=2</TD>
    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=5</TD>
    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=OOC_per_IP</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=axi_benes</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_benes_xdma_0_0_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>axi_aclk_loopback=FALSE</TD>
    <TD>axi_addr_width=64</TD>
    <TD>axi_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_vip_in_exdes=FALSE</TD>
    <TD>axilite_master_aperture_size=0x0D</TD>
    <TD>axilite_master_control=0x0</TD>
    <TD>axis_pipe_line_stage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>axist_bypass_aperture_size=0x0D</TD>
    <TD>axist_bypass_control=0x0</TD>
    <TD>axisten_if_enable_msg_route=0x00000</TD>
    <TD>axsize_byte_access_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite1=0</TD>
    <TD>barlite2=7</TD>
    <TD>barlite_ext_pf0=0x00</TD>
    <TD>barlite_ext_pf1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_ext_pf2=0x00</TD>
    <TD>barlite_ext_pf3=0x00</TD>
    <TD>barlite_int_pf0=0x01</TD>
    <TD>barlite_int_pf1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_int_pf2=0x00</TD>
    <TD>barlite_int_pf3=0x00</TD>
    <TD>c2h_xdma_chnl=0x0F</TD>
    <TD>c_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ats_enable=FALSE</TD>
    <TD>c_ats_switch_unique_bdf=1</TD>
    <TD>c_axibar2pciebar_0=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar2pciebar_2=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_3=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_4=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_0=0x0000000000000000</TD>
    <TD>c_axibar_1=0x0000000000000000</TD>
    <TD>c_axibar_2=0x0000000000000000</TD>
    <TD>c_axibar_3=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_4=0x0000000000000000</TD>
    <TD>c_axibar_5=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_0=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_highaddr_2=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_3=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_4=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_num=1</TD>
    <TD>c_baseaddr=0x00001000</TD>
    <TD>c_c2h_num_chnl=4</TD>
    <TD>c_comp_timeout=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_enable=0</TD>
    <TD>c_enable_resource_reduction=FALSE</TD>
    <TD>c_family=virtexuplusHBM</TD>
    <TD>c_h2c_num_chnl=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_highaddr=0x00001FFF</TD>
    <TD>c_include_baroffset_reg=1</TD>
    <TD>c_intx_rx_pin_en=1</TD>
    <TD>c_last_core_cap_addr=0x100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_aruser_width=8</TD>
    <TD>c_m_axi_awuser_width=8</TD>
    <TD>c_m_axi_id_width=4</TD>
    <TD>c_m_axi_num_read=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_num_readq=2</TD>
    <TD>c_m_axi_num_write=32</TD>
    <TD>c_m_axi_num_write_scale=1</TD>
    <TD>c_metering_on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi_rx_pin_en=0</TD>
    <TD>c_msix_int_table_en=0</TD>
    <TD>c_msix_rx_pin_en=1</TD>
    <TD>c_num_of_sc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_old_bridge_timeout=0</TD>
    <TD>c_parity_check=0</TD>
    <TD>c_parity_gen=0</TD>
    <TD>c_parity_prop=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_pfs_supported=0</TD>
    <TD>c_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_1=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_2=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_6=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pr_cap_nextptr=0x000</TD>
    <TD>c_pri_enable=FALSE</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_num_read=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_num_write=8</TD>
    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_slave_read_64os_en=0</TD>
    <TD>c_smmu_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sriov_en=0</TD>
    <TD>c_timeout0_sel=0xE</TD>
    <TD>c_timeout1_sel=0xF</TD>
    <TD>c_timeout_mult=0x3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vsec_cap_addr=0x128</TD>
    <TD>ccix_dvsec=FALSE</TD>
    <TD>ccix_enable=FALSE</TD>
    <TD>cfg_ext_if=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>component_name=xdma_0</TD>
    <TD>core_clk_freq=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>dedicate_perst=false</TD>
    <TD>dev_port_type=0</TD>
    <TD>disable_bram_pipeline=FALSE</TD>
    <TD>disable_eq_synchronizer=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dma_2rp=FALSE</TD>
    <TD>dma_en=1</TD>
    <TD>dma_mm=1</TD>
    <TD>dma_reset_source_sel=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dma_st=0</TD>
    <TD>drp_clk_sel=0</TD>
    <TD>dsc_bypass_rd=0</TD>
    <TD>dsc_bypass_wr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_axi_master_if=TRUE</TD>
    <TD>en_axi_slave_if=TRUE</TD>
    <TD>en_debug_ports=FALSE</TD>
    <TD>en_gt_selection=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pcie_debug_ports=FALSE</TD>
    <TD>en_rchnl_0=TRUE</TD>
    <TD>en_rchnl_1=TRUE</TD>
    <TD>en_rchnl_2=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_rchnl_3=TRUE</TD>
    <TD>en_rchnl_4=FALSE</TD>
    <TD>en_rchnl_5=FALSE</TD>
    <TD>en_rchnl_6=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_rchnl_7=FALSE</TD>
    <TD>en_transceiver_status_ports=false</TD>
    <TD>en_wchnl_0=TRUE</TD>
    <TD>en_wchnl_1=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wchnl_2=TRUE</TD>
    <TD>en_wchnl_3=TRUE</TD>
    <TD>en_wchnl_4=FALSE</TD>
    <TD>en_wchnl_5=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wchnl_6=FALSE</TD>
    <TD>en_wchnl_7=FALSE</TD>
    <TD>enable_ats_switch=FALSE</TD>
    <TD>enable_ibert=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>enable_ltssm_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
    <TD>ext_ch_gt_drp=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_startup_primitive=false</TD>
    <TD>ext_sys_clk_bufg=FALSE</TD>
    <TD>ext_xvc_vsec_enable=FALSE</TD>
    <TD>firstvf_offset_pf0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>firstvf_offset_pf1=0</TD>
    <TD>firstvf_offset_pf2=0</TD>
    <TD>firstvf_offset_pf3=0</TD>
    <TD>flr_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>free_run_freq=0</TD>
    <TD>func_mode=1</TD>
    <TD>gen4_eieos_0s7=TRUE</TD>
    <TD>gtcom_in_core=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtwiz_in_core=1</TD>
    <TD>h2c_xdma_chnl=0x0F</TD>
    <TD>ins_loss_profile=Add-in_Card</TD>
    <TD>interrupt_out_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>is_board_project=1</TD>
    <TD>legacy_cfg_ext_if=FALSE</TD>
    <TD>mcap_enablement=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>mm_slave_en=0</TD>
    <TD>msi_enabled=TRUE</TD>
    <TD>msix_enabled=FALSE</TD>
    <TD>msix_impl_ext=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>msix_pcie_internal=0</TD>
    <TD>msix_rx_decode_en=FALSE</TD>
    <TD>mult_pf_des=FALSE</TD>
    <TD>multq_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>num_vfs_pf0=0</TD>
    <TD>num_vfs_pf1=0</TD>
    <TD>num_vfs_pf2=0</TD>
    <TD>num_vfs_pf3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie3_drp=false</TD>
    <TD>pcie_blk_locn=6</TD>
    <TD>pcie_blk_type=1</TD>
    <TD>pcie_id_if=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pciebar_num=6</TD>
    <TD>pf0_bar0_aperture_size=0x0A</TD>
    <TD>pf0_bar0_control=0x4</TD>
    <TD>pf0_bar1_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x05</TD>
    <TD>pf0_bar2_control=0x0</TD>
    <TD>pf0_bar3_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x05</TD>
    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_class_code=0x070001</TD>
    <TD>pf0_device_id=0x9048</TD>
    <TD>pf0_expansion_rom_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x1</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_msix_tar_id=0x08</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar0_aperture_size=0x12</TD>
    <TD>pf1_bar0_control=0x4</TD>
    <TD>pf1_bar1_aperture_size=0x0A</TD>
    <TD>pf1_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar2_aperture_size=0x0A</TD>
    <TD>pf1_bar2_control=0x6</TD>
    <TD>pf1_bar3_aperture_size=0x0A</TD>
    <TD>pf1_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar4_aperture_size=0x0A</TD>
    <TD>pf1_bar4_control=0x6</TD>
    <TD>pf1_bar5_aperture_size=0x0A</TD>
    <TD>pf1_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_class_code=0x070001</TD>
    <TD>pf1_device_id=0x9111</TD>
    <TD>pf1_enabled=0</TD>
    <TD>pf1_expansion_rom_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_msix_tar_id=0x09</TD>
    <TD>pf1_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_2=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_6=0x0000000000000000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_subsystem_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_vendor_id=0x10EE</TD>
    <TD>pf2_device_id=0x9211</TD>
    <TD>pf2_revision_id=0x00</TD>
    <TD>pf2_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_device_id=0x9311</TD>
    <TD>pf3_revision_id=0x00</TD>
    <TD>pf3_subsystem_id=0x0007</TD>
    <TD>pf_swap=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_debug_en=FALSE</TD>
    <TD>pipe_line_stage=2</TD>
    <TD>pipe_sim=false</TD>
    <TD>pl_link_cap_max_link_speed=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_width=8</TD>
    <TD>pl_upstream_facing=true</TD>
    <TD>pll_type=1</TD>
    <TD>rbar_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_ch0_enabled=FALSE</TD>
    <TD>rd_ch1_enabled=FALSE</TD>
    <TD>rd_ch2_enabled=FALSE</TD>
    <TD>rd_ch3_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ref_clk_freq=0</TD>
    <TD>rq_seq_num_ignore=0</TD>
    <TD>runbit_fix=FALSE</TD>
    <TD>rx_detect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>select_quad=GTY_Quad_227</TD>
    <TD>shared_logic=1</TD>
    <TD>shared_logic_both=false</TD>
    <TD>shared_logic_both_7xg2=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>shared_logic_clk=false</TD>
    <TD>shared_logic_clk_7xg2=false</TD>
    <TD>shared_logic_gtc=false</TD>
    <TD>shared_logic_gtc_7xg2=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>shell_bridge=0</TD>
    <TD>silicon_rev=Pre-Production</TD>
    <TD>soft_reset_en=FALSE</TD>
    <TD>split_dma=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>split_dma_single_pf=FALSE</TD>
    <TD>sriov_active_vfs=252</TD>
    <TD>sys_reset_polarity=0</TD>
    <TD>tl_legacy_mode_enable=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_pf_enable_reg=0</TD>
    <TD>ultrascale=FALSE</TD>
    <TD>ultrascale_plus=TRUE</TD>
    <TD>use_standard_interfaces=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_clk_freq=3</TD>
    <TD>usr_irq_exdes=FALSE</TD>
    <TD>usrint_expn=FALSE</TD>
    <TD>v7_gen3=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcu118_board=FALSE</TD>
    <TD>vf_barlite_ext_pf0=0x00</TD>
    <TD>vf_barlite_ext_pf1=0x00</TD>
    <TD>vf_barlite_ext_pf2=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_ext_pf3=0x00</TD>
    <TD>vf_barlite_int_pf0=0x01</TD>
    <TD>vf_barlite_int_pf1=0x01</TD>
    <TD>vf_barlite_int_pf2=0x01</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_int_pf3=0x01</TD>
    <TD>vu9p_board=FALSE</TD>
    <TD>vu9p_tul_ex=FALSE</TD>
    <TD>wr_ch0_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_ch1_enabled=FALSE</TD>
    <TD>wr_ch2_enabled=FALSE</TD>
    <TD>wr_ch3_enabled=FALSE</TD>
    <TD>x_ipcorerevision=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=xdma</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.1</TD>
    <TD>xdma_aperture_size=0x09</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_axi_intf_mm=1</TD>
    <TD>xdma_axilite_master=FALSE</TD>
    <TD>xdma_axilite_slave=TRUE</TD>
    <TD>xdma_axist_bypass=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_control=0x4</TD>
    <TD>xdma_dsc_bypass=FALSE</TD>
    <TD>xdma_non_incremental_exdes=FALSE</TD>
    <TD>xdma_num_pcie_tag=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_num_usr_irq=1</TD>
    <TD>xdma_pcie_64bit_en=xdma_pcie_64bit_en</TD>
    <TD>xdma_rnum_chnl=4</TD>
    <TD>xdma_rnum_rids=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_st_infinite_desc_exdes=FALSE</TD>
    <TD>xdma_sts_ports=FALSE</TD>
    <TD>xdma_wnum_chnl=4</TD>
    <TD>xdma_wnum_rids=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>xlnx_ref_board=AU280</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_benes_xdma_0_0_pcie4c_ip_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=2</TD>
    <TD>c_cpll_vco_frequency=2500.0</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=100</TD>
    <TD>c_gt_rev=67</TD>
    <TD>c_gt_type=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=1</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=1</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=1</TD>
    <TD>c_pcie_coreclk_freq=500</TD>
    <TD>c_pcie_enable=1</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000001</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=1</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000011100</TD>
    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=40</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=8</TD>
    <TD>c_rx_master_channel_idx=111</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=200.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=0</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=2</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=32</TD>
    <TD>c_rx_usrclk2_frequency=200.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=200.0000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=8</TD>
    <TD>c_total_num_commons=2</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=40</TD>
    <TD>c_tx_line_rate=8</TD>
    <TD>c_tx_master_channel_idx=111</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=200.0000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=0</TD>
    <TD>c_tx_refclk_frequency=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=32</TD>
    <TD>c_tx_usrclk2_frequency=200.0000000</TD>
    <TD>c_tx_usrclk_frequency=200.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=0</TD>
    <TD>c_txprogdiv_freq_val=200</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_benes_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_cap_nextptr=0x000</TD>
    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>ari_cap_enable=FALSE</TD>
    <TD>aws_mode_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi4_cc_tuser_width=81</TD>
    <TD>axi4_cq_tuser_width=183</TD>
    <TD>axi4_data_width=512</TD>
    <TD>axi4_rc_tuser_width=161</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi4_rq_tuser_width=137</TD>
    <TD>axi4_tkeep_width=16</TD>
    <TD>axis_ccix_rx_tdata_width=512</TD>
    <TD>axis_ccix_rx_tuser_width=101</TD>
</TR><TR ALIGN='LEFT'>    <TD>axis_ccix_tx_tdata_width=512</TD>
    <TD>axis_ccix_tx_tuser_width=101</TD>
    <TD>axisten_if_cc_alignment_mode=0x2</TD>
    <TD>axisten_if_ccix_rx_credit_limit=0x08</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_ccix_tx_credit_limit=0x08</TD>
    <TD>axisten_if_ccix_tx_registered_tready=FALSE</TD>
    <TD>axisten_if_cq_alignment_mode=0x2</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_internal_msix_table=FALSE</TD>
    <TD>axisten_if_enable_msg_route=0x20000</TD>
    <TD>axisten_if_ext_512_cc_straddle=FALSE</TD>
    <TD>axisten_if_ext_512_cq_straddle=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_ext_512_rc_4tlp_straddle=TRUE</TD>
    <TD>axisten_if_ext_512_rc_straddle=TRUE</TD>
    <TD>axisten_if_ext_512_rq_straddle=TRUE</TD>
    <TD>axisten_if_msix_rx_parity_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rc_alignment_mode=0x0</TD>
    <TD>axisten_if_rc_straddle=TRUE</TD>
    <TD>axisten_if_rq_alignment_mode=0x0</TD>
    <TD>axisten_if_rx_parity_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_tx_parity_en=FALSE</TD>
    <TD>bmd_pio_mode=FALSE</TD>
    <TD>broadcom_sbr_wa=FALSE</TD>
    <TD>ccix_direct_attach_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ccix_dvsec=FALSE</TD>
    <TD>ccix_enable=FALSE</TD>
    <TD>ccix_vendor_id=0x1E2C</TD>
    <TD>cfg_ctl_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_ext_if=FALSE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>cfg_pm_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_status_if=TRUE</TD>
    <TD>cfg_tx_msg_if=TRUE</TD>
    <TD>completer_model=FALSE</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>crm_core_clk_freq_500=TRUE</TD>
    <TD>crm_user_clk_freq=3</TD>
    <TD>dbg_checker=FALSE</TD>
    <TD>dbg_descramble_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dedicate_perst=FALSE</TD>
    <TD>dev_port_type=0</TD>
    <TD>dis_gt_wizard=FALSE</TD>
    <TD>disable_bram_pipeline=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_eq_synchronizer=FALSE</TD>
    <TD>dma_2rp=FALSE</TD>
    <TD>dsn_cap_enable=FALSE</TD>
    <TD>en_gt_selection=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_parity=FALSE</TD>
    <TD>en_slot_cap_reg=FALSE</TD>
    <TD>enable_auto_rxeq=FALSE</TD>
    <TD>enable_ibert=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>enable_ltssm_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
    <TD>enable_msix_32vec=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_multipf_aer=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>ext_sys_clk_bufg=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_xvc_vsec_enable=FALSE</TD>
    <TD>extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>free_run_freq=1</TD>
    <TD>gen4_eieos_0s7=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y0_xdc=0</TD>
    <TD>gen_x0y1_xdc=0</TD>
    <TD>gen_x0y2_xdc=0</TD>
    <TD>gen_x0y3_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y4_xdc=0</TD>
    <TD>gen_x0y5_xdc=0</TD>
    <TD>gen_x0y6_xdc=0</TD>
    <TD>gen_x0y7_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x1y0_xdc=0</TD>
    <TD>gen_x1y1_xdc=0</TD>
    <TD>gen_x1y2_xdc=0</TD>
    <TD>gen_x1y3_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x1y4_xdc=0</TD>
    <TD>gen_x1y5_xdc=0</TD>
    <TD>gt_drp_clk_src=0</TD>
    <TD>gt_type=GTY</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtcom_in_core=2</TD>
    <TD>gtwiz_in_core=1</TD>
    <TD>ins_loss_profile=ADD-IN_CARD</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>is_board_project=1</TD>
    <TD>legacy_cfg_extend_interface_enable=FALSE</TD>
    <TD>ll_rx_tlp_parity_gen=FALSE</TD>
    <TD>ll_tx_tlp_parity_chk=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>master_gt_container=27</TD>
    <TD>master_gt_quad_inx=3</TD>
    <TD>mcap_cap_nextptr=0x000</TD>
    <TD>mcap_enablement=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>mcap_fpga_bitstream_version=0x00000000</TD>
    <TD>msi_en=TRUE</TD>
    <TD>msi_int=32</TD>
    <TD>msi_x_options=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>msix_en=FALSE</TD>
    <TD>pcie4_drp=FALSE</TD>
    <TD>pcie_blk_locn=6</TD>
    <TD>pcie_configuration=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_fast_config=NONE</TD>
    <TD>pcie_id_if=FALSE</TD>
    <TD>pdvsec_nextptr=0x000</TD>
    <TD>per_func_status_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_aer_cap_ecrc_gen_and_check_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x1C0</TD>
    <TD>pf0_ari_cap_next_func=0x00</TD>
    <TD>pf0_ari_cap_nextptr=0x1C0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ats_cap_inv_queue_depth=0x00</TD>
    <TD>pf0_ats_cap_nextptr=0x000</TD>
    <TD>pf0_ats_cap_on=FALSE</TD>
    <TD>pf0_bar0_aperture_size=0x009</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar0_control=0x4</TD>
    <TD>pf0_bar1_aperture_size=0x000</TD>
    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar2_control=0x0</TD>
    <TD>pf0_bar3_aperture_size=0x000</TD>
    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x000</TD>
    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_capability_pointer=0x40</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_class_code=0x070001</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
    <TD>pf0_dev_cap_ext_tag_supported=TRUE</TD>
    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0x3</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_device_id=0x9048</TD>
    <TD>pf0_dsn_cap_nextptr=0x1C0</TD>
    <TD>pf0_expansion_rom_aperture_size=0x000</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_interrupt_pin=0x1</TD>
    <TD>pf0_link_cap_aspm_support=0</TD>
    <TD>pf0_link_status_slot_clock_config=TRUE</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msi_cap_nextptr=0x70</TD>
    <TD>pf0_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf0_msix_cap_nextptr=0x70</TD>
    <TD>pf0_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pcie_cap_nextptr=0x000</TD>
    <TD>pf0_pm_cap_nextptr=0x48</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_pri_cap_nextptr=0x000</TD>
    <TD>pf0_pri_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pri_ost_pr_capacity=0x00000000</TD>
    <TD>pf0_rbar_bar_index_0=0x0</TD>
    <TD>pf0_rbar_bar_index_1=0x7</TD>
    <TD>pf0_rbar_bar_index_2=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_bar_index_3=0x7</TD>
    <TD>pf0_rbar_bar_index_4=0x7</TD>
    <TD>pf0_rbar_bar_index_5=0x7</TD>
    <TD>pf0_rbar_cap_bar0_lower=0x0000fff0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_bar0_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar1_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar2_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_bar2_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar3_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar4_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_bar4_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar5_upper=0x0000</TD>
    <TD>pf0_rbar_num_bar=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_secondary_pcie_cap_nextptr=0x1F0</TD>
    <TD>pf0_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar0_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar1_control=0x0</TD>
    <TD>pf0_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar3_control=0x0</TD>
    <TD>pf0_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar5_control=0x0</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x1F0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
    <TD>pf0_sriov_cap_ver=0x1</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf0_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vc_arb_capability=0x0</TD>
    <TD>pf0_vc_arb_tbl_offset=0x31</TD>
    <TD>pf0_vc_cap_enable=TRUE</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vc_extended_count=FALSE</TD>
    <TD>pf0_vc_low_priority_extended_count=FALSE</TD>
    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_ari_cap_next_func=0x00</TD>
    <TD>pf1_ari_cap_nextptr=0x000</TD>
    <TD>pf1_ats_cap_inv_queue_depth=0x00</TD>
    <TD>pf1_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_ats_cap_on=FALSE</TD>
    <TD>pf1_bar0_aperture_size=0x009</TD>
    <TD>pf1_bar0_control=0x4</TD>
    <TD>pf1_bar1_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar1_control=0x0</TD>
    <TD>pf1_bar2_aperture_size=0x000</TD>
    <TD>pf1_bar2_control=0x0</TD>
    <TD>pf1_bar3_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar3_control=0x0</TD>
    <TD>pf1_bar4_aperture_size=0x000</TD>
    <TD>pf1_bar4_control=0x0</TD>
    <TD>pf1_bar5_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar5_control=0x0</TD>
    <TD>pf1_capability_pointer=0x40</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_dev_cap_max_payload_size=0x3</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_device_id=0x9011</TD>
    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0x000</TD>
    <TD>pf1_expansion_rom_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_interrupt_pin=0x0</TD>
    <TD>pf1_msi_cap_multimsgcap=0</TD>
    <TD>pf1_msi_cap_nextptr=0x70</TD>
    <TD>pf1_msi_cap_pervecmaskcap=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_nextptr=0x70</TD>
    <TD>pf1_msix_cap_pba_bir=0</TD>
    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_size=0x000</TD>
    <TD>pf1_pcie_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pri_cap_nextptr=0x000</TD>
    <TD>pf1_pri_cap_on=FALSE</TD>
    <TD>pf1_pri_ost_pr_capacity=0x00000000</TD>
    <TD>pf1_rbar_bar_index_0=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_bar_index_1=0x7</TD>
    <TD>pf1_rbar_bar_index_2=0x7</TD>
    <TD>pf1_rbar_bar_index_3=0x7</TD>
    <TD>pf1_rbar_bar_index_4=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_bar_index_5=0x7</TD>
    <TD>pf1_rbar_cap_bar0_lower=0x0000fff0</TD>
    <TD>pf1_rbar_cap_bar0_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar1_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_bar1_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar2_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar2_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar3_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_bar3_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar4_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar4_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar5_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_bar5_upper=0x0000</TD>
    <TD>pf1_rbar_num_bar=0x1</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar0_control=0x0</TD>
    <TD>pf1_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar1_control=0x0</TD>
    <TD>pf1_sriov_bar2_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar2_control=0x0</TD>
    <TD>pf1_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar3_control=0x0</TD>
    <TD>pf1_sriov_bar4_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar4_control=0x0</TD>
    <TD>pf1_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar5_control=0x0</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_nextptr=0x000</TD>
    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x1</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_func_dep_link=0x0001</TD>
    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf2_aer_cap_nextptr=0x000</TD>
    <TD>pf2_ari_cap_next_func=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_ari_cap_nextptr=0x000</TD>
    <TD>pf2_ats_cap_inv_queue_depth=0x00</TD>
    <TD>pf2_ats_cap_nextptr=0x000</TD>
    <TD>pf2_ats_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar0_aperture_size=0x009</TD>
    <TD>pf2_bar0_control=0x4</TD>
    <TD>pf2_bar1_aperture_size=0x000</TD>
    <TD>pf2_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar2_aperture_size=0x000</TD>
    <TD>pf2_bar2_control=0x0</TD>
    <TD>pf2_bar3_aperture_size=0x000</TD>
    <TD>pf2_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar4_aperture_size=0x000</TD>
    <TD>pf2_bar4_control=0x0</TD>
    <TD>pf2_bar5_aperture_size=0x000</TD>
    <TD>pf2_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_capability_pointer=0x40</TD>
    <TD>pf2_class_code=0x058000</TD>
    <TD>pf2_dev_cap_max_payload_size=0x3</TD>
    <TD>pf2_device_id=0x9448</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_dsn_cap_nextptr=0x000</TD>
    <TD>pf2_expansion_rom_aperture_size=0x000</TD>
    <TD>pf2_expansion_rom_enable=FALSE</TD>
    <TD>pf2_interrupt_pin=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msi_cap_multimsgcap=0</TD>
    <TD>pf2_msi_cap_nextptr=0x70</TD>
    <TD>pf2_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf2_msix_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msix_cap_pba_bir=0</TD>
    <TD>pf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf2_msix_cap_table_bir=0</TD>
    <TD>pf2_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msix_cap_table_size=0x000</TD>
    <TD>pf2_pcie_cap_nextptr=0x000</TD>
    <TD>pf2_pm_cap_nextptr=0x70</TD>
    <TD>pf2_pri_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_pri_cap_on=FALSE</TD>
    <TD>pf2_pri_ost_pr_capacity=0x00000000</TD>
    <TD>pf2_rbar_bar_index_0=0x0</TD>
    <TD>pf2_rbar_bar_index_1=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_bar_index_2=0x7</TD>
    <TD>pf2_rbar_bar_index_3=0x7</TD>
    <TD>pf2_rbar_bar_index_4=0x7</TD>
    <TD>pf2_rbar_bar_index_5=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_cap_bar0_lower=0x0000fff0</TD>
    <TD>pf2_rbar_cap_bar0_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar1_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_cap_bar2_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar2_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar3_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_cap_bar4_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar4_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar5_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_num_bar=0x1</TD>
    <TD>pf2_revision_id=0x00</TD>
    <TD>pf2_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar0_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar1_control=0x0</TD>
    <TD>pf2_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar3_control=0x0</TD>
    <TD>pf2_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar5_control=0x0</TD>
    <TD>pf2_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf2_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_cap_total_vf=0x0000</TD>
    <TD>pf2_sriov_cap_ver=0x1</TD>
    <TD>pf2_sriov_first_vf_offset=0x0000</TD>
    <TD>pf2_sriov_func_dep_link=0x0002</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_supported_page_size=0x00000553</TD>
    <TD>pf2_sriov_vf_device_id=0x0000</TD>
    <TD>pf2_subsystem_id=0x0007</TD>
    <TD>pf2_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf3_aer_cap_nextptr=0x000</TD>
    <TD>pf3_ari_cap_next_func=0x00</TD>
    <TD>pf3_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_ats_cap_inv_queue_depth=0x00</TD>
    <TD>pf3_ats_cap_nextptr=0x000</TD>
    <TD>pf3_ats_cap_on=FALSE</TD>
    <TD>pf3_bar0_aperture_size=0x009</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar0_control=0x4</TD>
    <TD>pf3_bar1_aperture_size=0x000</TD>
    <TD>pf3_bar1_control=0x0</TD>
    <TD>pf3_bar2_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar2_control=0x0</TD>
    <TD>pf3_bar3_aperture_size=0x000</TD>
    <TD>pf3_bar3_control=0x0</TD>
    <TD>pf3_bar4_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar4_control=0x0</TD>
    <TD>pf3_bar5_aperture_size=0x000</TD>
    <TD>pf3_bar5_control=0x0</TD>
    <TD>pf3_capability_pointer=0x40</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_class_code=0x058000</TD>
    <TD>pf3_dev_cap_max_payload_size=0x3</TD>
    <TD>pf3_device_id=0x9648</TD>
    <TD>pf3_dsn_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_expansion_rom_aperture_size=0x000</TD>
    <TD>pf3_expansion_rom_enable=FALSE</TD>
    <TD>pf3_interrupt_pin=0x0</TD>
    <TD>pf3_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msi_cap_nextptr=0x70</TD>
    <TD>pf3_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf3_msix_cap_nextptr=0x70</TD>
    <TD>pf3_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf3_msix_cap_table_bir=0</TD>
    <TD>pf3_msix_cap_table_offset=0x00000000</TD>
    <TD>pf3_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_pcie_cap_nextptr=0x000</TD>
    <TD>pf3_pm_cap_nextptr=0x70</TD>
    <TD>pf3_pri_cap_nextptr=0x000</TD>
    <TD>pf3_pri_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_pri_ost_pr_capacity=0x00000000</TD>
    <TD>pf3_rbar_bar_index_0=0x0</TD>
    <TD>pf3_rbar_bar_index_1=0x7</TD>
    <TD>pf3_rbar_bar_index_2=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_bar_index_3=0x7</TD>
    <TD>pf3_rbar_bar_index_4=0x7</TD>
    <TD>pf3_rbar_bar_index_5=0x7</TD>
    <TD>pf3_rbar_cap_bar0_lower=0x0000fff0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_cap_bar0_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar1_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar2_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_cap_bar2_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar3_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar4_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_cap_bar4_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar5_upper=0x0000</TD>
    <TD>pf3_rbar_num_bar=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_revision_id=0x00</TD>
    <TD>pf3_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar0_control=0x0</TD>
    <TD>pf3_sriov_bar1_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar1_control=0x0</TD>
    <TD>pf3_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar2_control=0x0</TD>
    <TD>pf3_sriov_bar3_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar3_control=0x0</TD>
    <TD>pf3_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar4_control=0x0</TD>
    <TD>pf3_sriov_bar5_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar5_control=0x0</TD>
    <TD>pf3_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf3_sriov_cap_nextptr=0x000</TD>
    <TD>pf3_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_cap_ver=0x1</TD>
    <TD>pf3_sriov_first_vf_offset=0x0000</TD>
    <TD>pf3_sriov_func_dep_link=0x0003</TD>
    <TD>pf3_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_vf_device_id=0x0000</TD>
    <TD>pf3_subsystem_id=0x0007</TD>
    <TD>pf3_tphr_cap_nextptr=0x000</TD>
    <TD>pf3_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_lp_txpreset=4</TD>
    <TD>phy_refclk_freq=0</TD>
    <TD>pipe_debug_en=FALSE</TD>
    <TD>pipe_sim=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_ctrl_skp_gen_enable=FALSE</TD>
    <TD>pl_ctrl_skp_parity_and_crc_check_disable=TRUE</TD>
    <TD>pl_disable_lane_reversal=TRUE</TD>
    <TD>pl_interface=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_speed=8</TD>
    <TD>pl_link_cap_max_link_width=8</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>pl_user_spare2=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pll_type=1</TD>
    <TD>pm_enable_l23_entry=FALSE</TD>
    <TD>qdma_tph_msix_brams_dis=FALSE</TD>
    <TD>rbar_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>rbar_enable=FALSE</TD>
    <TD>rcv_msg_if=TRUE</TD>
    <TD>select_quad=GTY_Quad_227</TD>
    <TD>shared_logic=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>silicon_revision=Beta</TD>
    <TD>slot_cap_reg=0x00000040</TD>
    <TD>spare_word1=0x00000000</TD>
    <TD>sriov_active_vfs=252</TD>
</TR><TR ALIGN='LEFT'>    <TD>sriov_cap_enable=0x1</TD>
    <TD>sriov_exd_mode=FALSE</TD>
    <TD>sys_reset_polarity=0</TD>
    <TD>three_port_switch=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl2cfg_if_parity_chk=FALSE</TD>
    <TD>tl_completion_ram_size=0x2</TD>
    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_cd_vc1=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_ch=0x00</TD>
    <TD>tl_credits_ch_vc1=0x00</TD>
    <TD>tl_credits_npd=0x004</TD>
    <TD>tl_credits_npd_vc1=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_nph=0x20</TD>
    <TD>tl_credits_nph_vc1=0x01</TD>
    <TD>tl_credits_pd=0x3E0</TD>
    <TD>tl_credits_pd_vc1=0x1C0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_ph=0x20</TD>
    <TD>tl_credits_ph_vc1=0x40</TD>
    <TD>tl_fc_update_min_interval_time_vc1=0x02</TD>
    <TD>tl_fc_update_min_interval_tlp_count_vc1=0x04</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_feature_enable_fc_scaling=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
    <TD>tl_pf_enable_reg=0</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>two_port_config=X8G3</TD>
    <TD>two_port_switch=FALSE</TD>
    <TD>tx_fc_if=TRUE</TD>
    <TD>tx_rx_master_channel=X1Y15</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_standard_interfaces=FALSE</TD>
    <TD>vf0_capability_pointer=0x70</TD>
    <TD>vf0_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
    <TD>vf1_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
    <TD>vf3_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
    <TD>vfg0_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg0_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg0_ats_cap_on=FALSE</TD>
    <TD>vfg0_msix_cap_pba_bir=0</TD>
    <TD>vfg0_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg0_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg0_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg0_msix_cap_table_size=0x000</TD>
    <TD>vfg1_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg1_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg1_ats_cap_on=FALSE</TD>
    <TD>vfg1_msix_cap_pba_bir=0</TD>
    <TD>vfg1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg1_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg1_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg1_msix_cap_table_size=0x000</TD>
    <TD>vfg2_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg2_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg2_ats_cap_on=FALSE</TD>
    <TD>vfg2_msix_cap_pba_bir=0</TD>
    <TD>vfg2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg2_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg2_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg2_msix_cap_table_size=0x000</TD>
    <TD>vfg3_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg3_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg3_ats_cap_on=FALSE</TD>
    <TD>vfg3_msix_cap_pba_bir=0</TD>
    <TD>vfg3_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg3_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg3_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg3_msix_cap_table_size=0x000</TD>
    <TD>vu9p_board=FALSE</TD>
    <TD>x1_ch_en=X1Y15</TD>
</TR><TR ALIGN='LEFT'>    <TD>x2_ch_en=X1Y15 X1Y14</TD>
    <TD>x4_ch_en=X1Y15 X1Y14 X1Y13 X1Y12</TD>
    <TD>x8_ch_en=X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8</TD>
    <TD>x_ipcorerevision=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie4c_uscale_plus</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>xlnx_ref_board=AU280</TD>
</TR><TR ALIGN='LEFT'>    <TD>xs_ch_en=X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_22_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=virtexuplushbm</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=32</TD>
    <TD>c_max_split_beats=256</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=512</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=virtexuplushbm</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_4/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=9</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     2.618 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtexuplusHBM</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=xdma_v4_1_10_blk_mem_64_noreg_be.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=512</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=72</TD>
    <TD>c_read_width_b=72</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=8</TD>
    <TD>c_web_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=512</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_mode_b=READ_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=72</TD>
    <TD>c_write_width_b=72</TD>
    <TD>c_xdevicefamily=virtexuplusHBM</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_4/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=9</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     2.618 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtexuplusHBM</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=1</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=xdma_v4_1_10_blk_mem_64_reg_be.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=512</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=72</TD>
    <TD>c_read_width_b=72</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=8</TD>
    <TD>c_web_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=512</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_mode_b=READ_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=72</TD>
    <TD>c_write_width_b=72</TD>
    <TD>c_xdevicefamily=virtexuplusHBM</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=64</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_ds_buf/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_buf_type=ibufdsgte4</TD>
    <TD>c_bufg_gt_sync=0</TD>
    <TD>c_bufgce_div=1</TD>
    <TD>c_obufds_gte5_adv=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_icntl_tx=00000</TD>
    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_ds_buf</TD>
    <TD>x_ipproduct=Vivado 2020.2.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b1</TD>
    <TD>iptotal=5</TD>
    <TD>rst_active_high=1</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-max_msgs_per_check=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>ntcn-8=8</TD>
    <TD>reqp-1858=22</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
    <TD>bufg_gt_sync_used=9</TD>
    <TD>bufg_gt_used=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=1</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=919</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=578</TD>
    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=260</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=65215</TD>
    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=461</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtye4_channel_functional_category=Advanced</TD>
    <TD>gtye4_channel_used=8</TD>
    <TD>gtye4_common_functional_category=Advanced</TD>
    <TD>gtye4_common_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=1</TD>
    <TD>ibufds_gte4_functional_category=I/O</TD>
    <TD>ibufds_gte4_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=1</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=624</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=5990</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=17619</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=11390</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=13897</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=28118</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=864</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=171</TD>
    <TD>pcie4ce4_functional_category=Advanced</TD>
    <TD>pcie4ce4_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=BLOCKRAM</TD>
    <TD>ramb36e2_used=124</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=7240</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e_functional_category=CLB</TD>
    <TD>ramd64e_used=128</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=1017</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams64e_functional_category=CLB</TD>
    <TD>rams64e_used=36</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=1798</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=41</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-lint=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-os=default::[not_specified]</TD>
    <TD>-part=xcu280-fsvh2892-2L-e</TD>
    <TD>-resource_sharing=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
    <TD>-rtl_skip_ip=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=axi_benes_wrapper</TD>
</TR><TR ALIGN='LEFT'>    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:23s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1395.844MB</TD>
    <TD>memory_peak=3758.082MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
