module adder_16bit_tst;
  reg [15:0]a;
  reg [15:0]b;
  reg ci;
  
  wire [15:0]s;
  wire co;
  
  adde_16bit_beh uut(
    .s(s),
    .co(co),
    .a(a),
    .b(b),
    .ci(ci)
  );
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);

    
    a=16'h0000;
    b=16'h0000;
    ci=0;
  end
  
  always #1 b=b+1'b1;
  always #2 a=a+1'b1;
  
  initial #100 $finish;
endmodule