0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU/ALU.sim/sim_1/synth/timing/xsim/ALU_tb_time_synth.v,1556004618,verilog,C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU/ALU.srcs/sim_1/new/ALU_tb.vhd,,,\ALU\,,,,,,,,
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU/ALU.srcs/sim_1/new/ALU_tb.vhd,1555988410,vhdl,,,,alu_tb,,,,,,,,
