<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3866" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3866{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3866{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3866{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3866{left:69px;bottom:1084px;}
#t5_3866{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t6_3866{left:95px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t7_3866{left:69px;bottom:1045px;}
#t8_3866{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_3866{left:95px;bottom:1031px;letter-spacing:-0.14px;}
#ta_3866{left:69px;bottom:1005px;}
#tb_3866{left:95px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3866{left:95px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3866{left:95px;bottom:975px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#te_3866{left:95px;bottom:958px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tf_3866{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3866{left:95px;bottom:924px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#th_3866{left:95px;bottom:907px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#ti_3866{left:95px;bottom:891px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#tj_3866{left:95px;bottom:874px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_3866{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tl_3866{left:95px;bottom:840px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_3866{left:95px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tn_3866{left:69px;bottom:797px;}
#to_3866{left:95px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tp_3866{left:95px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tq_3866{left:95px;bottom:767px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_3866{left:95px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3866{left:95px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3866{left:95px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3866{left:95px;bottom:700px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_3866{left:69px;bottom:673px;}
#tw_3866{left:95px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tx_3866{left:95px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ty_3866{left:69px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tz_3866{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t10_3866{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_3866{left:69px;bottom:575px;}
#t12_3866{left:95px;bottom:579px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t13_3866{left:69px;bottom:553px;}
#t14_3866{left:95px;bottom:556px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t15_3866{left:95px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_3866{left:69px;bottom:513px;}
#t17_3866{left:95px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t18_3866{left:95px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3866{left:95px;bottom:483px;letter-spacing:-0.12px;}
#t1a_3866{left:69px;bottom:456px;}
#t1b_3866{left:95px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3866{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3866{left:69px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_3866{left:69px;bottom:402px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1f_3866{left:127px;bottom:408px;}
#t1g_3866{left:143px;bottom:402px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1h_3866{left:69px;bottom:343px;letter-spacing:0.13px;}
#t1i_3866{left:151px;bottom:343px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1j_3866{left:69px;bottom:319px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1k_3866{left:69px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3866{left:69px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1m_3866{left:69px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_3866{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_3866{left:69px;bottom:228px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1p_3866{left:69px;bottom:211px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t1q_3866{left:69px;bottom:194px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1r_3866{left:69px;bottom:177px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1s_3866{left:69px;bottom:160px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1t_3866{left:69px;bottom:144px;letter-spacing:-0.17px;word-spacing:-0.77px;}
#t1u_3866{left:69px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.5px;}

.s1_3866{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3866{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3866{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3866{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3866{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3866{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3866" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3866Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3866" style="-webkit-user-select: none;"><object width="935" height="1210" data="3866/3866.svg" type="image/svg+xml" id="pdf3866" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3866" class="t s1_3866">21-2 </span><span id="t2_3866" class="t s1_3866">Vol. 3B </span>
<span id="t3_3866" class="t s2_3866">8086 EMULATION </span>
<span id="t4_3866" class="t s3_3866">• </span><span id="t5_3866" class="t s4_3866">The 16-bit FLAGS register contains status and control flags. (This register is mapped to the 16 least significant </span>
<span id="t6_3866" class="t s4_3866">bits of the 32-bit EFLAGS register.) </span>
<span id="t7_3866" class="t s3_3866">• </span><span id="t8_3866" class="t s4_3866">All of the Intel 8086 instructions are supported (see Section 21.1.3, “Instructions Supported in Real-Address </span>
<span id="t9_3866" class="t s4_3866">Mode”). </span>
<span id="ta_3866" class="t s3_3866">• </span><span id="tb_3866" class="t s4_3866">A single, 16-bit-wide stack is provided for handling procedure calls and invocations of interrupt and exception </span>
<span id="tc_3866" class="t s4_3866">handlers. This stack is contained in the stack segment identified with the SS register. The SP (stack pointer) </span>
<span id="td_3866" class="t s4_3866">register contains an offset into the stack segment. The stack grows down (toward lower segment offsets) from </span>
<span id="te_3866" class="t s4_3866">the stack pointer. The BP (base pointer) register also contains an offset into the stack segment that can be used </span>
<span id="tf_3866" class="t s4_3866">as a pointer to a parameter list. When a CALL instruction is executed, the processor pushes the current </span>
<span id="tg_3866" class="t s4_3866">instruction pointer (the 16 least-significant bits of the EIP register and, on far calls, the current value of the CS </span>
<span id="th_3866" class="t s4_3866">register) onto the stack. On a return, initiated with a RET instruction, the processor pops the saved instruction </span>
<span id="ti_3866" class="t s4_3866">pointer from the stack into the EIP register (and CS register on far returns). When an implicit call to an interrupt </span>
<span id="tj_3866" class="t s4_3866">or exception handler is executed, the processor pushes the EIP, CS, and EFLAGS (low-order 16-bits only) </span>
<span id="tk_3866" class="t s4_3866">registers onto the stack. On a return from an interrupt or exception handler, initiated with an IRET instruction, </span>
<span id="tl_3866" class="t s4_3866">the processor pops the saved instruction pointer and EFLAGS image from the stack into the EIP, CS, and </span>
<span id="tm_3866" class="t s4_3866">EFLAGS registers. </span>
<span id="tn_3866" class="t s3_3866">• </span><span id="to_3866" class="t s4_3866">A single interrupt table, called the “interrupt vector table” or “interrupt table,” is provided for handling </span>
<span id="tp_3866" class="t s4_3866">interrupts and exceptions (see Figure 21-2). The interrupt table (which has 4-byte entries) takes the place of </span>
<span id="tq_3866" class="t s4_3866">the interrupt descriptor table (IDT, with 8-byte entries) used when handling protected-mode interrupts and </span>
<span id="tr_3866" class="t s4_3866">exceptions. Interrupt and exception vector numbers provide an index to entries in the interrupt table. Each </span>
<span id="ts_3866" class="t s4_3866">entry provides a pointer (called a “vector”) to an interrupt- or exception-handling procedure. See Section </span>
<span id="tt_3866" class="t s4_3866">21.1.4, “Interrupt and Exception Handling,” for more details. It is possible for software to relocate the IDT by </span>
<span id="tu_3866" class="t s4_3866">means of the LIDT instruction on IA-32 processors beginning with the Intel386 processor. </span>
<span id="tv_3866" class="t s3_3866">• </span><span id="tw_3866" class="t s4_3866">The x87 FPU is active and available to execute x87 FPU instructions in real-address mode. Programs written to </span>
<span id="tx_3866" class="t s4_3866">run on the Intel 8087 and Intel 287 math coprocessors can be run in real-address mode without modification. </span>
<span id="ty_3866" class="t s4_3866">The following extensions to the Intel 8086 execution environment are available in the IA-32 architecture’s real- </span>
<span id="tz_3866" class="t s4_3866">address mode. If backwards compatibility to Intel 286 and Intel 8086 processors is required, these features should </span>
<span id="t10_3866" class="t s4_3866">not be used in new programs written to run in real-address mode. </span>
<span id="t11_3866" class="t s3_3866">• </span><span id="t12_3866" class="t s4_3866">Two additional segment registers (FS and GS) are available. </span>
<span id="t13_3866" class="t s3_3866">• </span><span id="t14_3866" class="t s4_3866">Many of the integer and system instructions that have been added to later IA-32 processors can be executed in </span>
<span id="t15_3866" class="t s4_3866">real-address mode (see Section 21.1.3, “Instructions Supported in Real-Address Mode”). </span>
<span id="t16_3866" class="t s3_3866">• </span><span id="t17_3866" class="t s4_3866">The 32-bit operand prefix can be used in real-address mode programs to execute the 32-bit forms of instruc- </span>
<span id="t18_3866" class="t s4_3866">tions. This prefix also allows real-address mode programs to use the processor’s 32-bit general-purpose </span>
<span id="t19_3866" class="t s4_3866">registers. </span>
<span id="t1a_3866" class="t s3_3866">• </span><span id="t1b_3866" class="t s4_3866">The 32-bit address prefix can be used in real-address mode programs, allowing 32-bit offsets. </span>
<span id="t1c_3866" class="t s4_3866">The following sections describe address formation, registers, available instructions, and interrupt and exception </span>
<span id="t1d_3866" class="t s4_3866">handling in real-address mode. For information on I/O in real-address mode, see Chapter 19, “Input/Output,” of </span>
<span id="t1e_3866" class="t s4_3866">the Intel </span>
<span id="t1f_3866" class="t s5_3866">® </span>
<span id="t1g_3866" class="t s4_3866">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="t1h_3866" class="t s6_3866">21.1.1 </span><span id="t1i_3866" class="t s6_3866">Address Translation in Real-Address Mode </span>
<span id="t1j_3866" class="t s4_3866">In real-address mode, the processor does not interpret segment selectors as indexes into a descriptor table; </span>
<span id="t1k_3866" class="t s4_3866">instead, it uses them directly to form linear addresses as the 8086 processor does. It shifts the segment selector </span>
<span id="t1l_3866" class="t s4_3866">left by 4 bits to form a 20-bit base address (see Figure 21-1). The offset into a segment is added to the base </span>
<span id="t1m_3866" class="t s4_3866">address to create a linear address that maps directly to the physical address space. </span>
<span id="t1n_3866" class="t s4_3866">When using 8086-style address translation, it is possible to specify addresses larger than 1 MByte. For example, </span>
<span id="t1o_3866" class="t s4_3866">with a segment selector value of FFFFH and an offset of FFFFH, the linear (and physical) address would be 10FFEFH </span>
<span id="t1p_3866" class="t s4_3866">(1 megabyte plus 64 KBytes). The 8086 processor, which can form addresses only up to 20 bits long, truncates the </span>
<span id="t1q_3866" class="t s4_3866">high-order bit, thereby “wrapping” this address to FFEFH. When operating in real-address mode, however, the </span>
<span id="t1r_3866" class="t s4_3866">processor does not truncate such an address and uses it as a physical address. (Note, however, that for IA-32 </span>
<span id="t1s_3866" class="t s4_3866">processors beginning with the Intel486 processor, the A20M# signal can be used in real-address mode to mask </span>
<span id="t1t_3866" class="t s4_3866">address line A20, thereby mimicking the 20-bit wrap-around behavior of the 8086 processor.) Care should be take </span>
<span id="t1u_3866" class="t s4_3866">to ensure that A20M# based address wrapping is handled correctly in multiprocessor based system. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
