

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sat Apr 15 12:33:31 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        edge_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.60|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  553644|    1|  553644|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  553606|  553606|       131|        131|          1|  4226|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     354|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     576|     640|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1301|
|Register         |        -|      -|    1505|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|    2081|    2295|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |edge_kernel_sdiv_32ns_32ns_32_36_seq_U7  |edge_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |edge_kernel_srem_32ns_32ns_32_36_seq_U6  |edge_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      0|  576|  640|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_U  |compute_stencil_buf  |        1|  0|   0|   131|    8|     1|         1048|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        1|  0|   0|   131|    8|     1|         1048|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_1419_p2  |     +    |      0|  0|  13|          13|           1|
    |p_fu_1590_p2              |     +    |      0|  0|  32|          32|          32|
    |q_fu_1585_p2              |     +    |      0|  0|  32|          32|          32|
    |sum2_fu_1521_p2           |     +    |      0|  0|   4|           8|           8|
    |tmp3_fu_1511_p2           |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_1517_p2           |     +    |      0|  0|   8|           8|           8|
    |tmp_14_cast5_fu_1435_p2   |     +    |      0|  0|   6|           3|           6|
    |tmp_3_fu_1533_p2          |     +    |      0|  0|  13|           9|          13|
    |tmp_6_fu_1405_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_1409_p2          |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_1441_p2          |     -    |      0|  0|  13|           8|          13|
    |p_neg_t_fu_1553_p2        |     -    |      0|  0|   8|           1|           8|
    |tmp_13_fu_1527_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_14_fu_1605_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_15_fu_1609_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_16_fu_1614_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_17_fu_1619_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_fu_1383_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_1399_p2          |     -    |      0|  0|  32|          32|          32|
    |or_cond6_fu_1487_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1476_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_1482_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_1413_p2      |   icmp   |      0|  0|   5|          13|          13|
    |slt1_fu_1462_p2           |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_1595_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_1600_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_1472_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_2_fu_1425_p2          |   icmp   |      0|  0|   5|          13|           8|
    |tmp_4_fu_1573_p3          |  select  |      0|  0|   8|           1|           8|
    |rev1_fu_1466_p2           |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1457_p2            |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 354|         450|         461|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  432|        170|    1|        170|
    |input_index_reg_1326             |   13|          2|   13|         26|
    |reg_1349                         |    8|          2|    8|         16|
    |reg_1355                         |    8|          2|    8|         16|
    |stencil_buf_addr_1_loc_reg_1338  |    8|          2|    8|         16|
    |stencil_buf_address0             |  248|         99|    8|        792|
    |stencil_buf_address1             |  248|         99|    8|        792|
    |stencil_buf_d0                   |  168|         66|    8|        528|
    |stencil_buf_d1                   |  168|         66|    8|        528|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1301|        508|   70|       2884|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |  169|   0|  169|          0|
    |exitcond3_reg_2419               |    1|   0|    1|          0|
    |input_index_1_reg_2423           |   13|   0|   13|          0|
    |input_index_reg_1326             |   13|   0|   13|          0|
    |input_load_reg_2466              |    8|   0|    8|          0|
    |or_cond6_reg_2442                |    1|   0|    1|          0|
    |q_reg_3112                       |   32|   0|   32|          0|
    |reg_1349                         |    8|   0|    8|          0|
    |reg_1355                         |    8|   0|    8|          0|
    |slt_reg_3118                     |    1|   0|    1|          0|
    |stencil_buf_addr_1_loc_reg_1338  |    8|   0|    8|          0|
    |stencil_buf_load_100_reg_2945    |    8|   0|    8|          0|
    |stencil_buf_load_101_reg_2950    |    8|   0|    8|          0|
    |stencil_buf_load_102_reg_2955    |    8|   0|    8|          0|
    |stencil_buf_load_103_reg_2960    |    8|   0|    8|          0|
    |stencil_buf_load_104_reg_2965    |    8|   0|    8|          0|
    |stencil_buf_load_105_reg_2970    |    8|   0|    8|          0|
    |stencil_buf_load_106_reg_2975    |    8|   0|    8|          0|
    |stencil_buf_load_107_reg_2980    |    8|   0|    8|          0|
    |stencil_buf_load_108_reg_2985    |    8|   0|    8|          0|
    |stencil_buf_load_109_reg_2990    |    8|   0|    8|          0|
    |stencil_buf_load_10_reg_2495     |    8|   0|    8|          0|
    |stencil_buf_load_110_reg_2995    |    8|   0|    8|          0|
    |stencil_buf_load_111_reg_3000    |    8|   0|    8|          0|
    |stencil_buf_load_112_reg_3005    |    8|   0|    8|          0|
    |stencil_buf_load_113_reg_3010    |    8|   0|    8|          0|
    |stencil_buf_load_114_reg_3015    |    8|   0|    8|          0|
    |stencil_buf_load_115_reg_3020    |    8|   0|    8|          0|
    |stencil_buf_load_116_reg_3025    |    8|   0|    8|          0|
    |stencil_buf_load_117_reg_3030    |    8|   0|    8|          0|
    |stencil_buf_load_118_reg_3035    |    8|   0|    8|          0|
    |stencil_buf_load_119_reg_3040    |    8|   0|    8|          0|
    |stencil_buf_load_11_reg_2500     |    8|   0|    8|          0|
    |stencil_buf_load_120_reg_3045    |    8|   0|    8|          0|
    |stencil_buf_load_121_reg_3050    |    8|   0|    8|          0|
    |stencil_buf_load_122_reg_3055    |    8|   0|    8|          0|
    |stencil_buf_load_123_reg_3060    |    8|   0|    8|          0|
    |stencil_buf_load_124_reg_3065    |    8|   0|    8|          0|
    |stencil_buf_load_125_reg_3070    |    8|   0|    8|          0|
    |stencil_buf_load_126_reg_3075    |    8|   0|    8|          0|
    |stencil_buf_load_127_reg_3080    |    8|   0|    8|          0|
    |stencil_buf_load_129_reg_3090    |    8|   0|    8|          0|
    |stencil_buf_load_12_reg_2505     |    8|   0|    8|          0|
    |stencil_buf_load_13_reg_2510     |    8|   0|    8|          0|
    |stencil_buf_load_14_reg_2515     |    8|   0|    8|          0|
    |stencil_buf_load_15_reg_2520     |    8|   0|    8|          0|
    |stencil_buf_load_16_reg_2525     |    8|   0|    8|          0|
    |stencil_buf_load_17_reg_2530     |    8|   0|    8|          0|
    |stencil_buf_load_18_reg_2535     |    8|   0|    8|          0|
    |stencil_buf_load_19_reg_2540     |    8|   0|    8|          0|
    |stencil_buf_load_20_reg_2545     |    8|   0|    8|          0|
    |stencil_buf_load_21_reg_2550     |    8|   0|    8|          0|
    |stencil_buf_load_22_reg_2555     |    8|   0|    8|          0|
    |stencil_buf_load_23_reg_2560     |    8|   0|    8|          0|
    |stencil_buf_load_24_reg_2565     |    8|   0|    8|          0|
    |stencil_buf_load_25_reg_2570     |    8|   0|    8|          0|
    |stencil_buf_load_26_reg_2575     |    8|   0|    8|          0|
    |stencil_buf_load_27_reg_2580     |    8|   0|    8|          0|
    |stencil_buf_load_28_reg_2585     |    8|   0|    8|          0|
    |stencil_buf_load_29_reg_2590     |    8|   0|    8|          0|
    |stencil_buf_load_2_reg_2460      |    8|   0|    8|          0|
    |stencil_buf_load_30_reg_2595     |    8|   0|    8|          0|
    |stencil_buf_load_31_reg_2600     |    8|   0|    8|          0|
    |stencil_buf_load_32_reg_2605     |    8|   0|    8|          0|
    |stencil_buf_load_33_reg_2610     |    8|   0|    8|          0|
    |stencil_buf_load_34_reg_2615     |    8|   0|    8|          0|
    |stencil_buf_load_35_reg_2620     |    8|   0|    8|          0|
    |stencil_buf_load_36_reg_2625     |    8|   0|    8|          0|
    |stencil_buf_load_37_reg_2630     |    8|   0|    8|          0|
    |stencil_buf_load_38_reg_2635     |    8|   0|    8|          0|
    |stencil_buf_load_39_reg_2640     |    8|   0|    8|          0|
    |stencil_buf_load_3_reg_2472      |    8|   0|    8|          0|
    |stencil_buf_load_40_reg_2645     |    8|   0|    8|          0|
    |stencil_buf_load_41_reg_2650     |    8|   0|    8|          0|
    |stencil_buf_load_42_reg_2655     |    8|   0|    8|          0|
    |stencil_buf_load_43_reg_2660     |    8|   0|    8|          0|
    |stencil_buf_load_44_reg_2665     |    8|   0|    8|          0|
    |stencil_buf_load_45_reg_2670     |    8|   0|    8|          0|
    |stencil_buf_load_46_reg_2675     |    8|   0|    8|          0|
    |stencil_buf_load_47_reg_2680     |    8|   0|    8|          0|
    |stencil_buf_load_48_reg_2685     |    8|   0|    8|          0|
    |stencil_buf_load_49_reg_2690     |    8|   0|    8|          0|
    |stencil_buf_load_4_reg_2478      |    8|   0|    8|          0|
    |stencil_buf_load_50_reg_2695     |    8|   0|    8|          0|
    |stencil_buf_load_51_reg_2700     |    8|   0|    8|          0|
    |stencil_buf_load_52_reg_2705     |    8|   0|    8|          0|
    |stencil_buf_load_53_reg_2710     |    8|   0|    8|          0|
    |stencil_buf_load_54_reg_2715     |    8|   0|    8|          0|
    |stencil_buf_load_55_reg_2720     |    8|   0|    8|          0|
    |stencil_buf_load_56_reg_2725     |    8|   0|    8|          0|
    |stencil_buf_load_57_reg_2730     |    8|   0|    8|          0|
    |stencil_buf_load_58_reg_2735     |    8|   0|    8|          0|
    |stencil_buf_load_59_reg_2740     |    8|   0|    8|          0|
    |stencil_buf_load_5_reg_2484      |    8|   0|    8|          0|
    |stencil_buf_load_60_reg_2745     |    8|   0|    8|          0|
    |stencil_buf_load_61_reg_2750     |    8|   0|    8|          0|
    |stencil_buf_load_62_reg_2755     |    8|   0|    8|          0|
    |stencil_buf_load_63_reg_2760     |    8|   0|    8|          0|
    |stencil_buf_load_64_reg_2765     |    8|   0|    8|          0|
    |stencil_buf_load_65_reg_2770     |    8|   0|    8|          0|
    |stencil_buf_load_66_reg_2775     |    8|   0|    8|          0|
    |stencil_buf_load_67_reg_2780     |    8|   0|    8|          0|
    |stencil_buf_load_68_reg_2785     |    8|   0|    8|          0|
    |stencil_buf_load_69_reg_2790     |    8|   0|    8|          0|
    |stencil_buf_load_6_reg_3095      |    8|   0|    8|          0|
    |stencil_buf_load_70_reg_2795     |    8|   0|    8|          0|
    |stencil_buf_load_71_reg_2800     |    8|   0|    8|          0|
    |stencil_buf_load_72_reg_2805     |    8|   0|    8|          0|
    |stencil_buf_load_73_reg_2810     |    8|   0|    8|          0|
    |stencil_buf_load_74_reg_2815     |    8|   0|    8|          0|
    |stencil_buf_load_75_reg_2820     |    8|   0|    8|          0|
    |stencil_buf_load_76_reg_2825     |    8|   0|    8|          0|
    |stencil_buf_load_77_reg_2830     |    8|   0|    8|          0|
    |stencil_buf_load_78_reg_2835     |    8|   0|    8|          0|
    |stencil_buf_load_79_reg_2840     |    8|   0|    8|          0|
    |stencil_buf_load_7_reg_3101      |    8|   0|    8|          0|
    |stencil_buf_load_80_reg_2845     |    8|   0|    8|          0|
    |stencil_buf_load_81_reg_2850     |    8|   0|    8|          0|
    |stencil_buf_load_82_reg_2855     |    8|   0|    8|          0|
    |stencil_buf_load_83_reg_2860     |    8|   0|    8|          0|
    |stencil_buf_load_84_reg_2865     |    8|   0|    8|          0|
    |stencil_buf_load_85_reg_2870     |    8|   0|    8|          0|
    |stencil_buf_load_86_reg_2875     |    8|   0|    8|          0|
    |stencil_buf_load_87_reg_2880     |    8|   0|    8|          0|
    |stencil_buf_load_88_reg_2885     |    8|   0|    8|          0|
    |stencil_buf_load_89_reg_2890     |    8|   0|    8|          0|
    |stencil_buf_load_90_reg_2895     |    8|   0|    8|          0|
    |stencil_buf_load_91_reg_2900     |    8|   0|    8|          0|
    |stencil_buf_load_92_reg_2905     |    8|   0|    8|          0|
    |stencil_buf_load_93_reg_2910     |    8|   0|    8|          0|
    |stencil_buf_load_94_reg_2915     |    8|   0|    8|          0|
    |stencil_buf_load_95_reg_2920     |    8|   0|    8|          0|
    |stencil_buf_load_96_reg_2925     |    8|   0|    8|          0|
    |stencil_buf_load_97_reg_2930     |    8|   0|    8|          0|
    |stencil_buf_load_98_reg_2935     |    8|   0|    8|          0|
    |stencil_buf_load_99_reg_2940     |    8|   0|    8|          0|
    |stencil_buf_load_9_reg_2490      |    8|   0|    8|          0|
    |tile_index_dim0_reg_1667         |   32|   0|   32|          0|
    |tile_index_dim1_reg_1673         |   32|   0|   32|          0|
    |tmp_10_reg_3123                  |    1|   0|    1|          0|
    |tmp_13_reg_3085                  |    8|   0|    8|          0|
    |tmp_14_cast5_reg_2432            |    6|   0|    6|          0|
    |tmp_17_reg_3128                  |    8|   0|    8|          0|
    |tmp_22_reg_2446                  |    1|   0|    1|          0|
    |tmp_2_reg_2428                   |    1|   0|    1|          0|
    |tmp_3_reg_3107                   |   13|   0|   13|          0|
    |tmp_6_reg_1739                   |   32|   0|   32|          0|
    |tmp_7_reg_1744                   |   32|   0|   32|          0|
    |tmp_9_reg_2437                   |    7|   0|    7|          0|
    |tmp_reg_1690                     |   31|   0|   32|          1|
    |tmp_s_reg_1695                   |   31|   0|   32|          1|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1505|   0| 1507|          2|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_done              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       compute       | return value |
|compute_flag         |  in |    1|   ap_none  |     compute_flag    |    scalar    |
|output_r_address0    | out |   12|  ap_memory |       output_r      |     array    |
|output_r_ce0         | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0         | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0          | out |    8|  ap_memory |       output_r      |     array    |
|input_r_address0     | out |   12|  ap_memory |       input_r       |     array    |
|input_r_ce0          | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0           |  in |    8|  ap_memory |       input_r       |     array    |
|tile_index           |  in |   32|   ap_none  |      tile_index     |    scalar    |
|tile_num_dim0        |  in |   32|   ap_none  |    tile_num_dim0    |    scalar    |
|var_edge_y_extent_0  |  in |   32|   ap_none  | var_edge_y_extent_0 |    scalar    |
|var_edge_y_extent_1  |  in |   32|   ap_none  | var_edge_y_extent_1 |    scalar    |
|var_edge_y_min_0     |  in |   32|   ap_none  |   var_edge_y_min_0  |    scalar    |
|var_edge_y_min_1     |  in |   32|   ap_none  |   var_edge_y_min_1  |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

