# Salam, I'm Muhammad Aldacher ðŸ‘‹
ðŸ“« How to reach me: [Linkedin](https://www.linkedin.com/in/muhammad-isa-aldacher-95336831/)</br>
This page is still under-construction ðŸ˜„
<!--
**muhammadaldacher/muhammadaldacher** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
## Study Material
Here, I will try to organize a study roadmap for people interested in Analog & Mixed-Signal design, based on my experience & what I studied from before:
1. [Analog Design Basics](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/1_Analog_Design_Basics.md)
2. [Digital Circuits Basics](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/2_Digital_Circuits_Basics.md)
3. [PLLs (Phase-Locked Loops)](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/3_PLLs.md)
4. [ADCs (Analog/Digital Converters)](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/4_ADCs.md)
5. [LDOs (Low-Dropout Regulators)](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/5_LDOs.md)
6. [RF receiver system](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/6_RF_Rx.md)
7. [IO/SERDES system](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/7_IO_transceivers.md)
---
## Projects
| | Project | Category | Year |
|---:|---|---|---|
|  1 | [8-bit Asynchronous SAR ADC design](https://github.com/muhammadaldacher/Analog-Design-of-Asynchronous-SAR-ADC)                        | ADC Design |  2020 |
|  2 | [1.5-bit Pipeline ADC with Boosted OpAmp](https://github.com/muhammadaldacher/Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp)| ADC Design |  2018 |
|  3 | [Dynamic Comparator design](https://github.com/muhammadaldacher/Analog-Design-of-Dynamic-Comparator)                                  | ADC design |  2018 |
|  4 | [Bootstrapped Switch design](https://github.com/muhammadaldacher/Analog-Design-of-Bootstrapped-Switch)                                | ADC design |  2018 |
|  5 | [Current-steering DAC design](https://github.com/muhammadaldacher/Analog-design-of-4-bit-current-steering-DACs)                       | ADC design |  2018 |
|  6 | [Modeling of 4-bit Flash ADC & DAC](https://github.com/muhammadaldacher/Modeling-of-4-bit-Flash-ADC-and-4-bit-DAC)                    | ADC design |  2018 |
|  7 | [Modeling of 10-bit Pipeline ADC & DAC](https://github.com/muhammadaldacher/Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC)           | ADC design |  2018 |
|  8 | [1.9-GHz PLL design](https://github.com/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system)                                         | PLL Design |  2018 |
|  9 | [1.9-GHz-Rx-frontend blocks](https://github.com/muhammadaldacher/RF-design-of-1.9-GHz-Rx-frontend)                                    | RF design |  2018 |
|  10| [2.4-GHz LNA design](https://github.com/muhammadaldacher/RF-design-of-2.4-GHz-LNA)                                                    | RF design |  2016 |
|  11| [Transceiver for 10GbaseKR standard](https://github.com/muhammadaldacher/Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS) | IO design |  2013 |
|  12| [8x8 SRAM array design](https://github.com/muhammadaldacher/Layout-Design-of-an-8x8-SRAM-array)                                       | Layout |  2017 |
|  13| [8-bit Microprocessor](https://github.com/muhammadaldacher/Layout-Design-for-an-8-bit-Microprocessor)                                 | Layout |  2013 |
|  14| [FPGA Design of a Digital/Analog Clock Display](https://github.com/muhammadaldacher/FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7) | FPGA |  2017 |
|  15| [DTFT & Convolution](https://github.com/muhammadaldacher/Signal-Processing-DTFT-and-Convolution)                                      | Signal Processing |  2020 |
|  16| [Z Transform & Tone Reduction](https://github.com/muhammadaldacher/Signal-Processing-Z-Transform-and-Tone-Reduction)                  | Signal Processing |  2020 |


---
<!--
1. Cadence Tool
2. Layout
3. EM/IR
4. Interview Qs
-->
## Extras
- Razavi References ([drive](https://drive.google.com/drive/folders/1nh3xIubKoVVnNqBn1ol3yg5K-O-5yp5A?usp=share_link))</br>
- Razavi AnalogMind Articles ([drive](https://drive.google.com/drive/folders/1s2yY1Wdd_azZkNUN0VTgJlu-6ddwTAYN?usp=share_link)) ([Linkedin Post](https://www.linkedin.com/posts/muhammad-isa-aldacher-95336831_analog-mixedsignal-vlsi-activity-6979211687199473664-R20d))</br>
</br>
