C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/div_gen_v5_1_19
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap div_gen_v5_1_19 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/div_gen_v5_1_19
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work div_gen_v5_1_19 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/div_gen_v5_1_19/.cxl.vhdl.div_gen_v5_1_19.div_gen_v5_1_19.nt64.cmf
