// Seed: 1102536683
module module_0 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri1 id_14
);
  wire id_16;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri1 id_2
    , id_6,
    input supply1 id_3,
    input wand id_4
);
  uwire id_7 = 1, id_8, id_9, id_10;
  assign id_7 = 1;
  module_0(
      id_1, id_6, id_4, id_1, id_6, id_6, id_1, id_1, id_6, id_1, id_1, id_0, id_6, id_1, id_4
  );
  assign id_2 = id_6;
endmodule
