// Seed: 2067579717
`timescale 1ps / 1 ps
module module_0 ();
  assign id_0 = id_0;
  logic id_1;
  assign id_1 = id_0;
  type_4(
      id_0, 1, id_0, 1'b0
  );
  logic id_2;
endmodule
