Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:10:05 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.434        0.000                      0                 1410        0.159        0.000                      0                 1410        3.000        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.434        0.000                      0                 1410        0.159        0.000                      0                 1410        3.000        0.000                       0                   586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.696ns (40.906%)  route 3.895ns (59.094%))
  Logic Levels:           13  (CARRY4=8 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 f  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 f  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 r  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 f  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.784     5.882    fsm4/out_reg[3]_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.006 r  fsm4/out_carry_i_7/O
                         net (fo=1, routed)           0.000     6.006    add3/S[1]
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.539 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.539    add3/out_carry_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.656 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.656    add3/out_carry__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.773 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    add3/out_carry__1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.890    add3/out_carry__2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.007    add3/out_carry__3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.124    add3/out_carry__4_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.241    add3/out_carry__5_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.564 r  add3/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.564    yWrite10/add3_out[29]
    SLICE_X34Y57         FDRE                                         r  yWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    yWrite10/clk
    SLICE_X34Y57         FDRE                                         r  yWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.109     7.998    yWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.688ns (40.834%)  route 3.895ns (59.166%))
  Logic Levels:           13  (CARRY4=8 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 f  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 f  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 r  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 f  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.784     5.882    fsm4/out_reg[3]_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.006 r  fsm4/out_carry_i_7/O
                         net (fo=1, routed)           0.000     6.006    add3/S[1]
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.539 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.539    add3/out_carry_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.656 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.656    add3/out_carry__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.773 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    add3/out_carry__1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.890    add3/out_carry__2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.007    add3/out_carry__3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.124    add3/out_carry__4_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.241    add3/out_carry__5_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.556 r  add3/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.556    yWrite10/add3_out[31]
    SLICE_X34Y57         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    yWrite10/clk
    SLICE_X34Y57         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.109     7.998    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 1.138ns (19.030%)  route 4.842ns (80.970%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 f  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 f  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 r  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 f  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         1.115     6.213    fsm4/out_reg[3]_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.124     6.337 r  fsm4/out_tmp_reg_i_23/O
                         net (fo=2, routed)           0.616     6.953    mult1/I1[10]
    DSP48_X2Y21          DSP48E1                                      r  mult1/out_tmp0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y21          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.138ns (19.285%)  route 4.763ns (80.715%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.787     6.874    mult1/p_0_in
    SLICE_X38Y52         FDRE                                         r  mult1/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X38Y52         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.138ns (19.285%)  route 4.763ns (80.715%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.787     6.874    mult1/p_0_in
    SLICE_X38Y52         FDRE                                         r  mult1/out_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X38Y52         FDRE                                         r  mult1/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/done_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.138ns (19.308%)  route 4.756ns (80.692%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.780     6.867    mult1/p_0_in
    SLICE_X36Y52         FDRE                                         r  mult1/done_buf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/done_buf_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.138ns (19.308%)  route 4.756ns (80.692%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.780     6.867    mult1/p_0_in
    SLICE_X36Y52         FDRE                                         r  mult1/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/done_reg/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/done_reg
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.138ns (19.308%)  route 4.756ns (80.692%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.780     6.867    mult1/p_0_in
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[11]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.138ns (19.308%)  route 4.756ns (80.692%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.780     6.867    mult1/p_0_in
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 fsm5/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.138ns (19.308%)  route 4.756ns (80.692%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.973     0.973    fsm5/clk
    SLICE_X38Y64         FDRE                                         r  fsm5/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[28]/Q
                         net (fo=3, routed)           0.809     2.300    fsm5/fsm5_out[28]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.124     2.424 r  fsm5/y_addr0[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.797     3.222    fsm5/y_addr0[3]_INST_0_i_35_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.346 r  fsm5/y_addr0[3]_INST_0_i_23/O
                         net (fo=4, routed)           0.777     4.122    fsm5/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.246 f  fsm5/y_addr0[3]_INST_0_i_8/O
                         net (fo=41, routed)          0.727     4.974    fsm4/out_reg[0]_3
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.098 r  fsm4/tmp_addr0[3]_INST_0_i_5/O
                         net (fo=136, routed)         0.865     5.963    fsm4/out_reg[3]_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.780     6.867    mult1/p_0_in
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=587, unset)          0.924     7.924    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult1/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y53         FDRE                                         r  mult1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.055     0.614    mult1/p_1_in[15]
    SLICE_X36Y53         FDRE                                         r  mult1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y53         FDRE                                         r  mult1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y51         FDRE                                         r  mult1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[1]
    SLICE_X36Y51         FDRE                                         r  mult1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y51         FDRE                                         r  mult1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.113     0.664    mult1/p_1_in[5]
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y53         FDRE                                         r  mult1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.059     0.617    mult1/p_1_in[12]
    SLICE_X36Y53         FDRE                                         r  mult1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y53         FDRE                                         r  mult1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.022     0.454    mult1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y52         FDRE                                         r  mult1/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.052     0.590    mult1/p_1_in[9]
    SLICE_X35Y52         FDRE                                         r  mult1/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y52         FDRE                                         r  mult1/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y63         FDRE                                         r  mult0/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[14]
    SLICE_X39Y63         FDRE                                         r  mult0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y63         FDRE                                         r  mult0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y60         FDRE                                         r  mult0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[3]
    SLICE_X39Y60         FDRE                                         r  mult0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y60         FDRE                                         r  mult0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y61         FDRE                                         r  mult0/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[7]
    SLICE_X39Y61         FDRE                                         r  mult0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y61         FDRE                                         r  mult0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y61         FDRE                                         r  mult0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.054     0.593    mult0/p_1_in[4]
    SLICE_X39Y61         FDRE                                         r  mult0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y61         FDRE                                         r  mult0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[7]
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.066     0.498    mult1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y25   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y63  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y66  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y67  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y67  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y66  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y67  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y63  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y66  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y66  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y64  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y63  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y66  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y66  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y64  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y67  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  ARead00/out_reg[18]/C



