make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "opsis_video-customvideomixersoc-opsis.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "opsis_video-customvideomixersoc-opsis.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22814: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22879: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22888: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22954: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22990: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23150: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23181: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23209: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23240: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23268: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23299: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23327: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23358: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23386: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23417: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23445: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23476: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23504: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23535: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23563: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23594: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23622: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23653: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23681: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23712: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23740: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23771: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23799: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23830: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23858: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23889: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23917: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23948: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23976: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24007: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24035: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24066: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24094: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24120: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24341: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24409: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24428: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24447: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24471: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24496: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24515: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24534: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24558: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24583: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24602: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24621: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24645: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24765: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24833: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24852: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24871: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24895: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24920: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24939: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24958: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24982: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25007: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25026: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25045: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25069: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25193: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25213: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25280: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25312: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25349: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25381: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25418: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25450: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25530: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25561: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25593: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25630: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25662: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25699: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25731: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 112: Using initial value of customvideomixersoc_customvideomixersoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 125: Using initial value of customvideomixersoc_customvideomixersoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 144: Using initial value of customvideomixersoc_customvideomixersoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 160: Using initial value of customvideomixersoc_customvideomixersoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 188: Using initial value of customvideomixersoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 194: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 281: Using initial value of uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 304: Using initial value of uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 380: Using initial value of firmware_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 395: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 728: Using initial value of customvideomixersoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 744: Using initial value of customvideomixersoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 760: Using initial value of customvideomixersoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 776: Using initial value of customvideomixersoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 939: Using initial value of customvideomixersoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 978: Using initial value of customvideomixersoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1017: Using initial value of customvideomixersoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1056: Using initial value of customvideomixersoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1095: Using initial value of customvideomixersoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1134: Using initial value of customvideomixersoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1173: Using initial value of customvideomixersoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1212: Using initial value of customvideomixersoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1232: Using initial value of customvideomixersoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1249: Using initial value of customvideomixersoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1264: Using initial value of customvideomixersoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1265: Using initial value of customvideomixersoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1266: Using initial value of customvideomixersoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1267: Using initial value of customvideomixersoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1268: Using initial value of customvideomixersoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1338: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1412: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1415: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1438: Using initial value of hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1443: Using initial value of hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1529: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1557: Using initial value of hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1562: Using initial value of hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1648: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1676: Using initial value of hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1681: Using initial value of hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1767: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 1904: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2174: Using initial value of hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2240: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2243: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2266: Using initial value of hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2271: Using initial value of hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2357: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2385: Using initial value of hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2390: Using initial value of hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2476: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2504: Using initial value of hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2509: Using initial value of hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2595: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 2732: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3002: Using initial value of hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3018: Using initial value of interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3019: Using initial value of interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3108: Using initial value of hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3299: Using initial value of hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3302: Using initial value of hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3317: Using initial value of hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3320: Using initial value of hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3350: Using initial value of hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3567: Using initial value of hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3585: Using initial value of interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3586: Using initial value of interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3675: Using initial value of hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 3872: Using initial value of hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 4089: Using initial value of hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 4123: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 4126: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22855: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23073: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 5779: Assignment to uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 5894: Assignment to fx2_hack_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 5899: Assignment to fx2_hack_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6233: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6234: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6237: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6238: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6260: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6290: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6305: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6324: Assignment to customvideomixersoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6339: Assignment to customvideomixersoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6354: Assignment to customvideomixersoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 6369: Assignment to customvideomixersoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8206: Assignment to interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8207: Assignment to interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8209: Assignment to interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8210: Assignment to interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8291: Assignment to interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8292: Assignment to interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8346: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8351: Assignment to customvideomixersoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8421: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8545: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8546: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8548: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8549: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8565: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8567: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8923: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8948: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8954: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8956: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8969: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8970: Assignment to hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 8971: Assignment to hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9026: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9040: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9065: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9224: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9225: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9227: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9228: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9244: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9246: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9602: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9627: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9633: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9635: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9648: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9649: Assignment to hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9650: Assignment to hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9705: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9719: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9744: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9877: Assignment to hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9878: Assignment to hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9879: Assignment to hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9880: Assignment to hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9941: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 9942: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10224: Assignment to hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10226: Assignment to hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10238: Assignment to hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10239: Assignment to hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10240: Assignment to hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10241: Assignment to hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10269: Assignment to hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10270: Assignment to hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10271: Assignment to hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10272: Assignment to hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10283: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10284: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10573: Assignment to hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10575: Assignment to hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10587: Assignment to hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10588: Assignment to hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10589: Assignment to hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10590: Assignment to hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10658: Assignment to customvideomixersoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10659: Assignment to customvideomixersoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10663: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10697: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10698: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10700: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10701: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10702: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10708: Assignment to customvideomixersoc_customvideomixersoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10709: Assignment to customvideomixersoc_customvideomixersoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10712: Assignment to customvideomixersoc_customvideomixersoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10715: Assignment to customvideomixersoc_customvideomixersoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10716: Assignment to customvideomixersoc_customvideomixersoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10722: Assignment to firmware_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10723: Assignment to firmware_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10732: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10733: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10735: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10736: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10737: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10748: Assignment to customvideomixersoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10749: Assignment to customvideomixersoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10750: Assignment to customvideomixersoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10751: Assignment to customvideomixersoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10752: Assignment to customvideomixersoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10753: Assignment to customvideomixersoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10754: Assignment to customvideomixersoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10755: Assignment to customvideomixersoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10756: Assignment to customvideomixersoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10757: Assignment to customvideomixersoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10758: Assignment to customvideomixersoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10759: Assignment to customvideomixersoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10760: Assignment to customvideomixersoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10761: Assignment to customvideomixersoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10762: Assignment to customvideomixersoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10763: Assignment to customvideomixersoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10791: Assignment to customvideomixersoc_bank3_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10792: Assignment to customvideomixersoc_bank3_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10793: Assignment to customvideomixersoc_bank3_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10794: Assignment to customvideomixersoc_bank3_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10795: Assignment to customvideomixersoc_bank3_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10796: Assignment to customvideomixersoc_bank3_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10797: Assignment to customvideomixersoc_bank3_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10798: Assignment to customvideomixersoc_bank3_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10799: Assignment to customvideomixersoc_bank3_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10800: Assignment to customvideomixersoc_bank3_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10801: Assignment to customvideomixersoc_bank3_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10802: Assignment to customvideomixersoc_bank3_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10803: Assignment to customvideomixersoc_bank3_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10804: Assignment to customvideomixersoc_bank3_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10805: Assignment to customvideomixersoc_bank3_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10806: Assignment to customvideomixersoc_bank3_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10807: Assignment to customvideomixersoc_bank3_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10808: Assignment to customvideomixersoc_bank3_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10809: Assignment to customvideomixersoc_bank3_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10810: Assignment to customvideomixersoc_bank3_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10811: Assignment to customvideomixersoc_bank3_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10812: Assignment to customvideomixersoc_bank3_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10813: Assignment to customvideomixersoc_bank3_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10814: Assignment to customvideomixersoc_bank3_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10815: Assignment to customvideomixersoc_bank3_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10816: Assignment to customvideomixersoc_bank3_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10817: Assignment to customvideomixersoc_bank3_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10818: Assignment to customvideomixersoc_bank3_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10819: Assignment to customvideomixersoc_bank3_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10820: Assignment to customvideomixersoc_bank3_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10821: Assignment to customvideomixersoc_bank3_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10822: Assignment to customvideomixersoc_bank3_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10823: Assignment to customvideomixersoc_bank3_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10824: Assignment to customvideomixersoc_bank3_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10825: Assignment to customvideomixersoc_bank3_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10826: Assignment to customvideomixersoc_bank3_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10827: Assignment to customvideomixersoc_bank3_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10828: Assignment to customvideomixersoc_bank3_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10829: Assignment to customvideomixersoc_bank3_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10830: Assignment to customvideomixersoc_bank3_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10869: Assignment to customvideomixersoc_bank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10870: Assignment to customvideomixersoc_bank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10875: Assignment to customvideomixersoc_bank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10876: Assignment to customvideomixersoc_bank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10879: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10880: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10881: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10882: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10887: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10889: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10891: Assignment to customvideomixersoc_bank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10892: Assignment to customvideomixersoc_bank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10895: Assignment to customvideomixersoc_bank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10896: Assignment to customvideomixersoc_bank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10897: Assignment to customvideomixersoc_bank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10898: Assignment to customvideomixersoc_bank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10899: Assignment to hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10901: Assignment to customvideomixersoc_bank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10902: Assignment to customvideomixersoc_bank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10903: Assignment to customvideomixersoc_bank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10904: Assignment to customvideomixersoc_bank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10905: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10907: Assignment to customvideomixersoc_bank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10908: Assignment to customvideomixersoc_bank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10909: Assignment to customvideomixersoc_bank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10910: Assignment to customvideomixersoc_bank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10911: Assignment to customvideomixersoc_bank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10912: Assignment to customvideomixersoc_bank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10915: Assignment to customvideomixersoc_bank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10916: Assignment to customvideomixersoc_bank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10917: Assignment to customvideomixersoc_bank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10918: Assignment to customvideomixersoc_bank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10919: Assignment to hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10921: Assignment to customvideomixersoc_bank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10922: Assignment to customvideomixersoc_bank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10923: Assignment to customvideomixersoc_bank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10924: Assignment to customvideomixersoc_bank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10925: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10927: Assignment to customvideomixersoc_bank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10928: Assignment to customvideomixersoc_bank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10929: Assignment to customvideomixersoc_bank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10930: Assignment to customvideomixersoc_bank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10931: Assignment to customvideomixersoc_bank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10932: Assignment to customvideomixersoc_bank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10935: Assignment to customvideomixersoc_bank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10936: Assignment to customvideomixersoc_bank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10937: Assignment to customvideomixersoc_bank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10938: Assignment to customvideomixersoc_bank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10939: Assignment to hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10941: Assignment to customvideomixersoc_bank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10942: Assignment to customvideomixersoc_bank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10943: Assignment to customvideomixersoc_bank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10944: Assignment to customvideomixersoc_bank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10945: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10947: Assignment to customvideomixersoc_bank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10948: Assignment to customvideomixersoc_bank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10949: Assignment to customvideomixersoc_bank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10950: Assignment to customvideomixersoc_bank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10951: Assignment to customvideomixersoc_bank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10952: Assignment to customvideomixersoc_bank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10953: Assignment to customvideomixersoc_bank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10954: Assignment to customvideomixersoc_bank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10955: Assignment to customvideomixersoc_bank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10956: Assignment to customvideomixersoc_bank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10957: Assignment to customvideomixersoc_bank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10958: Assignment to customvideomixersoc_bank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10959: Assignment to customvideomixersoc_bank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10960: Assignment to customvideomixersoc_bank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10961: Assignment to customvideomixersoc_bank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10962: Assignment to customvideomixersoc_bank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10963: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10993: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 10994: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11078: Assignment to customvideomixersoc_bank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11079: Assignment to customvideomixersoc_bank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11084: Assignment to customvideomixersoc_bank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11085: Assignment to customvideomixersoc_bank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11088: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11089: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11090: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11091: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11096: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11098: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11100: Assignment to customvideomixersoc_bank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11101: Assignment to customvideomixersoc_bank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11104: Assignment to customvideomixersoc_bank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11105: Assignment to customvideomixersoc_bank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11106: Assignment to customvideomixersoc_bank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11107: Assignment to customvideomixersoc_bank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11108: Assignment to hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11110: Assignment to customvideomixersoc_bank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11111: Assignment to customvideomixersoc_bank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11112: Assignment to customvideomixersoc_bank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11113: Assignment to customvideomixersoc_bank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11114: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11116: Assignment to customvideomixersoc_bank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11117: Assignment to customvideomixersoc_bank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11118: Assignment to customvideomixersoc_bank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11119: Assignment to customvideomixersoc_bank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11120: Assignment to customvideomixersoc_bank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11121: Assignment to customvideomixersoc_bank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11124: Assignment to customvideomixersoc_bank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11125: Assignment to customvideomixersoc_bank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11126: Assignment to customvideomixersoc_bank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11127: Assignment to customvideomixersoc_bank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11128: Assignment to hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11130: Assignment to customvideomixersoc_bank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11131: Assignment to customvideomixersoc_bank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11132: Assignment to customvideomixersoc_bank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11133: Assignment to customvideomixersoc_bank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11134: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11136: Assignment to customvideomixersoc_bank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11137: Assignment to customvideomixersoc_bank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11138: Assignment to customvideomixersoc_bank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11139: Assignment to customvideomixersoc_bank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11140: Assignment to customvideomixersoc_bank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11141: Assignment to customvideomixersoc_bank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11144: Assignment to customvideomixersoc_bank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11145: Assignment to customvideomixersoc_bank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11146: Assignment to customvideomixersoc_bank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11147: Assignment to customvideomixersoc_bank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11148: Assignment to hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11150: Assignment to customvideomixersoc_bank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11151: Assignment to customvideomixersoc_bank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11152: Assignment to customvideomixersoc_bank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11153: Assignment to customvideomixersoc_bank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11154: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11156: Assignment to customvideomixersoc_bank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11157: Assignment to customvideomixersoc_bank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11158: Assignment to customvideomixersoc_bank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11159: Assignment to customvideomixersoc_bank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11160: Assignment to customvideomixersoc_bank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11161: Assignment to customvideomixersoc_bank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11162: Assignment to customvideomixersoc_bank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11163: Assignment to customvideomixersoc_bank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11164: Assignment to customvideomixersoc_bank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11165: Assignment to customvideomixersoc_bank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11166: Assignment to customvideomixersoc_bank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11167: Assignment to customvideomixersoc_bank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11168: Assignment to customvideomixersoc_bank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11169: Assignment to customvideomixersoc_bank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11170: Assignment to customvideomixersoc_bank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11171: Assignment to customvideomixersoc_bank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11172: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11202: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11203: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11272: Assignment to customvideomixersoc_bank6_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11273: Assignment to customvideomixersoc_bank6_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11328: Assignment to hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11330: Assignment to hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11332: Assignment to customvideomixersoc_bank6_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11333: Assignment to customvideomixersoc_bank6_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11338: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11339: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11340: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11341: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11346: Assignment to hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11348: Assignment to hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11350: Assignment to customvideomixersoc_bank6_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11351: Assignment to customvideomixersoc_bank6_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11359: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11362: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11365: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11368: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11408: Assignment to customvideomixersoc_bank7_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11409: Assignment to customvideomixersoc_bank7_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11467: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11470: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11473: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11476: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11500: Assignment to customvideomixersoc_bank8_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11501: Assignment to customvideomixersoc_bank8_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11502: Assignment to customvideomixersoc_bank8_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11503: Assignment to customvideomixersoc_bank8_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11504: Assignment to customvideomixersoc_bank8_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11505: Assignment to customvideomixersoc_bank8_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11506: Assignment to customvideomixersoc_bank8_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11507: Assignment to customvideomixersoc_bank8_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11508: Assignment to customvideomixersoc_bank8_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11509: Assignment to customvideomixersoc_bank8_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11510: Assignment to customvideomixersoc_bank8_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11511: Assignment to customvideomixersoc_bank8_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11512: Assignment to customvideomixersoc_bank8_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11513: Assignment to customvideomixersoc_bank8_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11514: Assignment to customvideomixersoc_bank8_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11515: Assignment to customvideomixersoc_bank8_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11516: Assignment to customvideomixersoc_bank8_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11517: Assignment to customvideomixersoc_bank8_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11518: Assignment to customvideomixersoc_bank8_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11519: Assignment to customvideomixersoc_bank8_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11531: Assignment to customvideomixersoc_bank9_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11532: Assignment to customvideomixersoc_bank9_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11533: Assignment to customvideomixersoc_bank9_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11534: Assignment to customvideomixersoc_bank9_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11535: Assignment to customvideomixersoc_bank9_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11536: Assignment to customvideomixersoc_bank9_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11537: Assignment to customvideomixersoc_bank9_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11538: Assignment to customvideomixersoc_bank9_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11539: Assignment to customvideomixersoc_bank9_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11540: Assignment to customvideomixersoc_bank9_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11541: Assignment to customvideomixersoc_bank9_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11542: Assignment to customvideomixersoc_bank9_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11543: Assignment to customvideomixersoc_bank9_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11544: Assignment to customvideomixersoc_bank9_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11545: Assignment to customvideomixersoc_bank9_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11546: Assignment to customvideomixersoc_bank9_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11547: Assignment to customvideomixersoc_bank9_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11548: Assignment to customvideomixersoc_bank9_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11549: Assignment to customvideomixersoc_bank9_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11550: Assignment to customvideomixersoc_bank9_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11551: Assignment to customvideomixersoc_bank9_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11552: Assignment to customvideomixersoc_bank9_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11553: Assignment to customvideomixersoc_bank9_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11554: Assignment to customvideomixersoc_bank9_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11555: Assignment to customvideomixersoc_bank9_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11556: Assignment to customvideomixersoc_bank9_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11557: Assignment to customvideomixersoc_bank9_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11558: Assignment to customvideomixersoc_bank9_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11559: Assignment to customvideomixersoc_bank9_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11560: Assignment to customvideomixersoc_bank9_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11561: Assignment to customvideomixersoc_bank9_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11562: Assignment to customvideomixersoc_bank9_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11584: Assignment to customvideomixersoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11600: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11601: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11602: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11603: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11604: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11605: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11606: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11607: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11610: Assignment to customvideomixersoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11626: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11627: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11628: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11629: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11630: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11631: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11632: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11633: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11636: Assignment to customvideomixersoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11652: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11653: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11654: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11655: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11656: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11657: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11658: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11659: Assignment to customvideomixersoc_bank10_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11662: Assignment to customvideomixersoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11678: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11679: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11680: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11681: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11682: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11683: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11684: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11685: Assignment to customvideomixersoc_bank10_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11686: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11688: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11689: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11690: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11691: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11692: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11693: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11694: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11695: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11696: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11697: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11698: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11699: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11700: Assignment to customvideomixersoc_bank10_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11701: Assignment to customvideomixersoc_bank10_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11778: Assignment to customvideomixersoc_bank11_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11779: Assignment to customvideomixersoc_bank11_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11806: Assignment to customvideomixersoc_customvideomixersoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11808: Assignment to customvideomixersoc_bank12_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11809: Assignment to customvideomixersoc_bank12_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11810: Assignment to customvideomixersoc_bank12_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11811: Assignment to customvideomixersoc_bank12_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11812: Assignment to customvideomixersoc_bank12_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11813: Assignment to customvideomixersoc_bank12_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11814: Assignment to customvideomixersoc_bank12_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11815: Assignment to customvideomixersoc_bank12_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11816: Assignment to customvideomixersoc_customvideomixersoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11817: Assignment to customvideomixersoc_customvideomixersoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11843: Assignment to customvideomixersoc_bank13_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11844: Assignment to customvideomixersoc_bank13_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11851: Assignment to customvideomixersoc_bank14_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11852: Assignment to customvideomixersoc_bank14_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11853: Assignment to customvideomixersoc_bank14_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11854: Assignment to customvideomixersoc_bank14_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11855: Assignment to uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 11856: Assignment to uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 14976: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15075: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15174: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15438: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15454: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15463: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15472: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 14707: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16043: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16142: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16241: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16505: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16521: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16530: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16539: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 15774: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16981: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16982: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16983: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16990: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16999: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17008: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 16841: Assignment to hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17306: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17307: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17308: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17315: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17324: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17333: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17166: Assignment to hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17568: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17569: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17501: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 18249: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 18250: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 18290: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 20073: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 20121: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 20379: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 17573: Assignment to customvideomixersoc_customvideomixersoc_load_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22922: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 22925: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23030: Assignment to uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 23044: Assignment to uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24157: Assignment to customvideomixersoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24171: Assignment to customvideomixersoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24185: Assignment to customvideomixersoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24199: Assignment to customvideomixersoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24213: Assignment to customvideomixersoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24227: Assignment to customvideomixersoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24241: Assignment to customvideomixersoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24255: Assignment to customvideomixersoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24675: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24689: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24703: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24719: Assignment to hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 24733: Assignment to hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25099: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25113: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25127: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25143: Assignment to hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25157: Assignment to hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25174: Assignment to hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25190: Assignment to hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25501: Assignment to hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25517: Assignment to hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25845: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" Line 25865: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v".
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
WARNING:Xst:647 - Input <record2_hdmi_out_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" line 22816: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" line 22816: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" line 22816: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" line 22816: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" line 22816: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_video-customvideomixersoc-opsis.v" line 22816: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16384x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 2x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 2x32-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x11-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x11-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x11-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 512x129-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_14>, simulation mismatch.
    Found 12x128-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x129-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_19>, simulation mismatch.
    Found 12x128-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_20>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 512x131-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_22>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi_out1_next_de0> equivalent to <hdmi_out1_de_r> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_13<0>> equivalent to <memadr_12<0>> has been removed
    Register <memadr_20> equivalent to <memadr_14> has been removed
    Register <n_controller_selected_wl2> equivalent to <n_controller_selected_wl0> has been removed
    Register <n_controller_selected_wl1> equivalent to <n_controller_selected_wl0> has been removed
    Register <hdmi_out0_next_de0> equivalent to <hdmi_out0_de_r> has been removed
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <n_controller_selected_wl7> equivalent to <n_controller_selected_wl5> has been removed
    Register <n_controller_selected_wl6> equivalent to <n_controller_selected_wl5> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 128-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in0_frame_asyncfifo_din_sof>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 8-bit register for signal <hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 128-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in1_frame_asyncfifo_din_sof>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 8-bit register for signal <hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi_out0_next_hsync5>.
    Found 3-bit register for signal <hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi_out1_next_hsync5>.
    Found 3-bit register for signal <hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <por>.
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <obj_ddram_a>.
    Found 3-bit register for signal <obj_ddram_ba>.
    Found 1-bit register for signal <obj_ddram_cke>.
    Found 1-bit register for signal <obj_ddram_ras_n>.
    Found 1-bit register for signal <obj_ddram_cas_n>.
    Found 1-bit register for signal <obj_ddram_we_n>.
    Found 1-bit register for signal <obj_ddram_reset_n>.
    Found 1-bit register for signal <obj_ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_rom_bus_ack>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_sram_bus_ack>.
    Found 14-bit register for signal <customvideomixersoc_customvideomixersoc_interface_adr>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_interface_we>.
    Found 8-bit register for signal <customvideomixersoc_customvideomixersoc_interface_dat_w>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_bus_wishbone_ack>.
    Found 2-bit register for signal <customvideomixersoc_customvideomixersoc_counter>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_load_storage_full<0>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_reload_storage_full<0>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_en_storage_full>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_value_status>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_zero_pending>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_zero_old_trigger>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_eventmanager_storage_full>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <serial_fx2_tx>.
    Found 1-bit register for signal <uart_phy_storage_full<31>>.
    Found 1-bit register for signal <uart_phy_storage_full<30>>.
    Found 1-bit register for signal <uart_phy_storage_full<29>>.
    Found 1-bit register for signal <uart_phy_storage_full<28>>.
    Found 1-bit register for signal <uart_phy_storage_full<27>>.
    Found 1-bit register for signal <uart_phy_storage_full<26>>.
    Found 1-bit register for signal <uart_phy_storage_full<25>>.
    Found 1-bit register for signal <uart_phy_storage_full<24>>.
    Found 1-bit register for signal <uart_phy_storage_full<23>>.
    Found 1-bit register for signal <uart_phy_storage_full<22>>.
    Found 1-bit register for signal <uart_phy_storage_full<21>>.
    Found 1-bit register for signal <uart_phy_storage_full<20>>.
    Found 1-bit register for signal <uart_phy_storage_full<19>>.
    Found 1-bit register for signal <uart_phy_storage_full<18>>.
    Found 1-bit register for signal <uart_phy_storage_full<17>>.
    Found 1-bit register for signal <uart_phy_storage_full<16>>.
    Found 1-bit register for signal <uart_phy_storage_full<15>>.
    Found 1-bit register for signal <uart_phy_storage_full<14>>.
    Found 1-bit register for signal <uart_phy_storage_full<13>>.
    Found 1-bit register for signal <uart_phy_storage_full<12>>.
    Found 1-bit register for signal <uart_phy_storage_full<11>>.
    Found 1-bit register for signal <uart_phy_storage_full<10>>.
    Found 1-bit register for signal <uart_phy_storage_full<9>>.
    Found 1-bit register for signal <uart_phy_storage_full<8>>.
    Found 1-bit register for signal <uart_phy_storage_full<7>>.
    Found 1-bit register for signal <uart_phy_storage_full<6>>.
    Found 1-bit register for signal <uart_phy_storage_full<5>>.
    Found 1-bit register for signal <uart_phy_storage_full<4>>.
    Found 1-bit register for signal <uart_phy_storage_full<3>>.
    Found 1-bit register for signal <uart_phy_storage_full<2>>.
    Found 1-bit register for signal <uart_phy_storage_full<1>>.
    Found 1-bit register for signal <uart_phy_storage_full<0>>.
    Found 1-bit register for signal <uart_phy_sink_ack>.
    Found 1-bit register for signal <uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <uart_phy_tx_reg>.
    Found 4-bit register for signal <uart_phy_tx_bitcount>.
    Found 1-bit register for signal <uart_phy_tx_busy>.
    Found 8-bit register for signal <uart_phy_source_payload_data>.
    Found 1-bit register for signal <uart_phy_source_stb>.
    Found 1-bit register for signal <uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <uart_phy_rx_r>.
    Found 8-bit register for signal <uart_phy_rx_reg>.
    Found 4-bit register for signal <uart_phy_rx_bitcount>.
    Found 1-bit register for signal <uart_phy_rx_busy>.
    Found 1-bit register for signal <uart_tx_pending>.
    Found 1-bit register for signal <uart_tx_old_trigger>.
    Found 1-bit register for signal <uart_rx_pending>.
    Found 1-bit register for signal <uart_rx_old_trigger>.
    Found 2-bit register for signal <uart_storage_full>.
    Found 5-bit register for signal <uart_tx_fifo_level>.
    Found 4-bit register for signal <uart_tx_fifo_produce>.
    Found 4-bit register for signal <uart_tx_fifo_consume>.
    Found 5-bit register for signal <uart_rx_fifo_level>.
    Found 4-bit register for signal <uart_rx_fifo_produce>.
    Found 4-bit register for signal <uart_rx_fifo_consume>.
    Found 1-bit register for signal <fx2_reset>.
    Found 8-bit register for signal <fx2_hack_shift_reg_storage_full>.
    Found 2-bit register for signal <fx2_hack_status_storage_full>.
    Found 7-bit register for signal <fx2_hack_slave_addr_storage_full>.
    Found 1-bit register for signal <fx2_hack_slave_addr_re>.
    Found 1-bit register for signal <fx2_hack_sda_i>.
    Found 1-bit register for signal <fx2_hack_sda_drv_reg>.
    Found 1-bit register for signal <fx2_hack_scl_drv_reg>.
    Found 1-bit register for signal <fx2_hack_scl_i>.
    Found 3-bit register for signal <fx2_hack_samp_count>.
    Found 1-bit register for signal <fx2_hack_samp_carry>.
    Found 1-bit register for signal <fx2_hack_scl_r>.
    Found 1-bit register for signal <fx2_hack_sda_r>.
    Found 8-bit register for signal <fx2_hack_din>.
    Found 4-bit register for signal <fx2_hack_counter>.
    Found 1-bit register for signal <fx2_hack_is_read>.
    Found 1-bit register for signal <fx2_hack_data_bit>.
    Found 1-bit register for signal <fx2_hack_data_drv>.
    Found 8-bit register for signal <tofe_eeprom_i2c_storage_full>.
    Found 1-bit register for signal <firmware_ram_bus_ack>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 1-bit register for signal <phase_sys>.
    Found 4-bit register for signal <customvideomixersoc_sdram_storage_full>.
    Found 6-bit register for signal <customvideomixersoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <customvideomixersoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <customvideomixersoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <customvideomixersoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <customvideomixersoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <customvideomixersoc_sdram_phaseinjector1_status>.
    Found 6-bit register for signal <customvideomixersoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <customvideomixersoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 32-bit register for signal <customvideomixersoc_sdram_phaseinjector2_status>.
    Found 6-bit register for signal <customvideomixersoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <customvideomixersoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 32-bit register for signal <customvideomixersoc_sdram_phaseinjector3_status>.
    Found 14-bit register for signal <customvideomixersoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <customvideomixersoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_rddata_en>.
    Found 14-bit register for signal <customvideomixersoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <customvideomixersoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_rddata_en>.
    Found 14-bit register for signal <customvideomixersoc_sdram_a>.
    Found 1-bit register for signal <customvideomixersoc_sdram_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_we_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_seq_done>.
    Found 5-bit register for signal <customvideomixersoc_sdram_counter0>.
    Found 8-bit register for signal <customvideomixersoc_sdram_counter1>.
    Found 1-bit register for signal <customvideomixersoc_sdram_start>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine0_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine1_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine2_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine3_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine4_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine5_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine6_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine7_has_openrow>.
    Found 14-bit register for signal <customvideomixersoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <customvideomixersoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <customvideomixersoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <customvideomixersoc_sdram_time0>.
    Found 4-bit register for signal <customvideomixersoc_sdram_time1>.
    Found 3-bit register for signal <customvideomixersoc_sdram_state>.
    Found 2-bit register for signal <customvideomixersoc_adr_offset_r>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 1-bit register for signal <record0_hdmi_in_hpd_en>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_consume>.
    Found 1-bit register for signal <record1_hdmi_in_hpd_en>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_consume>.
    Found 8-bit register for signal <hdmi_out0_i2c_storage_full>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hres>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hsync_start>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hsync_end>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vscan>.
    Found 28-bit register for signal <hdmi_out0_fi_source_payload_length>.
    Found 28-bit register for signal <hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage7_storage_full>.
    Found 32-bit register for signal <hdmi_out0_fi_csrstorage8_storage_full>.
    Found 32-bit register for signal <hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi_out0_intseq_counter>.
    Found 4-bit register for signal <hdmi_out0_reader_rsv_level>.
    Found 4-bit register for signal <hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out0_vtg_vactive>.
    Found 9-bit register for signal <hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out0_vtg_vcounter>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hres>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hsync_start>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hsync_end>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_clocking_busy_counter>.
    Found 24-bit register for signal <hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 128-bit register for signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 8-bit register for signal <hdmi_out1_i2c_storage_full>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hres>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hsync_start>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hsync_end>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vscan>.
    Found 28-bit register for signal <hdmi_out1_fi_source_payload_length>.
    Found 28-bit register for signal <hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage7_storage_full>.
    Found 32-bit register for signal <hdmi_out1_fi_csrstorage8_storage_full>.
    Found 32-bit register for signal <hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi_out1_intseq_counter>.
    Found 4-bit register for signal <hdmi_out1_reader_rsv_level>.
    Found 4-bit register for signal <hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out1_vtg_vactive>.
    Found 9-bit register for signal <hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out1_vtg_vcounter>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hres>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hsync_start>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hsync_end>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q_binary>.
    Found 128-bit register for signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 24-bit register for signal <hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 4-bit register for signal <i2cshiftreg_state>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_w_ack1>.
    Found 1-bit register for signal <new_master_dat_w_ack2>.
    Found 1-bit register for signal <new_master_dat_w_ack3>.
    Found 1-bit register for signal <new_master_dat_w_ack4>.
    Found 1-bit register for signal <new_master_dat_w_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack15>.
    Found 1-bit register for signal <new_master_dat_r_ack16>.
    Found 1-bit register for signal <new_master_dat_r_ack17>.
    Found 1-bit register for signal <new_master_dat_r_ack18>.
    Found 1-bit register for signal <new_master_dat_r_ack19>.
    Found 1-bit register for signal <new_master_dat_r_ack20>.
    Found 1-bit register for signal <new_master_dat_r_ack21>.
    Found 1-bit register for signal <new_master_dat_r_ack22>.
    Found 1-bit register for signal <new_master_dat_r_ack23>.
    Found 1-bit register for signal <new_master_dat_r_ack24>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 1-bit register for signal <n_controller_selected_wl5>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi_out0_intseq_busy>.
    Found 1-bit register for signal <hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <customvideomixersoc_grant>.
    Found 6-bit register for signal <customvideomixersoc_slave_sel_r>.
    Found 8-bit register for signal <customvideomixersoc_interface0_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface1_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface2_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface3_dat_r>.
    Found 1-bit register for signal <customvideomixersoc_sram0_sel_r>.
    Found 8-bit register for signal <customvideomixersoc_interface5_dat_r>.
    Found 1-bit register for signal <customvideomixersoc_sram1_sel_r>.
    Found 8-bit register for signal <customvideomixersoc_interface7_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface8_dat_r>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hscan_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vscan_backstore>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<23>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<22>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<0>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<23>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<22>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<0>>.
    Found 8-bit register for signal <customvideomixersoc_interface9_dat_r>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hscan_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vscan_backstore>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<23>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<22>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<0>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<23>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<22>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<0>>.
    Found 8-bit register for signal <customvideomixersoc_interface10_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface11_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface12_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface13_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface14_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface15_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface16_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface17_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 1-bit register for signal <memadr_12>.
    Found 8-bit register for signal <memdat_1>.
    Found 7-bit register for signal <memadr_14>.
    Found 129-bit register for signal <memdat_2>.
    Found 8-bit register for signal <memdat_3>.
    Found 129-bit register for signal <memdat_4>.
    Found 131-bit register for signal <memdat_5>.
    Found 131-bit register for signal <memdat_6>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_d>.
    Found finite state machine <FSM_0> for signal <customvideomixersoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <customvideomixersoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <i2cshiftreg_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <customvideomixersoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 57                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4096_OUT> created at line 15433.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4097_OUT> created at line 15434.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4102_OUT> created at line 15439.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4103_OUT> created at line 15440.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4368_OUT> created at line 15590.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4374_OUT> created at line 15638.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4380_OUT> created at line 15686.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4726_OUT> created at line 16500.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4727_OUT> created at line 16501.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4732_OUT> created at line 16506.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4733_OUT> created at line 16507.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_4998_OUT> created at line 16657.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_5004_OUT> created at line 16705.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_5010_OUT> created at line 16753.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5097_OUT> created at line 16974.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5098_OUT> created at line 16975.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5099_OUT> created at line 16976.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5430_OUT> created at line 17299.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5431_OUT> created at line 17300.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5432_OUT> created at line 17301.
    Found 11-bit subtractor for signal <por[10]_GND_1_o_sub_5696_OUT> created at line 17496.
    Found 32-bit subtractor for signal <customvideomixersoc_customvideomixersoc_value[31]_GND_1_o_sub_5721_OUT> created at line 18272.
    Found 5-bit subtractor for signal <uart_tx_fifo_level[4]_GND_1_o_sub_5764_OUT> created at line 18379.
    Found 5-bit subtractor for signal <uart_rx_fifo_level[4]_GND_1_o_sub_5773_OUT> created at line 18394.
    Found 8-bit subtractor for signal <customvideomixersoc_sdram_counter1[7]_GND_1_o_sub_5807_OUT> created at line 18514.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_5810_OUT> created at line 18528.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine0_level[3]_GND_1_o_sub_5819_OUT> created at line 18543.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_5823_OUT> created at line 18558.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine1_level[3]_GND_1_o_sub_5832_OUT> created at line 18573.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_5836_OUT> created at line 18588.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine2_level[3]_GND_1_o_sub_5845_OUT> created at line 18603.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_5849_OUT> created at line 18618.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine3_level[3]_GND_1_o_sub_5858_OUT> created at line 18633.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_5862_OUT> created at line 18648.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine4_level[3]_GND_1_o_sub_5871_OUT> created at line 18663.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_5875_OUT> created at line 18678.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine5_level[3]_GND_1_o_sub_5884_OUT> created at line 18693.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_5888_OUT> created at line 18708.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine6_level[3]_GND_1_o_sub_5897_OUT> created at line 18723.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_5901_OUT> created at line 18738.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine7_level[3]_GND_1_o_sub_5910_OUT> created at line 18753.
    Found 5-bit subtractor for signal <customvideomixersoc_sdram_time0[4]_GND_1_o_sub_5913_OUT> created at line 18761.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_time1[3]_GND_1_o_sub_5916_OUT> created at line 18768.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6352_OUT> created at line 20321.
    Found 4-bit subtractor for signal <hdmi_in0_dma_level[3]_GND_1_o_sub_6367_OUT> created at line 20352.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6397_OUT> created at line 20579.
    Found 4-bit subtractor for signal <hdmi_in1_dma_level[3]_GND_1_o_sub_6412_OUT> created at line 20610.
    Found 4-bit subtractor for signal <hdmi_out0_reader_rsv_level[3]_GND_1_o_sub_6456_OUT> created at line 20713.
    Found 4-bit subtractor for signal <hdmi_out0_reader_level[3]_GND_1_o_sub_6469_OUT> created at line 20736.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_6478_OUT> created at line 20760.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_6483_OUT> created at line 20768.
    Found 4-bit subtractor for signal <hdmi_out1_reader_rsv_level[3]_GND_1_o_sub_6518_OUT> created at line 20850.
    Found 4-bit subtractor for signal <hdmi_out1_reader_level[3]_GND_1_o_sub_6531_OUT> created at line 20873.
    Found 10-bit adder for signal <hdmi_in0_frame_graycounter0_q_binary[9]_GND_1_o_add_1456_OUT> created at line 8997.
    Found 10-bit adder for signal <hdmi_in0_frame_graycounter1_q_binary[9]_GND_1_o_add_1459_OUT> created at line 9013.
    Found 10-bit adder for signal <hdmi_in1_frame_graycounter0_q_binary[9]_GND_1_o_add_1633_OUT> created at line 9676.
    Found 10-bit adder for signal <hdmi_in1_frame_graycounter1_q_binary[9]_GND_1_o_add_1636_OUT> created at line 9692.
    Found 24-bit adder for signal <hdmi_out0_intseq_source_payload_value> created at line 10100.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_1809_OUT> created at line 10193.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_1812_OUT> created at line 10209.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_1969_OUT> created at line 10547.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_1972_OUT> created at line 10563.
    Found 24-bit adder for signal <hdmi_out1_intseq_source_payload_value> created at line 10616.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3820_OUT> created at line 14970.
    Found 2-bit adder for signal <n17015[1:0]> created at line 14978.
    Found 2-bit adder for signal <n17018[1:0]> created at line 14978.
    Found 3-bit adder for signal <n17021[2:0]> created at line 14978.
    Found 2-bit adder for signal <n17024[1:0]> created at line 14978.
    Found 2-bit adder for signal <n17027[1:0]> created at line 14978.
    Found 3-bit adder for signal <n17030[2:0]> created at line 14978.
    Found 4-bit adder for signal <n16250> created at line 14978.
    Found 25-bit adder for signal <n17035> created at line 14981.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_3837_OUT> created at line 14988.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_3901_OUT> created at line 15069.
    Found 2-bit adder for signal <n17042[1:0]> created at line 15077.
    Found 2-bit adder for signal <n17045[1:0]> created at line 15077.
    Found 3-bit adder for signal <n17048[2:0]> created at line 15077.
    Found 2-bit adder for signal <n17051[1:0]> created at line 15077.
    Found 2-bit adder for signal <n17054[1:0]> created at line 15077.
    Found 3-bit adder for signal <n17057[2:0]> created at line 15077.
    Found 4-bit adder for signal <n16252> created at line 15077.
    Found 25-bit adder for signal <n17062> created at line 15080.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_3918_OUT> created at line 15087.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_3982_OUT> created at line 15168.
    Found 2-bit adder for signal <n17069[1:0]> created at line 15176.
    Found 2-bit adder for signal <n17072[1:0]> created at line 15176.
    Found 3-bit adder for signal <n17075[2:0]> created at line 15176.
    Found 2-bit adder for signal <n17078[1:0]> created at line 15176.
    Found 2-bit adder for signal <n17081[1:0]> created at line 15176.
    Found 3-bit adder for signal <n17084[2:0]> created at line 15176.
    Found 4-bit adder for signal <n16254> created at line 15176.
    Found 25-bit adder for signal <n17089> created at line 15179.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_3999_OUT> created at line 15186.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4011_OUT> created at line 15229.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4012_OUT> created at line 15231.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4014_OUT> created at line 15233.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4015_OUT> created at line 15235.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4017_OUT> created at line 15237.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4018_OUT> created at line 15239.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4023_OUT> created at line 15254.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4027_OUT> created at line 15270.
    Found 3-bit adder for signal <hdmi_in0_frame_pack_counter[2]_GND_1_o_add_4042_OUT> created at line 15335.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4051_OUT> created at line 15437.
    Found 17-bit adder for signal <n13993> created at line 15438.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4108_OUT> created at line 15445.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4109_OUT> created at line 15446.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4110_OUT> created at line 15447.
    Found 9-bit adder for signal <n16248> created at line 15513.
    Found 9-bit adder for signal <n16249> created at line 15514.
    Found 8-bit adder for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4369_OUT> created at line 15593.
    Found 8-bit adder for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4375_OUT> created at line 15641.
    Found 8-bit adder for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4381_OUT> created at line 15689.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4450_OUT> created at line 16037.
    Found 2-bit adder for signal <n17138[1:0]> created at line 16045.
    Found 2-bit adder for signal <n17141[1:0]> created at line 16045.
    Found 3-bit adder for signal <n17144[2:0]> created at line 16045.
    Found 2-bit adder for signal <n17147[1:0]> created at line 16045.
    Found 2-bit adder for signal <n17150[1:0]> created at line 16045.
    Found 3-bit adder for signal <n17153[2:0]> created at line 16045.
    Found 4-bit adder for signal <n16306> created at line 16045.
    Found 25-bit adder for signal <n17158> created at line 16048.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4467_OUT> created at line 16055.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4531_OUT> created at line 16136.
    Found 2-bit adder for signal <n17165[1:0]> created at line 16144.
    Found 2-bit adder for signal <n17168[1:0]> created at line 16144.
    Found 3-bit adder for signal <n17171[2:0]> created at line 16144.
    Found 2-bit adder for signal <n17174[1:0]> created at line 16144.
    Found 2-bit adder for signal <n17177[1:0]> created at line 16144.
    Found 3-bit adder for signal <n17180[2:0]> created at line 16144.
    Found 4-bit adder for signal <n16308> created at line 16144.
    Found 25-bit adder for signal <n17185> created at line 16147.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4548_OUT> created at line 16154.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4612_OUT> created at line 16235.
    Found 2-bit adder for signal <n17192[1:0]> created at line 16243.
    Found 2-bit adder for signal <n17195[1:0]> created at line 16243.
    Found 3-bit adder for signal <n17198[2:0]> created at line 16243.
    Found 2-bit adder for signal <n17201[1:0]> created at line 16243.
    Found 2-bit adder for signal <n17204[1:0]> created at line 16243.
    Found 3-bit adder for signal <n17207[2:0]> created at line 16243.
    Found 4-bit adder for signal <n16310> created at line 16243.
    Found 25-bit adder for signal <n17212> created at line 16246.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4629_OUT> created at line 16253.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4641_OUT> created at line 16296.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4642_OUT> created at line 16298.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4644_OUT> created at line 16300.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4645_OUT> created at line 16302.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4647_OUT> created at line 16304.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4648_OUT> created at line 16306.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4653_OUT> created at line 16321.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4657_OUT> created at line 16337.
    Found 3-bit adder for signal <hdmi_in1_frame_pack_counter[2]_GND_1_o_add_4672_OUT> created at line 16402.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4681_OUT> created at line 16504.
    Found 17-bit adder for signal <n14298> created at line 16505.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4738_OUT> created at line 16512.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4739_OUT> created at line 16513.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4740_OUT> created at line 16514.
    Found 9-bit adder for signal <n16304> created at line 16580.
    Found 9-bit adder for signal <n16305> created at line 16581.
    Found 8-bit adder for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_4999_OUT> created at line 16660.
    Found 8-bit adder for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_5005_OUT> created at line 16708.
    Found 8-bit adder for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_5011_OUT> created at line 16756.
    Found 3-bit adder for signal <hdmi_out0_fifo_unpack_counter[2]_GND_1_o_add_5028_OUT> created at line 16861.
    Found 14-bit adder for signal <n14508> created at line 16981.
    Found 14-bit adder for signal <n17265> created at line 16982.
    Found 14-bit adder for signal <n14510> created at line 16982.
    Found 14-bit adder for signal <n14511> created at line 16983.
    Found 2-bit adder for signal <n17273[1:0]> created at line 17012.
    Found 2-bit adder for signal <n17276[1:0]> created at line 17012.
    Found 3-bit adder for signal <n17279[2:0]> created at line 17012.
    Found 2-bit adder for signal <n17282[1:0]> created at line 17012.
    Found 2-bit adder for signal <n17285[1:0]> created at line 17012.
    Found 3-bit adder for signal <n17288[2:0]> created at line 17012.
    Found 4-bit adder for signal <n16449> created at line 17012.
    Found 4-bit adder for signal <n17298> created at line 17023.
    Found 4-bit adder for signal <n17299> created at line 17023.
    Found 4-bit adder for signal <n17310> created at line 17023.
    Found 4-bit adder for signal <n17307> created at line 17023.
    Found 4-bit adder for signal <n17308> created at line 17023.
    Found 4-bit adder for signal <n17311> created at line 17023.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5131_OUT> created at line 17023.
    Found 2-bit adder for signal <n17315[1:0]> created at line 17024.
    Found 2-bit adder for signal <n17318[1:0]> created at line 17024.
    Found 3-bit adder for signal <n17321[2:0]> created at line 17024.
    Found 2-bit adder for signal <n17324[1:0]> created at line 17024.
    Found 2-bit adder for signal <n17327[1:0]> created at line 17024.
    Found 3-bit adder for signal <n17330[2:0]> created at line 17024.
    Found 4-bit adder for signal <n16451> created at line 17024.
    Found 2-bit adder for signal <n17351[1:0]> created at line 17060.
    Found 2-bit adder for signal <n17354[1:0]> created at line 17060.
    Found 3-bit adder for signal <n17357[2:0]> created at line 17060.
    Found 2-bit adder for signal <n17360[1:0]> created at line 17060.
    Found 2-bit adder for signal <n17363[1:0]> created at line 17060.
    Found 3-bit adder for signal <n17366[2:0]> created at line 17060.
    Found 4-bit adder for signal <n16452> created at line 17060.
    Found 4-bit adder for signal <n17376> created at line 17071.
    Found 4-bit adder for signal <n17377> created at line 17071.
    Found 4-bit adder for signal <n17388> created at line 17071.
    Found 4-bit adder for signal <n17385> created at line 17071.
    Found 4-bit adder for signal <n17386> created at line 17071.
    Found 4-bit adder for signal <n17389> created at line 17071.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5188_OUT> created at line 17071.
    Found 2-bit adder for signal <n17393[1:0]> created at line 17072.
    Found 2-bit adder for signal <n17396[1:0]> created at line 17072.
    Found 3-bit adder for signal <n17399[2:0]> created at line 17072.
    Found 2-bit adder for signal <n17402[1:0]> created at line 17072.
    Found 2-bit adder for signal <n17405[1:0]> created at line 17072.
    Found 3-bit adder for signal <n17408[2:0]> created at line 17072.
    Found 4-bit adder for signal <n16454> created at line 17072.
    Found 2-bit adder for signal <n17429[1:0]> created at line 17108.
    Found 2-bit adder for signal <n17432[1:0]> created at line 17108.
    Found 3-bit adder for signal <n17435[2:0]> created at line 17108.
    Found 2-bit adder for signal <n17438[1:0]> created at line 17108.
    Found 2-bit adder for signal <n17441[1:0]> created at line 17108.
    Found 3-bit adder for signal <n17444[2:0]> created at line 17108.
    Found 4-bit adder for signal <n16455> created at line 17108.
    Found 4-bit adder for signal <n17454> created at line 17119.
    Found 4-bit adder for signal <n17455> created at line 17119.
    Found 4-bit adder for signal <n17466> created at line 17119.
    Found 4-bit adder for signal <n17463> created at line 17119.
    Found 4-bit adder for signal <n17464> created at line 17119.
    Found 4-bit adder for signal <n17467> created at line 17119.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5245_OUT> created at line 17119.
    Found 2-bit adder for signal <n17471[1:0]> created at line 17120.
    Found 2-bit adder for signal <n17474[1:0]> created at line 17120.
    Found 3-bit adder for signal <n17477[2:0]> created at line 17120.
    Found 2-bit adder for signal <n17480[1:0]> created at line 17120.
    Found 2-bit adder for signal <n17483[1:0]> created at line 17120.
    Found 3-bit adder for signal <n17486[2:0]> created at line 17120.
    Found 4-bit adder for signal <n16457> created at line 17120.
    Found 3-bit adder for signal <hdmi_out1_fifo_unpack_counter[2]_GND_1_o_add_5361_OUT> created at line 17186.
    Found 14-bit adder for signal <n14717> created at line 17306.
    Found 14-bit adder for signal <n17513> created at line 17307.
    Found 14-bit adder for signal <n14719> created at line 17307.
    Found 14-bit adder for signal <n14720> created at line 17308.
    Found 2-bit adder for signal <n17521[1:0]> created at line 17337.
    Found 2-bit adder for signal <n17524[1:0]> created at line 17337.
    Found 3-bit adder for signal <n17527[2:0]> created at line 17337.
    Found 2-bit adder for signal <n17530[1:0]> created at line 17337.
    Found 2-bit adder for signal <n17533[1:0]> created at line 17337.
    Found 3-bit adder for signal <n17536[2:0]> created at line 17337.
    Found 4-bit adder for signal <n16592> created at line 17337.
    Found 4-bit adder for signal <n17546> created at line 17348.
    Found 4-bit adder for signal <n17547> created at line 17348.
    Found 4-bit adder for signal <n17558> created at line 17348.
    Found 4-bit adder for signal <n17555> created at line 17348.
    Found 4-bit adder for signal <n17556> created at line 17348.
    Found 4-bit adder for signal <n17559> created at line 17348.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5464_OUT> created at line 17348.
    Found 2-bit adder for signal <n17563[1:0]> created at line 17349.
    Found 2-bit adder for signal <n17566[1:0]> created at line 17349.
    Found 3-bit adder for signal <n17569[2:0]> created at line 17349.
    Found 2-bit adder for signal <n17572[1:0]> created at line 17349.
    Found 2-bit adder for signal <n17575[1:0]> created at line 17349.
    Found 3-bit adder for signal <n17578[2:0]> created at line 17349.
    Found 4-bit adder for signal <n16594> created at line 17349.
    Found 2-bit adder for signal <n17599[1:0]> created at line 17385.
    Found 2-bit adder for signal <n17602[1:0]> created at line 17385.
    Found 3-bit adder for signal <n17605[2:0]> created at line 17385.
    Found 2-bit adder for signal <n17608[1:0]> created at line 17385.
    Found 2-bit adder for signal <n17611[1:0]> created at line 17385.
    Found 3-bit adder for signal <n17614[2:0]> created at line 17385.
    Found 4-bit adder for signal <n16595> created at line 17385.
    Found 4-bit adder for signal <n17624> created at line 17396.
    Found 4-bit adder for signal <n17625> created at line 17396.
    Found 4-bit adder for signal <n17636> created at line 17396.
    Found 4-bit adder for signal <n17633> created at line 17396.
    Found 4-bit adder for signal <n17634> created at line 17396.
    Found 4-bit adder for signal <n17637> created at line 17396.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5521_OUT> created at line 17396.
    Found 2-bit adder for signal <n17641[1:0]> created at line 17397.
    Found 2-bit adder for signal <n17644[1:0]> created at line 17397.
    Found 3-bit adder for signal <n17647[2:0]> created at line 17397.
    Found 2-bit adder for signal <n17650[1:0]> created at line 17397.
    Found 2-bit adder for signal <n17653[1:0]> created at line 17397.
    Found 3-bit adder for signal <n17656[2:0]> created at line 17397.
    Found 4-bit adder for signal <n16597> created at line 17397.
    Found 2-bit adder for signal <n17677[1:0]> created at line 17433.
    Found 2-bit adder for signal <n17680[1:0]> created at line 17433.
    Found 3-bit adder for signal <n17683[2:0]> created at line 17433.
    Found 2-bit adder for signal <n17686[1:0]> created at line 17433.
    Found 2-bit adder for signal <n17689[1:0]> created at line 17433.
    Found 3-bit adder for signal <n17692[2:0]> created at line 17433.
    Found 4-bit adder for signal <n16598> created at line 17433.
    Found 4-bit adder for signal <n17702> created at line 17444.
    Found 4-bit adder for signal <n17703> created at line 17444.
    Found 4-bit adder for signal <n17714> created at line 17444.
    Found 4-bit adder for signal <n17711> created at line 17444.
    Found 4-bit adder for signal <n17712> created at line 17444.
    Found 4-bit adder for signal <n17715> created at line 17444.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5578_OUT> created at line 17444.
    Found 2-bit adder for signal <n17719[1:0]> created at line 17445.
    Found 2-bit adder for signal <n17722[1:0]> created at line 17445.
    Found 3-bit adder for signal <n17725[2:0]> created at line 17445.
    Found 2-bit adder for signal <n17728[1:0]> created at line 17445.
    Found 2-bit adder for signal <n17731[1:0]> created at line 17445.
    Found 3-bit adder for signal <n17734[2:0]> created at line 17445.
    Found 4-bit adder for signal <n16600> created at line 17445.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_5701_OUT<0>> created at line 17538.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_5702_OUT<0>> created at line 17540.
    Found 2-bit adder for signal <customvideomixersoc_customvideomixersoc_counter[1]_GND_1_o_add_5716_OUT> created at line 18262.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_5725_OUT> created at line 18288.
    Found 4-bit adder for signal <uart_phy_tx_bitcount[3]_GND_1_o_add_5729_OUT> created at line 18301.
    Found 33-bit adder for signal <n17765> created at line 18317.
    Found 4-bit adder for signal <uart_phy_rx_bitcount[3]_GND_1_o_add_5741_OUT> created at line 18330.
    Found 33-bit adder for signal <n17770> created at line 18349.
    Found 4-bit adder for signal <uart_tx_fifo_produce[3]_GND_1_o_add_5757_OUT> created at line 18368.
    Found 4-bit adder for signal <uart_tx_fifo_consume[3]_GND_1_o_add_5759_OUT> created at line 18371.
    Found 5-bit adder for signal <uart_tx_fifo_level[4]_GND_1_o_add_5761_OUT> created at line 18375.
    Found 4-bit adder for signal <uart_rx_fifo_produce[3]_GND_1_o_add_5766_OUT> created at line 18383.
    Found 4-bit adder for signal <uart_rx_fifo_consume[3]_GND_1_o_add_5768_OUT> created at line 18386.
    Found 5-bit adder for signal <uart_rx_fifo_level[4]_GND_1_o_add_5770_OUT> created at line 18390.
    Found 4-bit adder for signal <n17784> created at line 18399.
    Found 4-bit adder for signal <fx2_hack_counter[3]_GND_1_o_add_5778_OUT> created at line 18413.
    Found 5-bit adder for signal <customvideomixersoc_sdram_counter0[4]_GND_1_o_add_5801_OUT> created at line 18502.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine0_produce[2]_GND_1_o_add_5812_OUT> created at line 18532.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine0_consume[2]_GND_1_o_add_5814_OUT> created at line 18535.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine0_level[3]_GND_1_o_add_5816_OUT> created at line 18539.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine1_produce[2]_GND_1_o_add_5825_OUT> created at line 18562.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine1_consume[2]_GND_1_o_add_5827_OUT> created at line 18565.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine1_level[3]_GND_1_o_add_5829_OUT> created at line 18569.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine2_produce[2]_GND_1_o_add_5838_OUT> created at line 18592.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine2_consume[2]_GND_1_o_add_5840_OUT> created at line 18595.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine2_level[3]_GND_1_o_add_5842_OUT> created at line 18599.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine3_produce[2]_GND_1_o_add_5851_OUT> created at line 18622.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine3_consume[2]_GND_1_o_add_5853_OUT> created at line 18625.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine3_level[3]_GND_1_o_add_5855_OUT> created at line 18629.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine4_produce[2]_GND_1_o_add_5864_OUT> created at line 18652.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine4_consume[2]_GND_1_o_add_5866_OUT> created at line 18655.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine4_level[3]_GND_1_o_add_5868_OUT> created at line 18659.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine5_produce[2]_GND_1_o_add_5877_OUT> created at line 18682.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine5_consume[2]_GND_1_o_add_5879_OUT> created at line 18685.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine5_level[3]_GND_1_o_add_5881_OUT> created at line 18689.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine6_produce[2]_GND_1_o_add_5890_OUT> created at line 18712.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine6_consume[2]_GND_1_o_add_5892_OUT> created at line 18715.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine6_level[3]_GND_1_o_add_5894_OUT> created at line 18719.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine7_produce[2]_GND_1_o_add_5903_OUT> created at line 18742.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine7_consume[2]_GND_1_o_add_5905_OUT> created at line 18745.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine7_level[3]_GND_1_o_add_5907_OUT> created at line 18749.
    Found 25-bit adder for signal <n17838> created at line 19276.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_6035_OUT> created at line 19285.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_6037_OUT> created at line 19288.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_6306_OUT> created at line 20065.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_6319_OUT> created at line 20091.
    Found 7-bit adder for signal <n17848> created at line 20099.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6327_OUT> created at line 20113.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6332_OUT> created at line 20124.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6350_OUT> created at line 20320.
    Found 4-bit adder for signal <hdmi_in0_dma_produce[3]_GND_1_o_add_6357_OUT> created at line 20336.
    Found 4-bit adder for signal <hdmi_in0_dma_consume[3]_GND_1_o_add_6361_OUT> created at line 20343.
    Found 4-bit adder for signal <hdmi_in0_dma_level[3]_GND_1_o_add_6364_OUT> created at line 20348.
    Found 7-bit adder for signal <n17862> created at line 20357.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6372_OUT> created at line 20371.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6377_OUT> created at line 20382.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6395_OUT> created at line 20578.
    Found 4-bit adder for signal <hdmi_in1_dma_produce[3]_GND_1_o_add_6402_OUT> created at line 20594.
    Found 4-bit adder for signal <hdmi_in1_dma_consume[3]_GND_1_o_add_6406_OUT> created at line 20601.
    Found 4-bit adder for signal <hdmi_in1_dma_level[3]_GND_1_o_add_6409_OUT> created at line 20606.
    Found 9-bit adder for signal <hdmi_out0_vtg_hcounter[8]_GND_1_o_add_6426_OUT> created at line 20638.
    Found 12-bit adder for signal <hdmi_out0_vtg_vcounter[11]_GND_1_o_add_6433_OUT> created at line 20657.
    Found 4-bit adder for signal <hdmi_out0_reader_rsv_level[3]_GND_1_o_add_6453_OUT> created at line 20709.
    Found 4-bit adder for signal <hdmi_out0_reader_produce[3]_GND_1_o_add_6459_OUT> created at line 20720.
    Found 4-bit adder for signal <hdmi_out0_reader_consume[3]_GND_1_o_add_6463_OUT> created at line 20727.
    Found 4-bit adder for signal <hdmi_out0_reader_level[3]_GND_1_o_add_6466_OUT> created at line 20732.
    Found 24-bit adder for signal <hdmi_out0_intseq_counter[23]_GND_1_o_add_6471_OUT> created at line 20748.
    Found 9-bit adder for signal <hdmi_out1_vtg_hcounter[8]_GND_1_o_add_6494_OUT> created at line 20796.
    Found 12-bit adder for signal <hdmi_out1_vtg_vcounter[11]_GND_1_o_add_6501_OUT> created at line 20815.
    Found 4-bit adder for signal <hdmi_out1_reader_rsv_level[3]_GND_1_o_add_6515_OUT> created at line 20846.
    Found 4-bit adder for signal <hdmi_out1_reader_produce[3]_GND_1_o_add_6521_OUT> created at line 20857.
    Found 4-bit adder for signal <hdmi_out1_reader_consume[3]_GND_1_o_add_6525_OUT> created at line 20864.
    Found 4-bit adder for signal <hdmi_out1_reader_level[3]_GND_1_o_add_6528_OUT> created at line 20869.
    Found 24-bit adder for signal <hdmi_out1_intseq_counter[23]_GND_1_o_add_6544_OUT> created at line 20926.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_7335_OUT> created at line 22801.
    Found 17-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5067_OUT<16:0>> created at line 0.
    Found 17-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5400_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n23256> created at line 17411.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5535_OUT> created at line 17411.
    Found 6-bit subtractor for signal <_n23258> created at line 17101.
    Found 6-bit subtractor for signal <_n23259> created at line 17101.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5220_OUT> created at line 17101.
    Found 6-bit subtractor for signal <_n23261> created at line 17089.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5205_OUT> created at line 17089.
    Found 6-bit subtractor for signal <_n23263> created at line 17363.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5478_OUT> created at line 17363.
    Found 6-bit subtractor for signal <_n23265> created at line 17378.
    Found 6-bit subtractor for signal <_n23266> created at line 17378.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5496_OUT> created at line 17378.
    Found 6-bit subtractor for signal <_n23268> created at line 17366.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5481_OUT> created at line 17366.
    Found 6-bit subtractor for signal <_n23270> created at line 17373.
    Found 6-bit adder for signal <_n23271> created at line 17373.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5493_OUT> created at line 17373.
    Found 6-bit subtractor for signal <_n23273> created at line 17041.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5148_OUT> created at line 17041.
    Found 6-bit subtractor for signal <_n23277> created at line 17137.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5262_OUT> created at line 17137.
    Found 6-bit subtractor for signal <_n23279> created at line 17038.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5145_OUT> created at line 17038.
    Found 6-bit subtractor for signal <_n23281> created at line 17053.
    Found 6-bit subtractor for signal <_n23282> created at line 17053.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5163_OUT> created at line 17053.
    Found 6-bit subtractor for signal <_n23284> created at line 17048.
    Found 6-bit adder for signal <_n23285> created at line 17048.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5160_OUT> created at line 17048.
    Found 6-bit subtractor for signal <_n23311> created at line 17414.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5538_OUT> created at line 17414.
    Found 6-bit subtractor for signal <_n23313> created at line 17426.
    Found 6-bit subtractor for signal <_n23314> created at line 17426.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5553_OUT> created at line 17426.
    Found 6-bit subtractor for signal <_n23316> created at line 17421.
    Found 6-bit adder for signal <_n23317> created at line 17421.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5550_OUT> created at line 17421.
    Found 6-bit subtractor for signal <_n23319> created at line 17469.
    Found 6-bit adder for signal <_n23320> created at line 17469.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5607_OUT> created at line 17469.
    Found 6-bit subtractor for signal <_n23325> created at line 17459.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5592_OUT> created at line 17459.
    Found 6-bit subtractor for signal <_n23327> created at line 17149.
    Found 6-bit subtractor for signal <_n23328> created at line 17149.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5277_OUT> created at line 17149.
    Found 6-bit subtractor for signal <_n23331> created at line 17462.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5595_OUT> created at line 17462.
    Found 6-bit subtractor for signal <_n23333> created at line 17474.
    Found 6-bit subtractor for signal <_n23334> created at line 17474.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5610_OUT> created at line 17474.
    Found 6-bit subtractor for signal <_n23374> created at line 17086.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5202_OUT> created at line 17086.
    Found 6-bit subtractor for signal <_n23421> created at line 17144.
    Found 6-bit adder for signal <_n23422> created at line 17144.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5274_OUT> created at line 17144.
    Found 6-bit subtractor for signal <_n23442> created at line 17134.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5259_OUT> created at line 17134.
    Found 6-bit subtractor for signal <_n23444> created at line 17096.
    Found 6-bit adder for signal <_n23445> created at line 17096.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5217_OUT> created at line 17096.
    Found 20-bit shifter logical right for signal <n13881> created at line 14976
    Found 20-bit shifter logical right for signal <n13913> created at line 15075
    Found 20-bit shifter logical right for signal <n13945> created at line 15174
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4049_OUT> created at line 15435.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4050_OUT> created at line 15436.
    Found 12x9-bit multiplier for signal <n13996> created at line 15442.
    Found 12x9-bit multiplier for signal <n13997> created at line 15443.
    Found 20-bit shifter logical right for signal <n14186> created at line 16043
    Found 20-bit shifter logical right for signal <n14218> created at line 16142
    Found 20-bit shifter logical right for signal <n14250> created at line 16241
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4679_OUT> created at line 16502.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4680_OUT> created at line 16503.
    Found 12x9-bit multiplier for signal <n14301> created at line 16509.
    Found 12x9-bit multiplier for signal <n14302> created at line 16510.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5065_OUT> created at line 16977.
    Found 9x6-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5067_OUT> created at line 16979.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5068_OUT> created at line 16980.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5398_OUT> created at line 17302.
    Found 9x6-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5400_OUT> created at line 17304.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5401_OUT> created at line 17305.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed31>
    Found 32x8-bit Read Only RAM for signal <customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6561_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 16x16-bit Read Only RAM for signal <_n25475>
    Found 32-bit 4-to-1 multiplexer for signal <customvideomixersoc_interface0_wb_sdram_dat_r> created at line 8324.
    Found 1-bit 3-to-1 multiplexer for signal <customvideomixersoc_interface_ack> created at line 8447.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 12012.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 12048.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 12120.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 12156.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 12228.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 12264.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 12300.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 12336.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 12372.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 12444.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 12480.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 12552.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 12588.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 12624.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 13716.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 13740.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 13764.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 13788.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 13812.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 13836.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 13884.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 13908.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 13932.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 13956.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 13980.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 14004.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 14028.
    Found 8-bit 8-to-1 multiplexer for signal <customvideomixersoc_interface0_adr[2]_customvideomixersoc_bank0_id0_w[7]_wide_mux_6550_OUT> created at line 20950.
    Found 8-bit 4-to-1 multiplexer for signal <customvideomixersoc_interface1_adr[1]_GND_1_o_wide_mux_6552_OUT> created at line 20979.
    Found 8-bit 44-to-1 multiplexer for signal <customvideomixersoc_interface8_adr[5]_GND_1_o_wide_mux_6583_OUT> created at line 21654.
    Found 8-bit 29-to-1 multiplexer for signal <customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6605_OUT> created at line 21894.
    Found 8-bit 63-to-1 multiplexer for signal <customvideomixersoc_interface12_adr[5]_GND_1_o_wide_mux_6630_OUT> created at line 22158.
    Found 8-bit 4-to-1 multiplexer for signal <customvideomixersoc_interface13_adr[1]_GND_1_o_wide_mux_6641_OUT> created at line 22462.
    Found 8-bit 21-to-1 multiplexer for signal <customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6644_OUT> created at line 22484.
    Found 8-bit 7-to-1 multiplexer for signal <customvideomixersoc_interface16_adr[2]_GND_1_o_wide_mux_6649_OUT> created at line 22589.
    Found 8-bit 4-to-1 multiplexer for signal <customvideomixersoc_interface17_adr[1]_customvideomixersoc_bank15_tuning_word0_w[7]_wide_mux_6652_OUT> created at line 22616.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out0_fifo_pix_y[7]_hdmi_out0_fifo_asyncfifo_dout_p7_y[7]_mux_5051_OUT> created at line 16893.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out0_fifo_pix_cb_cr[7]_hdmi_out0_fifo_asyncfifo_dout_p7_cb_cr[7]_mux_5052_OUT> created at line 16893.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out1_fifo_pix_y[7]_hdmi_out1_fifo_asyncfifo_dout_p7_y[7]_mux_5384_OUT> created at line 17218.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out1_fifo_pix_cb_cr[7]_hdmi_out1_fifo_asyncfifo_dout_p7_cb_cr[7]_mux_5385_OUT> created at line 17218.
    Found 1-bit 4-to-1 multiplexer for signal <_n23294> created at line 5396.
    Found 1-bit 8-to-1 multiplexer for signal <_n23309> created at line 20135.
    Found 1-bit 4-to-1 multiplexer for signal <_n23344> created at line 5405.
    Found 1-bit 4-to-1 multiplexer for signal <_n23454> created at line 5414.
    Found 1-bit 8-to-1 multiplexer for signal <_n23505> created at line 18428.
    Found 1-bit 8-to-1 multiplexer for signal <_n23520> created at line 20393.
    Found 1-bit 4-to-1 multiplexer for signal <_n23529> created at line 5411.
    Found 1-bit 4-to-1 multiplexer for signal <_n23538> created at line 5408.
    Found 1-bit 4-to-1 multiplexer for signal <_n23565> created at line 5399.
    Found 1-bit 4-to-1 multiplexer for signal <_n23574> created at line 5402.
    Found 1-bit 4-to-1 multiplexer for signal <_n23583> created at line 5393.
    Found 22-bit 4-to-1 multiplexer for signal <_n25476> created at line 5412.
    Found 22-bit 4-to-1 multiplexer for signal <_n25479> created at line 5391.
    Found 22-bit 4-to-1 multiplexer for signal <_n25482> created at line 5394.
    Found 22-bit 4-to-1 multiplexer for signal <_n25527> created at line 5403.
    Found 22-bit 4-to-1 multiplexer for signal <_n25569> created at line 5406.
    Found 22-bit 4-to-1 multiplexer for signal <_n25572> created at line 5409.
    Found 22-bit 4-to-1 multiplexer for signal <_n25575> created at line 5400.
    Found 22-bit 4-to-1 multiplexer for signal <_n25579> created at line 5397.
    Found 1-bit tristate buffer for signal <obj_opsis_eeprom_sda> created at line 23047
    Found 1-bit tristate buffer for signal <obj_opsis_eeprom_scl> created at line 23050
    Found 1-bit tristate buffer for signal <obj_tofe_eeprom_sda> created at line 23053
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<3>> created at line 24308
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<2>> created at line 24308
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<1>> created at line 24308
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<0>> created at line 24308
    Found 1-bit tristate buffer for signal <record0_hdmi_in_sda> created at line 24332
    Found 1-bit tristate buffer for signal <record1_hdmi_in_sda> created at line 24756
    Found 1-bit tristate buffer for signal <record2_hdmi_out_sda> created at line 25160
    Found 1-bit tristate buffer for signal <record3_hdmi_out_sda> created at line 25487
    Found 7-bit comparator equal for signal <fx2_hack_din[7]_fx2_hack_slave_addr_storage[6]_equal_39_o> created at line 5941
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine0_hit> created at line 6741
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine1_hit> created at line 6871
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine2_hit> created at line 7001
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine3_hit> created at line 7131
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine4_hit> created at line 7261
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine5_hit> created at line 7391
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine6_hit> created at line 7521
    Found 14-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine7_hit> created at line 7651
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine0_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_493_o> created at line 7865
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine0_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_494_o> created at line 7865
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine1_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_495_o> created at line 7866
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine1_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_496_o> created at line 7866
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine2_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_497_o> created at line 7867
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine2_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_498_o> created at line 7867
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine3_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_499_o> created at line 7868
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine3_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_500_o> created at line 7868
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine4_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_501_o> created at line 7869
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine4_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_502_o> created at line 7869
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine5_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_503_o> created at line 7870
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine5_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_504_o> created at line 7870
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine6_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_505_o> created at line 7871
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine6_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_506_o> created at line 7871
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine7_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_507_o> created at line 7872
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine7_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_508_o> created at line 7872
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_choose_req_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_511_o> created at line 7922
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_choose_req_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_512_o> created at line 7922
    Found 31-bit comparator equal for signal <customvideomixersoc_tag_do_tag[30]_GND_1_o_equal_1286_o> created at line 8366
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[9]_hdmi_in0_frame_consume_wdomain[9]_equal_1449_o> created at line 8983
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[8]_hdmi_in0_frame_consume_wdomain[8]_equal_1450_o> created at line 8983
    Found 8-bit comparator not equal for signal <n1711> created at line 8983
    Found 10-bit comparator equal for signal <n1714> created at line 8984
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[9]_hdmi_in1_frame_consume_wdomain[9]_equal_1626_o> created at line 9662
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[8]_hdmi_in1_frame_consume_wdomain[8]_equal_1627_o> created at line 9662
    Found 8-bit comparator not equal for signal <n2093> created at line 9662
    Found 10-bit comparator equal for signal <n2096> created at line 9663
    Found 24-bit comparator equal for signal <hdmi_out0_intseq_last> created at line 10099
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[9]_hdmi_out0_fifo_consume_wdomain[9]_equal_1802_o> created at line 10179
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[8]_hdmi_out0_fifo_consume_wdomain[8]_equal_1803_o> created at line 10179
    Found 8-bit comparator not equal for signal <n2382> created at line 10179
    Found 10-bit comparator not equal for signal <n2385> created at line 10180
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_1836_o> created at line 10258
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_1838_o> created at line 10259
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_1840_o> created at line 10260
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[9]_hdmi_out1_fifo_consume_wdomain[9]_equal_1962_o> created at line 10533
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[8]_hdmi_out1_fifo_consume_wdomain[8]_equal_1963_o> created at line 10533
    Found 8-bit comparator not equal for signal <n2644> created at line 10533
    Found 10-bit comparator not equal for signal <n2647> created at line 10534
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_1993_o> created at line 10607
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_1995_o> created at line 10608
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_1997_o> created at line 10609
    Found 24-bit comparator equal for signal <hdmi_out1_intseq_last> created at line 10615
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_3819_o> created at line 14964
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_3836_o> created at line 14980
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_3900_o> created at line 15063
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_3917_o> created at line 15079
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_3981_o> created at line 15162
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_3998_o> created at line 15178
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4061_o> created at line 15448
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4062_o> created at line 15451
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4065_o> created at line 15457
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4066_o> created at line 15460
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4069_o> created at line 15466
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4070_o> created at line 15469
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4449_o> created at line 16031
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4466_o> created at line 16047
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4530_o> created at line 16130
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4547_o> created at line 16146
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4611_o> created at line 16229
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4628_o> created at line 16245
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4691_o> created at line 16515
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4692_o> created at line 16518
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4695_o> created at line 16524
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4696_o> created at line 16527
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4699_o> created at line 16533
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4700_o> created at line 16536
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_5074_o> created at line 16984
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_r[11]_LessThan_5075_o> created at line 16987
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_5078_o> created at line 16993
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_g[11]_LessThan_5079_o> created at line 16996
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_5082_o> created at line 17002
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_b[11]_LessThan_5083_o> created at line 17005
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_5141_o> created at line 17033
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_5151_o> created at line 17044
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_5153_o> created at line 17044
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_5198_o> created at line 17081
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_5208_o> created at line 17092
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_5210_o> created at line 17092
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_5255_o> created at line 17129
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_5265_o> created at line 17140
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_5267_o> created at line 17140
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_5407_o> created at line 17309
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_r[11]_LessThan_5408_o> created at line 17312
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_5411_o> created at line 17318
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_g[11]_LessThan_5412_o> created at line 17321
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_5415_o> created at line 17327
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_b[11]_LessThan_5416_o> created at line 17330
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_5474_o> created at line 17358
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_5484_o> created at line 17369
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5486_o> created at line 17369
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_5531_o> created at line 17406
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_5541_o> created at line 17417
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_5543_o> created at line 17417
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_5588_o> created at line 17454
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_5598_o> created at line 17465
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_5600_o> created at line 17465
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_5701_o> created at line 17535
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_5725_o> created at line 18287
    Found 9-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hres[8]_equal_6429_o> created at line 20642
    Found 9-bit comparator equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hsync_start[8]_equal_6430_o> created at line 20645
    Found 9-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hsync_end[8]_equal_6431_o> created at line 20648
    Found 9-bit comparator equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hscan[8]_equal_6432_o> created at line 20651
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vscan[11]_equal_6433_o> created at line 20653
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vres[11]_equal_6439_o> created at line 20663
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_start[11]_equal_6440_o> created at line 20666
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_end[11]_equal_6441_o> created at line 20669
    Found 9-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hres[8]_equal_6497_o> created at line 20800
    Found 9-bit comparator equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hsync_start[8]_equal_6498_o> created at line 20803
    Found 9-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hsync_end[8]_equal_6499_o> created at line 20806
    Found 9-bit comparator equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hscan[8]_equal_6500_o> created at line 20809
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vscan[11]_equal_6501_o> created at line 20811
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vres[11]_equal_6507_o> created at line 20821
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_start[11]_equal_6508_o> created at line 20824
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_end[11]_equal_6509_o> created at line 20827
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_7334_o> created at line 22786
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_7395_o> created at line 23014
    Found 11-bit comparator greater for signal <GND_1_o_por[10]_LessThan_7734_o> created at line 25794
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  37 RAM(s).
	inferred  14 Multiplier(s).
	inferred 376 Adder/Subtractor(s).
	inferred 8765 D-type flip-flop(s).
	inferred 127 Comparator(s).
	inferred 1955 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred  11 Tristate(s).
	inferred  27 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_29> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 43
 1024x32-bit dual-port RAM                             : 3
 128x8-bit dual-port RAM                               : 4
 12x128-bit dual-port RAM                              : 2
 15x128-bit dual-port RAM                              : 2
 16384x32-bit dual-port RAM                            : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x8-bit dual-port RAM                                : 2
 256x21-bit dual-port RAM                              : 2
 2x128-bit dual-port RAM                               : 1
 2x32-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 2
 512x129-bit dual-port RAM                             : 2
 512x131-bit dual-port RAM                             : 2
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x22-bit dual-port RAM                                : 8
# Multipliers                                          : 15
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 2
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 391
 1-bit adder                                           : 2
 10-bit adder                                          : 8
 11-bit adder                                          : 6
 11-bit subtractor                                     : 1
 12-bit adder                                          : 6
 12-bit subtractor                                     : 4
 14-bit adder                                          : 8
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 78
 2-bit subtractor                                      : 8
 24-bit adder                                          : 14
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 3-bit adder                                           : 74
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 79
 4-bit addsub                                          : 14
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 3
 9-bit adder                                           : 6
 9-bit subtractor                                      : 10
# Registers                                            : 1687
 1-bit register                                        : 922
 10-bit register                                       : 54
 11-bit register                                       : 25
 12-bit register                                       : 48
 128-bit register                                      : 4
 129-bit register                                      : 2
 131-bit register                                      : 2
 14-bit register                                       : 13
 15-bit register                                       : 3
 17-bit register                                       : 4
 2-bit register                                        : 57
 20-bit register                                       : 18
 23-bit register                                       : 1
 24-bit register                                       : 42
 25-bit register                                       : 9
 28-bit register                                       : 8
 3-bit register                                        : 51
 30-bit register                                       : 10
 32-bit register                                       : 48
 4-bit register                                        : 114
 5-bit register                                        : 17
 57-bit register                                       : 1
 6-bit register                                        : 14
 7-bit register                                        : 7
 8-bit register                                        : 163
 9-bit register                                        : 50
# Comparators                                          : 138
 1-bit comparator equal                                : 29
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 5
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 31-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 2103
 1-bit 2-to-1 multiplexer                              : 1531
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 12
 12-bit 2-to-1 multiplexer                             : 2
 128-bit 2-to-1 multiplexer                            : 6
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 24
 22-bit 2-to-1 multiplexer                             : 8
 22-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 13
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 69
 5-bit 2-to-1 multiplexer                              : 11
 6-bit 2-to-1 multiplexer                              : 31
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 197
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 29-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 11
 1-bit tristate buffer                                 : 11
# FSMs                                                 : 30
# Xors                                                 : 296
 1-bit xor2                                            : 286
 10-bit xor2                                           : 8
 2-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <por>: 1 register on signal <por>.
The following registers are absorbed into counter <hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <customvideomixersoc_sdram_counter1>: 1 register on signal <customvideomixersoc_sdram_counter1>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_counter>: 1 register on signal <customvideomixersoc_customvideomixersoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <uart_phy_tx_bitcount>: 1 register on signal <uart_phy_tx_bitcount>.
The following registers are absorbed into counter <uart_phy_rx_bitcount>: 1 register on signal <uart_phy_rx_bitcount>.
The following registers are absorbed into counter <uart_tx_fifo_level>: 1 register on signal <uart_tx_fifo_level>.
The following registers are absorbed into counter <uart_tx_fifo_produce>: 1 register on signal <uart_tx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_consume>: 1 register on signal <uart_tx_fifo_consume>.
The following registers are absorbed into counter <uart_rx_fifo_produce>: 1 register on signal <uart_rx_fifo_produce>.
The following registers are absorbed into counter <uart_rx_fifo_level>: 1 register on signal <uart_rx_fifo_level>.
The following registers are absorbed into counter <uart_rx_fifo_consume>: 1 register on signal <uart_rx_fifo_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_level>: 1 register on signal <hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi_in0_dma_produce>: 1 register on signal <hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_consume>: 1 register on signal <hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_level>: 1 register on signal <hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi_in1_dma_produce>: 1 register on signal <hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_consume>: 1 register on signal <hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_reader_level>: 1 register on signal <hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi_out0_reader_produce>: 1 register on signal <hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi_out0_reader_consume>: 1 register on signal <hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_reader_level>: 1 register on signal <hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi_out1_reader_produce>: 1 register on signal <hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi_out1_reader_consume>: 1 register on signal <hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_time0>: 1 register on signal <customvideomixersoc_sdram_time0>.
The following registers are absorbed into counter <customvideomixersoc_sdram_time1>: 1 register on signal <customvideomixersoc_sdram_time1>.
The following registers are absorbed into counter <hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n164541> :
 	<Madd_n17396[1:0]> in block <top>, 	<Madd_n17399[2:0]_Madd> in block <top>, 	<Madd_n17405[1:0]> in block <top>, 	<Madd_n17408[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n165971> :
 	<Madd_n17641[1:0]> in block <top>, 	<Madd_n17647[2:0]_Madd> in block <top>, 	<Madd_n17653[1:0]> in block <top>, 	<Madd_n17656[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n164511> :
 	<Madd_n17318[1:0]> in block <top>, 	<Madd_n17321[2:0]_Madd> in block <top>, 	<Madd_n17327[1:0]> in block <top>, 	<Madd_n17330[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n165941> :
 	<Madd_n17566[1:0]> in block <top>, 	<Madd_n17569[2:0]_Madd> in block <top>, 	<Madd_n17575[1:0]> in block <top>, 	<Madd_n17578[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n164571> :
 	<Madd_n17474[1:0]> in block <top>, 	<Madd_n17477[2:0]_Madd> in block <top>, 	<Madd_n17483[1:0]> in block <top>, 	<Madd_n17486[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166001> :
 	<Madd_n17722[1:0]> in block <top>, 	<Madd_n17725[2:0]_Madd> in block <top>, 	<Madd_n17731[1:0]> in block <top>, 	<Madd_n17734[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n164521> :
 	<Madd_n17354[1:0]> in block <top>, 	<Madd_n17357[2:0]_Madd> in block <top>, 	<Madd_n17363[1:0]> in block <top>, 	<Madd_n17366[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n165951> :
 	<Madd_n17602[1:0]> in block <top>, 	<Madd_n17605[2:0]_Madd> in block <top>, 	<Madd_n17611[1:0]> in block <top>, 	<Madd_n17614[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n164491> :
 	<Madd_n17276[1:0]> in block <top>, 	<Madd_n17279[2:0]_Madd> in block <top>, 	<Madd_n17285[1:0]> in block <top>, 	<Madd_n17288[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n165921> :
 	<Madd_n17524[1:0]> in block <top>, 	<Madd_n17527[2:0]_Madd> in block <top>, 	<Madd_n17533[1:0]> in block <top>, 	<Madd_n17536[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n164551> :
 	<Madd_n17432[1:0]> in block <top>, 	<Madd_n17435[2:0]_Madd> in block <top>, 	<Madd_n17441[1:0]> in block <top>, 	<Madd_n17444[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n165981> :
 	<Madd_n17680[1:0]> in block <top>, 	<Madd_n17683[2:0]_Madd> in block <top>, 	<Madd_n17689[1:0]> in block <top>, 	<Madd_n17692[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162501> :
 	<Madd_n17018[1:0]> in block <top>, 	<Madd_n17021[2:0]_Madd> in block <top>, 	<Madd_n17024[1:0]> in block <top>, 	<Madd_n17030[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162521> :
 	<Madd_n17045[1:0]> in block <top>, 	<Madd_n17048[2:0]_Madd> in block <top>, 	<Madd_n17054[1:0]> in block <top>, 	<Madd_n17057[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n162541> :
 	<Madd_n17072[1:0]> in block <top>, 	<Madd_n17075[2:0]_Madd> in block <top>, 	<Madd_n17081[1:0]> in block <top>, 	<Madd_n17084[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163061> :
 	<Madd_n17141[1:0]> in block <top>, 	<Madd_n17144[2:0]_Madd> in block <top>, 	<Madd_n17150[1:0]> in block <top>, 	<Madd_n17153[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163081> :
 	<Madd_n17168[1:0]> in block <top>, 	<Madd_n17171[2:0]_Madd> in block <top>, 	<Madd_n17177[1:0]> in block <top>, 	<Madd_n17180[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n163101> :
 	<Madd_n17195[1:0]> in block <top>, 	<Madd_n17198[2:0]_Madd> in block <top>, 	<Madd_n17204[1:0]> in block <top>, 	<Madd_n17207[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5131_OUT1> :
 	<Madd_n17298> in block <top>, 	<Madd_n17299> in block <top>, 	<Madd_n17307> in block <top>, 	<Madd_n17308> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5188_OUT1> :
 	<Madd_n17376> in block <top>, 	<Madd_n17377> in block <top>, 	<Madd_n17385> in block <top>, 	<Madd_n17386> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5245_OUT1> :
 	<Madd_n17454> in block <top>, 	<Madd_n17455> in block <top>, 	<Madd_n17463> in block <top>, 	<Madd_n17464> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5464_OUT1> :
 	<Madd_n17546> in block <top>, 	<Madd_n17547> in block <top>, 	<Madd_n17555> in block <top>, 	<Madd_n17556> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5521_OUT1> :
 	<Madd_n17624> in block <top>, 	<Madd_n17625> in block <top>, 	<Madd_n17633> in block <top>, 	<Madd_n17634> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5578_OUT1> :
 	<Madd_n17702> in block <top>, 	<Madd_n17703> in block <top>, 	<Madd_n17711> in block <top>, 	<Madd_n17712> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4049_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4051_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4049_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4679_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4681_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4679_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n13996>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n13997>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14301>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14302>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5068_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5401_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5065_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5067_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5398_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5400_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4050_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4680_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4102_OUT> in block <top> and  <Mmult_n13996> in block <top> are combined into a MULT with pre-adder <Mmult_n139961>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4103_OUT> in block <top> and  <Mmult_n13997> in block <top> are combined into a MULT with pre-adder <Mmult_n139971>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4732_OUT> in block <top> and  <Mmult_n14301> in block <top> are combined into a MULT with pre-adder <Mmult_n143011>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4733_OUT> in block <top> and  <Mmult_n14302> in block <top> are combined into a MULT with pre-adder <Mmult_n143021>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_in0_frame_cur_word,hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_in1_frame_cur_word,hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed31> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed31> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out0_vtg_phy_payload_p7_y,hdmi_out0_vtg_phy_payload_p7_cb_cr,hdmi_out0_vtg_phy_payload_p6_y,hdmi_out0_vtg_phy_payload_p6_cb_cr,hdmi_out0_vtg_phy_payload_p5_y,hdmi_out0_vtg_phy_payload_p5_cb_cr,hdmi_out0_vtg_phy_payload_p4_y,hdmi_out0_vtg_phy_payload_p4_cb_cr,hdmi_out0_vtg_phy_payload_p3_y,hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi_out0_vtg_phy_payload_p2_y,hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi_out0_vtg_phy_payload_p1_y,hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi_out0_vtg_phy_payload_p0_y,hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi_out0_vtg_active,hdmi_out0_vtg_phy_payload_vsync,hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out1_vtg_phy_payload_p7_y,hdmi_out1_vtg_phy_payload_p7_cb_cr,hdmi_out1_vtg_phy_payload_p6_y,hdmi_out1_vtg_phy_payload_p6_cb_cr,hdmi_out1_vtg_phy_payload_p5_y,hdmi_out1_vtg_phy_payload_p5_cb_cr,hdmi_out1_vtg_phy_payload_p4_y,hdmi_out1_vtg_phy_payload_p4_cb_cr,hdmi_out1_vtg_phy_payload_p3_y,hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi_out1_vtg_phy_payload_p2_y,hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi_out1_vtg_phy_payload_p1_y,hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi_out1_vtg_phy_payload_p0_y,hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi_out1_vtg_active,hdmi_out1_vtg_phy_payload_vsync,hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_20> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out0_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <(customvideomixersoc_sdram_slave_p3_rddata,customvideomixersoc_sdram_slave_p2_rddata,customvideomixersoc_sdram_slave_p1_rddata,customvideomixersoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_22> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out1_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <(customvideomixersoc_sdram_slave_p3_rddata,customvideomixersoc_sdram_slave_p2_rddata,customvideomixersoc_sdram_slave_p1_rddata,customvideomixersoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram0_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram1_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2>> |          |
    |     diA            | connected to signal <(customvideomixersoc_tag_di_dirty,"0000",rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram0_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    |     doA            | connected to signal <customvideomixersoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram1_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    |     doA            | connected to signal <customvideomixersoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <customvideomixersoc_customvideomixersoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <firmware_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <firmware_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <firmware_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <firmware_ram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <firmware_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2>> |          |
    |     diA            | connected to signal
<(_n18426,_n18425,_n18424,_n18423,_n18422,_n18421,_n18420,_n18419,_n18418,_n18417,_n18416,_n18415,_n18414,_n18413,_n18412,_n18411,_n18410,_n18409,_n18408,_n18407,_n18406,_n18405,_n18404,_n18403,_n18402,_n18401,_n18400,_n18399,_n18398,_n18397,_n18396,_n18395,_n18394,_n18393,_n18392,_n18391,_n18390,_n18389,_n18388,_n18387,_n18386,_n18385,_n18384,_n18383,_n18382,_n18381,_n18380,_n18379,_n18378,_n18377,_n18376,_n18375,_n18374,_n18373,_n18372,_n18371,_n18370,_n18369,_n18368,_n18367,_n18366,_n18365,_n18364,_n18363,_n18362,_n18361,_n18360,_n18359,_n18358,_n18357,_n18356,_n18355,_n18354,_n18353,_n18352,_n18351,_n18350,_n18349,_n18348,_n18347,_n18346,_n18345,_n18344,_n18343,_n18342,_n18341,_n18340,_n18339,_n18338,_n18337,_n18336,_n18335,_n18334,_n18333,_n18332,_n18331,_n18330,_n18329,_n18328,_n18327,_n18326,_n18325,_n18324,_n18323,_n18322,_n18321,_n18320,_n18319,_n18318,_n18317,_n18316,_n18315,_n18314,_n18313,_n18312,_n18311,_n18310,_n18309,_n18308,_n18307,_n18306,_n18305,_n18304,_n18303,_n18302,_n18301,_n18300,_n1829
9)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6561_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n25475> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_2<128:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_4<128:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13996 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13997 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14301 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14302 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5068_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5401_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5065_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5067_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5398_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5400_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4050_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4680_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <customvideomixersoc_customvideomixersoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <customvideomixersoc_customvideomixersoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 43
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 128x8-bit dual-port block RAM                         : 2
 128x8-bit single-port block RAM                       : 2
 12x128-bit dual-port distributed RAM                  : 2
 15x128-bit dual-port block RAM                        : 2
 16384x32-bit single-port block RAM                    : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x8-bit dual-port distributed RAM                    : 2
 256x21-bit dual-port block RAM                        : 2
 2x128-bit dual-port distributed RAM                   : 1
 2x32-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 2
 512x129-bit dual-port block RAM                       : 2
 512x131-bit dual-port block RAM                       : 2
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x22-bit dual-port distributed RAM                    : 8
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 9
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 2
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 89
 10-bit adder                                          : 8
 11-bit adder                                          : 4
 12-bit adder                                          : 12
 17-bit subtractor                                     : 2
 2-bit adder                                           : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 7
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 12
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 128
 1-bit up counter                                      : 2
 10-bit up counter                                     : 8
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 2
 2-bit down counter                                    : 8
 2-bit up counter                                      : 2
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 3-bit up counter                                      : 38
 32-bit up counter                                     : 1
 4-bit down counter                                    : 3
 4-bit up counter                                      : 15
 4-bit updown counter                                  : 14
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 3
 8-bit down counter                                    : 3
 8-bit updown counter                                  : 6
 9-bit up counter                                      : 2
# Accumulators                                         : 6
 6-bit up accumulator                                  : 6
# Registers                                            : 7822
 Flip-Flops                                            : 7822
# Comparators                                          : 138
 1-bit comparator equal                                : 29
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 5
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 31-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 2514
 1-bit 2-to-1 multiplexer                              : 1975
 1-bit 29-to-1 multiplexer                             : 8
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 77
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 24
 10-bit 2-to-1 multiplexer                             : 11
 128-bit 2-to-1 multiplexer                            : 6
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 22
 22-bit 2-to-1 multiplexer                             : 8
 22-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 3
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 57
 5-bit 2-to-1 multiplexer                              : 11
 6-bit 2-to-1 multiplexer                              : 30
 8-bit 2-to-1 multiplexer                              : 172
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 4
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 30
# Xors                                                 : 296
 1-bit xor2                                            : 286
 10-bit xor2                                           : 8
 2-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <customvideomixersoc_customvideomixersoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <customvideomixersoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <customvideomixersoc_customvideomixersoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <customvideomixersoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <i2cshiftreg_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <customvideomixersoc_sdram_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 110   | 110
 100   | 100
 101   | 101
 001   | 001
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer1_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <customvideomixersoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <customvideomixersoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_28> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_29> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface11_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <obj_ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> <half_rate_phy_record3_wrdata_mask_0> <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fx2_hack_samp_carry> in Unit <top> is equivalent to the following 6 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_carry> <hdmi_in1_edid_samp_carry> <period> <customvideomixersoc_sdram_counter1_0> <spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 6 FFs/Latches, which will be removed : <fx2_hack_samp_count_0> <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <counter_0> <spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <fx2_hack_samp_count_1> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_1> <hdmi_in1_edid_samp_count_1> <counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <customvideomixersoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_2> <counter_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_3> <counter_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_4> <counter_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter0_q_binary_9> 
INFO:Xst:3203 - The FF/Latch <customvideomixersoc_sdram_dfi_p1_wrdata_en> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <customvideomixersoc_sdram_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl18_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl31_regs0> <xilinxmultiregimpl44_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl68_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl81_regs0> <xilinxmultiregimpl94_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl68_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl81_regs1> <xilinxmultiregimpl94_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl18_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl31_regs1> <xilinxmultiregimpl44_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 63.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_1 customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_2 customvideomixersoc_customvideomixersoc_interface_adr_3 has(ve) been forward balanced into : Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6561_OUT421_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_11 customvideomixersoc_customvideomixersoc_interface_adr_12 customvideomixersoc_customvideomixersoc_interface_adr_13 customvideomixersoc_customvideomixersoc_interface_adr_10 customvideomixersoc_customvideomixersoc_interface_adr_9 has(ve) been forward balanced into : customvideomixersoc_bank10_sel<13>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_2 _n25648<6>111_FRB has(ve) been forward balanced into : _n25648<6>11_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_2 customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_3 has(ve) been forward balanced into : _n25664<6>11_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_4 Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6561_OUT421_FRB customvideomixersoc_customvideomixersoc_interface_adr_5 has(ve) been forward balanced into : customvideomixersoc_interface12_adr[5]_GND_1_o_equal_2799_o<5>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_2 has(ve) been forward balanced into : Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6561_OUT521_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_5 customvideomixersoc_customvideomixersoc_interface_adr_1 Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6561_OUT521_FRB has(ve) been forward balanced into : _n25866<6>11_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_5 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_3 has(ve) been forward balanced into : _n25648<6>111_FRB.
	Register(s) customvideomixersoc_interface5_dat_r_0 has(ve) been backward balanced into : customvideomixersoc_interface5_dat_r_0_BRB0 customvideomixersoc_interface5_dat_r_0_BRB1 customvideomixersoc_interface5_dat_r_0_BRB2 customvideomixersoc_interface5_dat_r_0_BRB3 customvideomixersoc_interface5_dat_r_0_BRB4 customvideomixersoc_interface5_dat_r_0_BRB5.
	Register(s) customvideomixersoc_interface7_dat_r_0 has(ve) been backward balanced into : customvideomixersoc_interface7_dat_r_0_BRB0 customvideomixersoc_interface7_dat_r_0_BRB2 customvideomixersoc_interface7_dat_r_0_BRB4 customvideomixersoc_interface7_dat_r_0_BRB5.
	Register(s) half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : half_rate_phy_drive_dq_n1_BRB0.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4 half_rate_phy_rddata_sr_1_BRB5.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB1 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB1 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB4 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB8 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB10 half_rate_phy_rddata_sr_3_BRB11 half_rate_phy_rddata_sr_3_BRB12.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB1 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB4 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB10 half_rate_phy_rddata_sr_4_BRB11 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB14 half_rate_phy_rddata_sr_4_BRB15 half_rate_phy_rddata_sr_4_BRB16.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB1 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB4 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB10 half_rate_phy_rddata_sr_5_BRB11 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB14 half_rate_phy_rddata_sr_5_BRB15 half_rate_phy_rddata_sr_5_BRB16.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 half_rate_phy_record0_cas_n_BRB1 half_rate_phy_record0_cas_n_BRB2 half_rate_phy_record0_cas_n_BRB3 half_rate_phy_record0_cas_n_BRB4.
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 .
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB2 half_rate_phy_record0_ras_n_BRB3 .
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 .
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB2 half_rate_phy_record0_we_n_BRB3 .
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB0 half_rate_phy_record1_cas_n_BRB1 half_rate_phy_record1_cas_n_BRB2 half_rate_phy_record1_cas_n_BRB3 half_rate_phy_record1_cas_n_BRB4 half_rate_phy_record1_cas_n_BRB8 half_rate_phy_record1_cas_n_BRB9 half_rate_phy_record1_cas_n_BRB10 half_rate_phy_record1_cas_n_BRB11.
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB1 half_rate_phy_record1_ras_n_BRB2 half_rate_phy_record1_ras_n_BRB3 half_rate_phy_record1_ras_n_BRB4.
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB2 half_rate_phy_record1_we_n_BRB3 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB5 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB12 new_master_dat_r_ack0_BRB13 new_master_dat_r_ack0_BRB14 new_master_dat_r_ack0_BRB16 new_master_dat_r_ack0_BRB17 new_master_dat_r_ack0_BRB18 new_master_dat_r_ack0_BRB19 new_master_dat_r_ack0_BRB21 new_master_dat_r_ack0_BRB22 new_master_dat_r_ack0_BRB23 new_master_dat_r_ack0_BRB24 new_master_dat_r_ack0_BRB30.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB5 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB12 new_master_dat_r_ack1_BRB13 new_master_dat_r_ack1_BRB14 new_master_dat_r_ack1_BRB16 new_master_dat_r_ack1_BRB17 new_master_dat_r_ack1_BRB18 new_master_dat_r_ack1_BRB19 new_master_dat_r_ack1_BRB21 new_master_dat_r_ack1_BRB22 new_master_dat_r_ack1_BRB23 new_master_dat_r_ack1_BRB24 new_master_dat_r_ack1_BRB30.
	Register(s) new_master_dat_r_ack15 has(ve) been backward balanced into : new_master_dat_r_ack15_BRB0 new_master_dat_r_ack15_BRB1 new_master_dat_r_ack15_BRB5 new_master_dat_r_ack15_BRB6 new_master_dat_r_ack15_BRB7 new_master_dat_r_ack15_BRB11 new_master_dat_r_ack15_BRB13 new_master_dat_r_ack15_BRB14 new_master_dat_r_ack15_BRB17 new_master_dat_r_ack15_BRB20 new_master_dat_r_ack15_BRB21 new_master_dat_r_ack15_BRB23 new_master_dat_r_ack15_BRB24.
	Register(s) new_master_dat_r_ack16 has(ve) been backward balanced into : new_master_dat_r_ack16_BRB0 new_master_dat_r_ack16_BRB1 new_master_dat_r_ack16_BRB5 new_master_dat_r_ack16_BRB6 new_master_dat_r_ack16_BRB7 new_master_dat_r_ack16_BRB11 new_master_dat_r_ack16_BRB13 new_master_dat_r_ack16_BRB14 new_master_dat_r_ack16_BRB17 new_master_dat_r_ack16_BRB20 new_master_dat_r_ack16_BRB21 new_master_dat_r_ack16_BRB23 new_master_dat_r_ack16_BRB24.
	Register(s) new_master_dat_r_ack17 has(ve) been backward balanced into : new_master_dat_r_ack17_BRB0 new_master_dat_r_ack17_BRB1 new_master_dat_r_ack17_BRB5 new_master_dat_r_ack17_BRB6 new_master_dat_r_ack17_BRB7 new_master_dat_r_ack17_BRB11 new_master_dat_r_ack17_BRB13 new_master_dat_r_ack17_BRB14 new_master_dat_r_ack17_BRB17 new_master_dat_r_ack17_BRB20 new_master_dat_r_ack17_BRB21 new_master_dat_r_ack17_BRB23 new_master_dat_r_ack17_BRB24.
	Register(s) new_master_dat_r_ack18 has(ve) been backward balanced into : new_master_dat_r_ack18_BRB0 new_master_dat_r_ack18_BRB1 new_master_dat_r_ack18_BRB2 new_master_dat_r_ack18_BRB3.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB4 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB12 new_master_dat_r_ack2_BRB13 new_master_dat_r_ack2_BRB14 new_master_dat_r_ack2_BRB15 new_master_dat_r_ack2_BRB16 new_master_dat_r_ack2_BRB17 new_master_dat_r_ack2_BRB18 new_master_dat_r_ack2_BRB19 new_master_dat_r_ack2_BRB20 new_master_dat_r_ack2_BRB21 new_master_dat_r_ack2_BRB22 new_master_dat_r_ack2_BRB23 new_master_dat_r_ack2_BRB24.
	Register(s) new_master_dat_r_ack20 has(ve) been backward balanced into : new_master_dat_r_ack20_BRB0 new_master_dat_r_ack20_BRB1 new_master_dat_r_ack20_BRB2 new_master_dat_r_ack20_BRB3 new_master_dat_r_ack20_BRB4 new_master_dat_r_ack20_BRB6 new_master_dat_r_ack20_BRB8 new_master_dat_r_ack20_BRB9 new_master_dat_r_ack20_BRB10 new_master_dat_r_ack20_BRB13 new_master_dat_r_ack20_BRB14 new_master_dat_r_ack20_BRB15 .
	Register(s) new_master_dat_r_ack21 has(ve) been backward balanced into : new_master_dat_r_ack21_BRB0 new_master_dat_r_ack21_BRB1 new_master_dat_r_ack21_BRB2 new_master_dat_r_ack21_BRB3 new_master_dat_r_ack21_BRB4 new_master_dat_r_ack21_BRB6 new_master_dat_r_ack21_BRB8 new_master_dat_r_ack21_BRB9 new_master_dat_r_ack21_BRB10 new_master_dat_r_ack21_BRB13 new_master_dat_r_ack21_BRB14 new_master_dat_r_ack21_BRB15 .
	Register(s) new_master_dat_r_ack22 has(ve) been backward balanced into : new_master_dat_r_ack22_BRB0 new_master_dat_r_ack22_BRB1 new_master_dat_r_ack22_BRB2 new_master_dat_r_ack22_BRB3 new_master_dat_r_ack22_BRB4 new_master_dat_r_ack22_BRB6 new_master_dat_r_ack22_BRB8 new_master_dat_r_ack22_BRB9 new_master_dat_r_ack22_BRB10 new_master_dat_r_ack22_BRB13 new_master_dat_r_ack22_BRB14 new_master_dat_r_ack22_BRB15 .
	Register(s) new_master_dat_r_ack23 has(ve) been backward balanced into : new_master_dat_r_ack23_BRB0 new_master_dat_r_ack23_BRB1 new_master_dat_r_ack23_BRB2 new_master_dat_r_ack23_BRB3 new_master_dat_r_ack23_BRB4 new_master_dat_r_ack23_BRB5.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3.
	Register(s) new_master_dat_w_ack0 has(ve) been backward balanced into : new_master_dat_w_ack0_BRB0 new_master_dat_w_ack0_BRB1 new_master_dat_w_ack0_BRB2 new_master_dat_w_ack0_BRB3 new_master_dat_w_ack0_BRB4.
	Register(s) new_master_dat_w_ack2 has(ve) been backward balanced into : new_master_dat_w_ack2_BRB0 new_master_dat_w_ack2_BRB1 new_master_dat_w_ack2_BRB2 new_master_dat_w_ack2_BRB3 new_master_dat_w_ack2_BRB4.
	Register(s) new_master_dat_w_ack4 has(ve) been backward balanced into : new_master_dat_w_ack4_BRB0 new_master_dat_w_ack4_BRB1 new_master_dat_w_ack4_BRB2 new_master_dat_w_ack4_BRB3 new_master_dat_w_ack4_BRB4.
	Register(s) obj_ddram_cas_n has(ve) been backward balanced into : obj_ddram_cas_n_BRB0 obj_ddram_cas_n_BRB1 obj_ddram_cas_n_BRB3 obj_ddram_cas_n_BRB4 obj_ddram_cas_n_BRB5 obj_ddram_cas_n_BRB6 obj_ddram_cas_n_BRB7 obj_ddram_cas_n_BRB8.
	Register(s) obj_ddram_ras_n has(ve) been backward balanced into : obj_ddram_ras_n_BRB1 obj_ddram_ras_n_BRB2.
	Register(s) obj_ddram_we_n has(ve) been backward balanced into : obj_ddram_we_n_BRB1 obj_ddram_we_n_BRB2.
Unit <top> processed.
FlipFlop customvideomixersoc_bank10_sel<13>1_FRB has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_0 has been replicated 3 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_we has been replicated 4 time(s)
FlipFlop customvideomixersoc_sdram_storage_full_0 has been replicated 5 time(s)
FlipFlop phase_sel has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 2-bit shift register for signal <obj_ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <obj_ddram_cas_n_BRB5>.
	Found 2-bit shift register for signal <obj_ddram_cas_n_BRB6>.
	Found 2-bit shift register for signal <obj_ddram_cas_n_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack23_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack23_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack23_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack23_BRB4>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB5>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB6>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB13>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB14>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB20>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB21>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB3>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB5>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB5>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB7>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB8>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB9>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB12>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB13>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB14>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB17>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB18>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB19>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB22>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB23>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB24>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB23>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB24>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB9>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB14>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB3>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB10>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB30>.
	Found 2-bit shift register for signal <half_rate_phy_rddata_sr_4_BRB11>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB9>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB12>.
	Found 2-bit shift register for signal <half_rate_phy_rddata_sr_4_BRB7>.
	Found 2-bit shift register for signal <half_rate_phy_rddata_sr_4_BRB14>.
	Found 2-bit shift register for signal <half_rate_phy_rddata_sr_4_BRB15>.
	Found 2-bit shift register for signal <half_rate_phy_rddata_sr_4_BRB16>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8358
 Flip-Flops                                            : 8358
# Shift Registers                                      : 100
 10-bit shift register                                 : 8
 2-bit shift register                                  : 50
 3-bit shift register                                  : 22
 4-bit shift register                                  : 6
 5-bit shift register                                  : 5
 6-bit shift register                                  : 1
 7-bit shift register                                  : 4
 8-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : opsis_video-customvideomixersoc-opsis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12602
#      GND                         : 1
#      INV                         : 179
#      LUT1                        : 445
#      LUT2                        : 1230
#      LUT3                        : 1700
#      LUT4                        : 874
#      LUT5                        : 1709
#      LUT6                        : 3906
#      MULT_AND                    : 42
#      MUXCY                       : 1198
#      MUXF7                       : 179
#      VCC                         : 1
#      XORCY                       : 1138
# FlipFlops/Latches                : 8492
#      FD                          : 1349
#      FDC                         : 4
#      FDE                         : 265
#      FDP                         : 8
#      FDPE                        : 2
#      FDR                         : 2328
#      FDRE                        : 4323
#      FDS                         : 43
#      FDSE                        : 163
#      ODDR2                       : 7
# RAMS                             : 812
#      RAM16X1D                    : 664
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 70
#      RAMB8BWER                   : 14
# Shift Registers                  : 100
#      SRLC16E                     : 100
# Clock Buffers                    : 14
#      BUFG                        : 14
# IO Buffers                       : 89
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 27
#      OBUF                        : 36
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 17
#      DSP48A1                     : 17
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8492  out of  54576    15%  
 Number of Slice LUTs:                11599  out of  27288    42%  
    Number used as Logic:             10043  out of  27288    36%  
    Number used as Memory:             1556  out of   6408    24%  
       Number used as RAM:             1456
       Number used as SRL:              100

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15468
   Number with an unused Flip Flop:    6976  out of  15468    45%  
   Number with an unused LUT:          3869  out of  15468    25%  
   Number of fully used LUT-FF pairs:  4623  out of  15468    29%  
   Number of unique control sets:       360

IO Utilization: 
 Number of IOs:                         109
 Number of bonded IOBs:                 107  out of    296    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               77  out of    116    66%  
    Number using Block RAM only:         77
 Number of BUFG/BUFGCTRLs:               14  out of     16    87%  
 Number of DSP48A1s:                     17  out of     58    29%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
clk100                               | PLL_ADV:CLKOUT5        | 6123  |
clk100                               | PLL_ADV:CLKOUT2        | 109   |
clk100                               | PLL_ADV:CLKOUT4        | 182   |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 987   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 987   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 750   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                           | BUFG                   | 2     |
clk100                               | PLL_ADV:CLKOUT1        | 2     |
clk100                               | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.775ns (Maximum Frequency: 113.965MHz)
   Minimum input arrival time before clock: 4.417ns
   Maximum output required time after clock: 5.529ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.303ns (frequency: 120.440MHz)
  Total number of paths / destination ports: 1417072 / 22374
-------------------------------------------------------------------------
Delay:               16.606ns (Levels of Logic = 17)
  Source:            customvideomixersoc_customvideomixersoc_interface_adr_6 (FF)
  Destination:       customvideomixersoc_interface7_dat_r_1 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 0.5X

  Data Path: customvideomixersoc_customvideomixersoc_interface_adr_6 to customvideomixersoc_interface7_dat_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            120   0.447   1.930  customvideomixersoc_customvideomixersoc_interface_adr_6 (customvideomixersoc_customvideomixersoc_interface_adr_6)
     LUT3:I2->O           41   0.205   1.420  _n25604<6>21 (_n25604<6>2)
     LUT6:I5->O            7   0.205   1.002  Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6564_OUT1111 (Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6564_OUT111)
     LUT5:I2->O            1   0.205   0.684  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3012 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3011)
     LUT6:I4->O            1   0.203   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3014 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3013)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3016 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3015)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3017_SW0 (N4094)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3017 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3016)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3020_SW0 (N3968)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3020 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3019)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3021 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3020)
     LUT4:I3->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3023_SW0 (N3964)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3023 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3022)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3024 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3023)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3025 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3024)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3026 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3025)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3028_SW0 (N4092)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT3028 (GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6574_OUT<1>)
     FDR:D                     0.102          customvideomixersoc_interface7_dat_r_1
    ----------------------------------------
    Total                     16.606ns (4.032ns logic, 12.574ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 6.974ns (frequency: 143.388MHz)
  Total number of paths / destination ports: 28922 / 1110
-------------------------------------------------------------------------
Delay:               6.974ns (Levels of Logic = 9)
  Source:            hdmi_out0_hdmi_phy_es1_cnt_4 (FF)
  Destination:       hdmi_out0_hdmi_phy_es1_cnt_5 (FF)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_hdmi_phy_es1_cnt_4 to hdmi_out0_hdmi_phy_es1_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  hdmi_out0_hdmi_phy_es1_cnt_4 (hdmi_out0_hdmi_phy_es1_cnt_4)
     LUT5:I0->O            5   0.203   0.819  GND_1_o_GND_1_o_or_5198_OUT<0>1 (GND_1_o_GND_1_o_or_5198_OUT<0>1)
     LUT4:I2->O           14   0.203   0.958  GND_1_o_GND_1_o_or_5198_OUT<0>3 (GND_1_o_GND_1_o_or_5198_OUT<0>)
     LUT6:I5->O            2   0.205   0.617  Mmux_hdmi_out0_hdmi_phy_es1_cnt[5]_hdmi_out0_hdmi_phy_es1_cnt[5]_mux_5221_OUT_B_A3 (Mmux_hdmi_out0_hdmi_phy_es1_cnt[5]_hdmi_out0_hdmi_phy_es1_cnt[5]_mux_5221_OUT_B_rs_A<2>)
     LUT6:I5->O            2   0.205   0.721  Mmux_hdmi_out0_hdmi_phy_es1_cnt[5]_hdmi_out0_hdmi_phy_es1_cnt[5]_mux_5221_OUT_B_rs_lut<2> (Mmux_hdmi_out0_hdmi_phy_es1_cnt[5]_hdmi_out0_hdmi_phy_es1_cnt[5]_mux_5221_OUT_B_rs_lut<2>)
     LUT5:I3->O            3   0.203   0.755  Mmux_hdmi_out0_hdmi_phy_es1_cnt[5]_hdmi_out0_hdmi_phy_es1_cnt[5]_mux_5221_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_hdmi_phy_es1_cnt[5]_hdmi_out0_hdmi_phy_es1_cnt[5]_mux_5221_OUT_B_rs_cy<2>)
     LUT3:I1->O            1   0.203   0.000  Maccum_hdmi_out0_hdmi_phy_es1_cnt_lut<3> (Maccum_hdmi_out0_hdmi_phy_es1_cnt_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Maccum_hdmi_out0_hdmi_phy_es1_cnt_cy<3> (Maccum_hdmi_out0_hdmi_phy_es1_cnt_cy<3>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_hdmi_out0_hdmi_phy_es1_cnt_cy<4> (Maccum_hdmi_out0_hdmi_phy_es1_cnt_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Maccum_hdmi_out0_hdmi_phy_es1_cnt_xor<5> (Result<5>15)
     FDR:D                     0.102          hdmi_out0_hdmi_phy_es1_cnt_5
    ----------------------------------------
    Total                      6.974ns (2.142ns logic, 4.832ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record0_hdmi_in_clk_p'
  Clock period: 8.775ns (frequency: 113.965MHz)
  Total number of paths / destination ports: 13312 / 2862
-------------------------------------------------------------------------
Delay:               4.387ns (Levels of Logic = 4)
  Source:            hdmi_in0_datacapture1_lateness_4 (FF)
  Destination:       hdmi_in0_datacapture1_lateness_3 (FF)
  Source Clock:      record0_hdmi_in_clk_p rising 2.0X
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: hdmi_in0_datacapture1_lateness_4 to hdmi_in0_datacapture1_lateness_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  hdmi_in0_datacapture1_lateness_4 (hdmi_in0_datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in0_datacapture1_too_early<7>_SW0 (N2485)
     LUT6:I5->O            3   0.205   0.755  hdmi_in0_datacapture1_too_early<7> (hdmi_in0_datacapture1_too_early)
     LUT6:I4->O            7   0.203   0.774  _n25131_inv (_n25131_inv)
     LUT4:I3->O            1   0.205   0.000  hdmi_in0_datacapture1_lateness_3_rstpot (hdmi_in0_datacapture1_lateness_3_rstpot)
     FD:D                      0.102          hdmi_in0_datacapture1_lateness_3
    ----------------------------------------
    Total                      4.387ns (1.367ns logic, 3.020ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record1_hdmi_in_clk_p'
  Clock period: 8.775ns (frequency: 113.965MHz)
  Total number of paths / destination ports: 13303 / 2862
-------------------------------------------------------------------------
Delay:               4.387ns (Levels of Logic = 4)
  Source:            hdmi_in1_datacapture1_lateness_4 (FF)
  Destination:       hdmi_in1_datacapture1_lateness_1 (FF)
  Source Clock:      record1_hdmi_in_clk_p rising 2.0X
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: hdmi_in1_datacapture1_lateness_4 to hdmi_in1_datacapture1_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  hdmi_in1_datacapture1_lateness_4 (hdmi_in1_datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in1_datacapture1_too_early<7>_SW0 (N2491)
     LUT6:I5->O            3   0.205   0.755  hdmi_in1_datacapture1_too_early<7> (hdmi_in1_datacapture1_too_early)
     LUT6:I4->O            7   0.203   0.774  _n25155_inv (_n25155_inv)
     LUT4:I3->O            1   0.205   0.000  hdmi_in1_datacapture1_lateness_1_rstpot (hdmi_in1_datacapture1_lateness_1_rstpot)
     FD:D                      0.102          hdmi_in1_datacapture1_lateness_1
    ----------------------------------------
    Total                      4.387ns (1.367ns logic, 3.020ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (rst13)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 152 / 151
-------------------------------------------------------------------------
Offset:              4.417ns (Levels of Logic = 5)
  Source:            record3_hdmi_out_sda (PAD)
  Destination:       customvideomixersoc_interface9_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: record3_hdmi_out_sda to customvideomixersoc_interface9_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.827  record3_hdmi_out_sda_IOBUF (N2996)
     LUT6:I2->O            1   0.203   0.580  mux116_81 (mux116_81)
     LUT6:I5->O            1   0.205   0.000  mux116_4 (mux116_4)
     MUXF7:I0->O           1   0.131   0.944  mux116_2_f7 (customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6605_OUT<0>1)
     LUT6:I0->O            1   0.203   0.000  Mmux_GND_1_o_customvideomixersoc_interface9_adr[4]_mux_6606_OUT11 (GND_1_o_customvideomixersoc_interface9_adr[4]_mux_6606_OUT<0>)
     FDR:D                     0.102          customvideomixersoc_interface9_dat_r_0
    ----------------------------------------
    Total                      4.417ns (2.066ns logic, 2.351ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_dcm_base50_locked_OR_1851_o1 (sys_rst_dcm_base50_locked_OR_1851_o)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 53
-------------------------------------------------------------------------
Offset:              3.347ns (Levels of Logic = 3)
  Source:            ISERDES2_18:VALID (PAD)
  Destination:       hdmi_in0_datacapture1_lateness_0 (FF)
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_18:VALID to hdmi_in0_datacapture1_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        11   0.000   1.227  ISERDES2_18 (hdmi_in0_datacapture1_pd_valid)
     LUT5:I0->O            1   0.203   0.827  _n25131_inv_SW0 (N3236)
     LUT6:I2->O            1   0.203   0.580  hdmi_in0_datacapture1_lateness_0_rstpot (hdmi_in0_datacapture1_lateness_0_rstpot)
     LUT2:I1->O            1   0.205   0.000  hdmi_in0_datacapture1_lateness_0_rstpot1 (hdmi_in0_datacapture1_lateness_0_rstpot1)
     FD:D                      0.102          hdmi_in0_datacapture1_lateness_0
    ----------------------------------------
    Total                      3.347ns (0.713ns logic, 2.634ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 53
-------------------------------------------------------------------------
Offset:              3.347ns (Levels of Logic = 3)
  Source:            ISERDES2_24:VALID (PAD)
  Destination:       hdmi_in1_datacapture1_lateness_0 (FF)
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_24:VALID to hdmi_in1_datacapture1_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        11   0.000   1.227  ISERDES2_24 (hdmi_in1_datacapture1_pd_valid)
     LUT5:I0->O            1   0.203   0.827  _n25155_inv_SW0 (N3245)
     LUT6:I2->O            1   0.203   0.580  hdmi_in1_datacapture1_lateness_0_rstpot (hdmi_in1_datacapture1_lateness_0_rstpot)
     LUT2:I1->O            1   0.205   0.000  hdmi_in1_datacapture1_lateness_0_rstpot1 (hdmi_in1_datacapture1_lateness_0_rstpot1)
     FD:D                      0.102          hdmi_in1_datacapture1_lateness_0
    ----------------------------------------
    Total                      3.347ns (0.713ns logic, 2.634ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 259 / 203
-------------------------------------------------------------------------
Offset:              5.529ns (Levels of Logic = 3)
  Source:            obj_ddram_cas_n_BRB3 (FF)
  Destination:       obj_ddram_cas_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: obj_ddram_cas_n_BRB3 to obj_ddram_cas_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  obj_ddram_cas_n_BRB3 (obj_ddram_cas_n_BRB3)
     LUT6:I0->O            1   0.203   0.580  half_rate_phy_record1_cas_n_glue_set (N3060)
     LUT3:I2->O            1   0.205   0.579  Mmux_array_muxed3811 (obj_ddram_cas_n_OBUF)
     OBUF:I->O                 2.571          obj_ddram_cas_n_OBUF (obj_ddram_cas_n)
    ----------------------------------------
    Total                      5.529ns (3.426ns logic, 2.103ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl12_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl12_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl12_regs1 (xilinxmultiregimpl12_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in0_datacapture0_delay_ce1 (hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl62_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl62_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl62_regs1 (xilinxmultiregimpl62_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in1_datacapture0_delay_ce1 (hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       obj_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to obj_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (obj_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.835|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |   16.606|         |    1.919|         |
hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
record0_hdmi_in_clk_p                |    2.450|         |         |         |
record1_hdmi_in_clk_p                |    2.450|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |    1.232|         |         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    6.974|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record0_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record0_hdmi_in_clk_p|    6.550|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record1_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record1_hdmi_in_clk_p|    6.550|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 145.00 secs
Total CPU time to Xst completion: 144.20 secs
 
--> 


Total memory usage is 625116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  967 (   0 filtered)
Number of infos    :  221 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
opsis_video-customvideomixersoc-opsis.ucf
opsis_video-customvideomixersoc-opsis.ngc
opsis_video-customvideomixersoc-opsis.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/op
sis_video-customvideomixersoc-opsis.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"opsis_video-customvideomixersoc-opsis.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [opsis_video-customvideomixersoc-opsis.ucf(129)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [opsis_video-customvideomixersoc-opsis.ucf(130)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [opsis_video-customvideomixersoc-opsis.ucf(131)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [opsis_video-customvideomixersoc-opsis.ucf(132)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_clk100b = PERIOD "clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in0_pll_clk1 = PERIOD "hdmi_in0_pll_clk1"
   TSrecord0_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in0_pll_clk0 = PERIOD "hdmi_in0_pll_clk0"
   TSrecord0_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in0_pll_clk2 = PERIOD "hdmi_in0_pll_clk2"
   TSrecord0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in1_pll_clk1 = PERIOD "hdmi_in1_pll_clk1"
   TSrecord1_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in1_pll_clk0 = PERIOD "hdmi_in1_pll_clk0"
   TSrecord1_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in1_pll_clk2 = PERIOD "hdmi_in1_pll_clk2"
   TSrecord1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi_out0_clocking_pll_clk1" TS_hdmi_out0_clocking_clk_pix_unbuffered / 2
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi_out0_clocking_pll_clk0" TS_hdmi_out0_clocking_clk_pix_unbuffered / 10
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi_out0_clocking_pll_clk2" TS_hdmi_out0_clocking_clk_pix_unbuffered HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'clk100b', used in period specification
   'TS_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_3_ = PERIOD "pll_3_" TS_clk100b / 2 PHASE
   2.916666667 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk100b', used in period specification
   'TS_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_1_ = PERIOD "pll_1_" TS_clk100b / 0.666666667 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'clk100b', used in period specification
   'TS_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_pll_5_ = PERIOD "pll_5_" TS_clk100b / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk100b', used in period specification
   'TS_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_0_ = PERIOD "pll_0_" TS_clk100b / 4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk100b', used in period specification
   'TS_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_pll_4_ = PERIOD "pll_4_" TS_clk100b HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk100b', used in period specification
   'TS_clk100b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_2_ = PERIOD "pll_2_" TS_clk100b / 2 PHASE
   3.194444444 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered_0 = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi_out0_clocking_pll_clk1_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi_out0_clocking_pll_clk0_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi_out0_clocking_pll_clk2_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0
   HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord0_hdmi_in_clk_p" = PERIOD "GRPrecord0_hdmi_in_clk_p" 12
   ns HIGH 50%;> [opsis_video-customvideomixersoc-opsis.ucf(139)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord1_hdmi_in_clk_p" = PERIOD "GRPrecord1_hdmi_in_clk_p" 12
   ns HIGH 50%;> [opsis_video-customvideomixersoc-opsis.ucf(142)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'FDPE_9' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   8

Writing NGD file "opsis_video-customvideomixersoc-opsis.ngd" ...
Total REAL time to NGDBUILD completion:  14 sec
Total CPU time to NGDBUILD completion:   14 sec

Writing NGDBUILD log file "opsis_video-customvideomixersoc-opsis.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "pll_1_" have been optimized out of
   the design.
WARNING:MapLib:50 - The period specification "TS_pll_1_" has been discarded
   because the group "pll_1_" has been optimized away.
Writing file opsis_video-customvideomixersoc-opsis_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 39 secs 
Total CPU  time at the beginning of Placer: 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a21789a9) REAL time: 42 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5354_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5354_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5356_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5356_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5356_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5355_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5355_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5355_OUT
   51.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5687_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5688_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5689_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5687_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5687_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5689_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5689_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5688_OUT
   11.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:a21789a9) REAL time: 44 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7e8bd0a9) REAL time: 44 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d0ce63dc) REAL time: 1 mins 17 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:d0ce63dc) REAL time: 1 mins 17 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:d0ce63dc) REAL time: 1 mins 17 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:d0ce63dc) REAL time: 1 mins 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:d0ce63dc) REAL time: 1 mins 17 secs 

Phase 9.8  Global Placement
........................
.......................................................
....................................................................................................................................
......................................................................................................
.....................................
Phase 9.8  Global Placement (Checksum:50f6f133) REAL time: 4 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:50f6f133) REAL time: 4 mins 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:4e3480df) REAL time: 4 mins 48 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:4e3480df) REAL time: 4 mins 48 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1897a056) REAL time: 4 mins 49 secs 

Total REAL time to Placer completion: 5 mins 5 secs 
Total CPU  time to Placer completion: 5 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    8
Slice Logic Utilization:
  Number of Slice Registers:                 8,484 out of  54,576   15%
    Number used as Flip Flops:               8,481
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      9,541 out of  27,288   34%
    Number used as logic:                    8,446 out of  27,288   30%
      Number using O6 output only:           6,196
      Number using O5 output only:             420
      Number using O5 and O6:                1,830
      Number used as ROM:                        0
    Number used as Memory:                     835 out of   6,408   13%
      Number used as Dual Port RAM:            748
        Number using O6 output only:             4
        Number using O5 output only:            36
        Number using O5 and O6:                708
      Number used as Single Port RAM:            0
      Number used as Shift Register:            87
        Number using O6 output only:            74
        Number using O5 output only:             0
        Number using O5 and O6:                 13
    Number used exclusively as route-thrus:    260
      Number with same-slice register load:    232
      Number with same-slice carry load:        28
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 4,034 out of   6,822   59%
  Number of MUXCYs used:                     1,400 out of  13,644   10%
  Number of LUT Flip Flop pairs used:       12,220
    Number with an unused Flip Flop:         4,547 out of  12,220   37%
    Number with an unused LUT:               2,679 out of  12,220   21%
    Number of fully used LUT-FF pairs:       4,994 out of  12,220   40%
    Number of unique control sets:             366
    Number of slice register sites lost
      to control set restrictions:           1,067 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     296   36%
    Number of LOCed IOBs:                      109 out of     109  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        70 out of     116   60%
  Number of RAMB8BWERs:                         14 out of     232    6%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           17 out of      58   29%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  1054 MB
Total REAL time to MAP completion:  5 mins 16 secs 
Total CPU time to MAP completion:   5 mins 15 secs 

Mapping completed.
See MAP report file "opsis_video-customvideomixersoc-opsis_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: opsis_video-customvideomixersoc-opsis.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 8,484 out of  54,576   15%
    Number used as Flip Flops:               8,481
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      9,541 out of  27,288   34%
    Number used as logic:                    8,446 out of  27,288   30%
      Number using O6 output only:           6,196
      Number using O5 output only:             420
      Number using O5 and O6:                1,830
      Number used as ROM:                        0
    Number used as Memory:                     835 out of   6,408   13%
      Number used as Dual Port RAM:            748
        Number using O6 output only:             4
        Number using O5 output only:            36
        Number using O5 and O6:                708
      Number used as Single Port RAM:            0
      Number used as Shift Register:            87
        Number using O6 output only:            74
        Number using O5 output only:             0
        Number using O5 and O6:                 13
    Number used exclusively as route-thrus:    260
      Number with same-slice register load:    232
      Number with same-slice carry load:        28
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 4,034 out of   6,822   59%
  Number of MUXCYs used:                     1,400 out of  13,644   10%
  Number of LUT Flip Flop pairs used:       12,220
    Number with an unused Flip Flop:         4,547 out of  12,220   37%
    Number with an unused LUT:               2,679 out of  12,220   21%
    Number of fully used LUT-FF pairs:       4,994 out of  12,220   40%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     296   36%
    Number of LOCed IOBs:                      109 out of     109  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        70 out of     116   60%
  Number of RAMB8BWERs:                         14 out of     232    6%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           17 out of      58   29%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

WARNING:Par:288 - The signal record3_hdmi_out_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 67957 unrouted;      REAL time: 20 secs 

Phase  2  : 57118 unrouted;      REAL time: 24 secs 

Phase  3  : 27765 unrouted;      REAL time: 56 secs 

Phase  4  : 27765 unrouted; (Setup:0, Hold:6143, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Updating file: opsis_video-customvideomixersoc-opsis.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6143, Component Switching Limit:0)     REAL time: 1 mins 57 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6143, Component Switching Limit:0)     REAL time: 1 mins 57 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6143, Component Switching Limit:0)     REAL time: 1 mins 57 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6143, Component Switching Limit:0)     REAL time: 1 mins 57 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 58 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 3 secs 
Total REAL time to Router completion: 2 mins 3 secs 
Total CPU time to Router completion: 2 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  128 |  0.574     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1978 |  0.067     |  1.278      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  287 |  0.058     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   58 |  0.186     |  1.397      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  127 |  0.546     |  1.766      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   44 |  0.482     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  295 |  0.063     |  1.274      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   62 |  0.184     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk | BUFGMUX_X3Y13| No   |   10 |  0.227     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   10 |  0.247     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|           sys2x_clk | BUFGMUX_X2Y11| No   |  101 |  0.165     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|clk_sdram_half_shift |              |      |      |            |             |
|                  ed |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    6 |  0.000     |  2.791      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.029     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 16

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP         "hdmi_out0_clo |             |            |            |        |            
  cking_clk_pix_unbuffered_0" TS_base50_clk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     0.144ns|    11.856ns|       0|           0
  mi_in0_pll_clk2"         TSrecord0_hdmi_i | HOLD        |     0.129ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_2_ = PERIOD TIMEGRP "pll_2_" TS_cl | SETUP       |     0.147ns|     4.769ns|       0|           0
  k100b / 2 PHASE 3.19444444 ns HIGH        | HOLD        |     0.478ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.292ns|     5.708ns|       0|           0
  mi_in1_pll_clk1"         TSrecord1_hdmi_i | HOLD        |     0.393ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_4_ = PERIOD TIMEGRP "pll_4_" TS_cl | SETUP       |     0.293ns|     8.377ns|       0|           0
  k100b HIGH 50%                            | HOLD        |     0.114ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.360ns|     5.640ns|       0|           0
  mi_in0_pll_clk1"         TSrecord0_hdmi_i | HOLD        |     0.316ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     1.010ns|    10.990ns|       0|           0
  mi_in1_pll_clk2"         TSrecord1_hdmi_i | HOLD        |     0.098ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP         "hdmi_out0_clock |             |            |            |        |            
  ing_clk_pix_unbuffered" TSbase50_clk HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_5_ = PERIOD TIMEGRP "pll_5_" TS_cl | SETUP       |     1.419ns|    18.581ns|       0|           0
  k100b / 0.5 HIGH 50%                      | HOLD        |     0.122ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk100b = PERIOD TIMEGRP "clk100b" TSc | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  lk100 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     2.094ns|     2.906ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.120ns|            |       0|           0
  clk1_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 2 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     2.413ns|     7.587ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.242ns|            |       0|           0
  clk2_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_3_ = PERIOD TIMEGRP "pll_3_" TS_cl | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  k100b / 2 PHASE 2.91666667 ns HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk = PERIOD TIMEGRP "base50_cl | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  k" TSclk100 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 2 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0"         TSrecord0_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0"         TSrecord1_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_0_ = PERIOD TIMEGRP "pll_0_" TS_cl | N/A         |         N/A|         N/A|     N/A|         N/A
  k100b / 4 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -1.215ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|     8.111ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -1.783ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|     8.278ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi_out0_clocking_pll_ |             |            |            |        |            
  clk0_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 10 HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      5.000ns|            0|            0|            0|            0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| unbuffered                    |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.538ns|            0|            0|            0|      1630163|
| TS_clk100b                    |     10.000ns|      3.334ns|      9.538ns|            0|            0|            0|      1601245|
|  TS_pll_3_                    |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_pll_5_                    |     20.000ns|     18.581ns|          N/A|            0|            0|      1598128|            0|
|  TS_pll_0_                    |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_4_                    |     10.000ns|      8.377ns|          N/A|            0|            0|         2761|            0|
|  TS_pll_2_                    |      5.000ns|      4.769ns|          N/A|            0|            0|          356|            0|
| TS_base50_clk                 |     10.000ns|      5.340ns|      7.587ns|            0|            0|            0|        28918|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      7.587ns|            0|            0|            0|        28918|
|  _unbuffered_0                |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      2.906ns|          N/A|            0|            0|           30|            0|
|   k1_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   k0_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      7.587ns|          N/A|            0|            0|        28888|            0|
|   k2_0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|     11.856ns|            0|            0|            0|        13730|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      5.640ns|          N/A|            0|            0|         1719|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|     11.856ns|          N/A|            0|            0|        12011|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|     11.416ns|            0|            0|            0|        13721|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      5.708ns|          N/A|            0|            0|         1719|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|     10.990ns|          N/A|            0|            0|        12002|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 8 secs 
Total CPU time to PAR completion: 2 mins 15 secs 

Peak Memory Usage:  944 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 1

Writing design to file opsis_video-customvideomixersoc-opsis.ncd



PAR done!
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths
   between these clock domains must be constrained using FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE
   not set to PHASE_FREQ_LOCK. No phase relationship exists between the input
   clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14
.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-tsi opsis_video-customvideomixersoc-opsis.tsi
opsis_video-customvideomixersoc-opsis.ncd
opsis_video-customvideomixersoc-opsis.pcf


Design file:              opsis_video-customvideomixersoc-opsis.ncd
Physical constraint file: opsis_video-customvideomixersoc-opsis.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 item per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths
   covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control.
   Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1657654 paths, 0 nets, and 58886 connections

Design statistics:
   Minimum period:  18.581ns (Maximum frequency:  53.818MHz)
   Maximum path delay from/to any node:   8.278ns


Analysis completed Sat Aug  6 09:09:06 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 5
Total time: 24 secs 
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file opsis_video-customvideomixersoc-opsis.pcf.

Sat Aug  6 09:09:14 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fx2_reset_PULLUP is set but the tri state is not configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "opsis_video-customvideomixersoc-opsis.bit".
Saving bit stream in "opsis_video-customvideomixersoc-opsis.bin".
Bitstream generation is complete.
Firmware 46300 bytes (19236 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  opsis
Target:    opsis_video
Subtarget: CustomVideoMixerSoC
CPU type:  lm32
===========================
