Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 96ff2cf104fe4982b762b7eee694a8c6 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot processor_behav xil_defaultlib.processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port r3 [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:77]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port d_in [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:102]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port d_out [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:105]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port d_in [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:166]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/B_Bus.v" Line 23. Module B_Bus has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IRAM.v" Line 23. Module IRAM has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM_wrapper.v" Line 12. Module DRAM_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.ip_user_files/bd/DRAM/hdl/DRAM.v" Line 12. Module DRAM has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.ip_user_files/bd/DRAM/ip/DRAM_blk_mem_gen_0_0/sim/DRAM_blk_mem_gen_0_0.v" Line 55. Module DRAM_blk_mem_gen_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_6(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="DRAM_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_HAS_ENA=0,C_WRITE_WIDTH_A=16,C_READ_WIDTH_A=16,C_WRITE_DEPTH_A=65536,C_READ_DEPTH_A=65536,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=16,C_READ_WIDTH_B=16,C_WRITE_DEPTH_B=65536,C_READ_DEPTH_B=65536,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="30",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____18.81095_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_6_mem_module(C_CORENAME="blk_mem_gen_v8_3_6",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="DRAM_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=16,C_READ_WIDTH_A=16,C_WRITE_DEPTH_A=65536,C_READ_DEPTH_A=65536,C_ADDRA_WIDTH=16,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=16,C_READ_WIDTH_B=16,C_WRITE_DEPTH_B=65536,C_READ_DEPTH_B=65536,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_6_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=16,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_6_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=16,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_6_softecc_output_reg_stage(C_DATA_WIDTH=16,C_ADDRB_WIDTH=16,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Memory_Control.v" Line 15. Module Memory_Control has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/AC_Reg.v" Line 3. Module AC_Reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v" Line 2. Module R8_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v" Line 2. Module R8_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v" Line 2. Module MAR_Reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IR.v" Line 2. Module IR_Reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/GitHub/Image_Downsampling_Processor/Processor.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.Baud_gen
Compiling module xil_defaultlib.A_Bus
Compiling module xil_defaultlib.B_Bus
Compiling module xil_defaultlib.C_Bus
Compiling module xil_defaultlib.IRAM
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DRAM_wrapper
Compiling module xil_defaultlib.Memory_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.AC_Reg
Compiling module xil_defaultlib.R16_bit
Compiling module xil_defaultlib.R8_bit
Compiling module xil_defaultlib.R16_bit_inc
Compiling module xil_defaultlib.MAR_Reg
Compiling module xil_defaultlib.IR_Reg
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_behav
