# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Semester 2/3 - Computer Architecture/Lab9.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../../../Semester 2/3 - Computer Architecture/Lab9.srcs/sources_1/new/InstructionDecoder.vhd" \
"../../../../Instruction Decoder AT2.srcs/sim_1/imports/new/InstructionDecoder_Sim.vhd" \

# Do not sort compile order
nosort
