/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl  -osyn  /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synwork/fft_comp.srs  -top  fft_top  -hdllog  /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synlog/fft_compiler.srr  -encrypt  -mp  4  -prodtype  synplify_pro  -licensetype  synplifypremierdp  -verification_mode 0  -verilog  -prodtype  synplify_pro  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod  -nostructver   -I /home/gel8580/CE387/HW/HW7/imp/syn/  -I /vol/synopsys/fpga/O-2018.09-SP1/lib   -sysv  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -encrypt  -pro  -dmgen  /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -fast_synthesis 0  -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/my_fft_pkg.sv -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/fifo_ctrl.sv -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv -lib work -fsysv /home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv  -jobname  "compiler" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl -osyn ../synwork/fft_comp.srs -top fft_top -hdllog ../synlog/fft_compiler.srr -encrypt -mp 4 -prodtype synplify_pro -licensetype synplifypremierdp -verification_mode 0 -verilog -prodtype synplify_pro -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -nostructver -I ../../ -I /vol/synopsys/fpga/O-2018.09-SP1/lib -sysv -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -encrypt -pro -dmgen ../dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -fast_synthesis 0 -lib work -fsysv ../../../sv/my_fft_pkg.sv -lib work -fsysv ../../../sv/fifo.sv -lib work -fsysv ../../../sv/fifo_ctrl.sv -lib work -fsysv ../../../sv/fft_bit_reversal.sv -lib work -fsysv ../../../sv/complex_mult.sv -lib work -fsysv ../../../sv/fft_stage.sv -lib work -fsysv ../../../sv/fft_top.sv -jobname "compiler"
rc:0 success:1 runtime:1
file:../synwork/fft_comp.srs|io:o|time:1771972155|size:29779|exec:0|csum:
file:../synlog/fft_compiler.srr|io:o|time:1771972514|size:18158|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|io:i|time:1543381840|size:248626|exec:0|csum:B7FC851277DB49C2CA5F418047EB2E4F
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/my_fft_pkg.sv|io:i|time:1771957581|size:1141|exec:0|csum:22575C02B1A5E7DC35EFAC04A906AB61
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fifo.sv|io:i|time:1771866526|size:2357|exec:0|csum:0BD5D3C76FDF268CBB10E3B454B91EB5
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fifo_ctrl.sv|io:i|time:1771866526|size:1536|exec:0|csum:D82C3D2007EC2C601240A368BD8C2C9F
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fft_bit_reversal.sv|io:i|time:1771865738|size:3705|exec:0|csum:8571393D844EE3E779C668BEBDBDFC9F
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/complex_mult.sv|io:i|time:1771972103|size:3263|exec:0|csum:8DC556DA161FBA8862C9778AF27EEB70
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fft_stage.sv|io:i|time:1771971882|size:6405|exec:0|csum:5AF2ECDCC68B0BECA70BDBD9BA279C98
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../sv/fft_top.sv|io:i|time:1771972109|size:5202|exec:0|csum:CFA9E6DB311D743C9CE0F9925A0A65A5
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/c_hdl|io:i|time:1543382462|size:8760008|exec:1|csum:CF968C540087EF9F5288FFCDBF191EA5
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl|io:i|time:1543382354|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
