

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1'
================================================================
* Date:           Fri Mar 10 17:23:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.655 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     4448|     4448|  0.222 ms|  0.222 ms|  4448|  4448|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                                           |                                                                                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                                          Instance                                         |                                      Module                                     |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1  |     2307|     2307|  0.115 ms|  0.115 ms|  2307|  2307|       no|
        |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30                   |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3                   |       86|       86|  4.300 us|  4.300 us|    86|    86|       no|
        |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5  |     2050|     2050|  0.102 ms|  0.102 ms|  2050|  2050|       no|
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     236|    1168|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      97|    -|
|Register         |        -|    -|       9|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     245|    1265|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                          Instance                                         |                                      Module                                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1  |        0|   0|  153|  773|    0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30                   |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3                   |        0|   0|    9|   70|    0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5  |        0|   0|   74|  325|    0|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                      |                                                                                 |        0|   0|  236| 1168|    0|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  29|          7|    1|          7|
    |sm_address0  |  17|          4|   13|         52|
    |sm_ce0       |  17|          4|    1|          4|
    |sm_d0        |  17|          4|    8|         32|
    |sm_we0       |  17|          4|    1|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  97|         23|   24|         99|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                  | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                               |  6|   0|    6|          0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30_ap_start_reg                   |  1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                   |  9|   0|    9|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|sm_address0  |  out|   13|   ap_memory|                                    sm|         array|
|sm_ce0       |  out|    1|   ap_memory|                                    sm|         array|
|sm_we0       |  out|    1|   ap_memory|                                    sm|         array|
|sm_d0        |  out|    8|   ap_memory|                                    sm|         array|
|z_address0   |  out|   10|   ap_memory|                                     z|         array|
|z_ce0        |  out|    1|   ap_memory|                                     z|         array|
|z_q0         |   in|   32|   ap_memory|                                     z|         array|
|z_address1   |  out|   10|   ap_memory|                                     z|         array|
|z_ce1        |  out|    1|   ap_memory|                                     z|         array|
|z_q1         |   in|   32|   ap_memory|                                     z|         array|
|h_address0   |  out|   10|   ap_memory|                                     h|         array|
|h_ce0        |  out|    1|   ap_memory|                                     h|         array|
|h_q0         |   in|   32|   ap_memory|                                     h|         array|
+-------------+-----+-----+------------+--------------------------------------+--------------+

