#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000012c335843f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000012c33602280_0 .net "PC", 31 0, v0000012c335f9b50_0;  1 drivers
v0000012c33602320_0 .var "clk", 0 0;
v0000012c33601740_0 .net "clkout", 0 0, L_0000012c33603810;  1 drivers
v0000012c336023c0_0 .net "cycles_consumed", 31 0, v0000012c33601560_0;  1 drivers
v0000012c336017e0_0 .var "rst", 0 0;
S_0000012c335262a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000012c335843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000012c3359f560 .param/l "RType" 0 4 2, C4<000000>;
P_0000012c3359f598 .param/l "add" 0 4 5, C4<100000>;
P_0000012c3359f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000012c3359f608 .param/l "addu" 0 4 5, C4<100001>;
P_0000012c3359f640 .param/l "and_" 0 4 5, C4<100100>;
P_0000012c3359f678 .param/l "andi" 0 4 8, C4<001100>;
P_0000012c3359f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012c3359f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000012c3359f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012c3359f758 .param/l "j" 0 4 12, C4<000010>;
P_0000012c3359f790 .param/l "jal" 0 4 12, C4<000011>;
P_0000012c3359f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000012c3359f800 .param/l "lw" 0 4 8, C4<100011>;
P_0000012c3359f838 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012c3359f870 .param/l "or_" 0 4 5, C4<100101>;
P_0000012c3359f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012c3359f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012c3359f918 .param/l "sll" 0 4 6, C4<000000>;
P_0000012c3359f950 .param/l "slt" 0 4 5, C4<101010>;
P_0000012c3359f988 .param/l "slti" 0 4 8, C4<101010>;
P_0000012c3359f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000012c3359f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000012c3359fa30 .param/l "subu" 0 4 5, C4<100011>;
P_0000012c3359fa68 .param/l "sw" 0 4 8, C4<101011>;
P_0000012c3359faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012c3359fad8 .param/l "xori" 0 4 8, C4<001110>;
L_0000012c336032d0 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c33603a40 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c33603880 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c336030a0 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c336031f0 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c33603ab0 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c336036c0 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c33602fc0 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c33603810 .functor OR 1, v0000012c33602320_0, v0000012c3358ac30_0, C4<0>, C4<0>;
L_0000012c33603110 .functor OR 1, L_0000012c3364c950, L_0000012c3364bd70, C4<0>, C4<0>;
L_0000012c336038f0 .functor AND 1, L_0000012c3364bf50, L_0000012c3364d530, C4<1>, C4<1>;
L_0000012c33603030 .functor NOT 1, v0000012c336017e0_0, C4<0>, C4<0>, C4<0>;
L_0000012c33603340 .functor OR 1, L_0000012c3364c090, L_0000012c3364d030, C4<0>, C4<0>;
L_0000012c336039d0 .functor OR 1, L_0000012c33603340, L_0000012c3364c630, C4<0>, C4<0>;
L_0000012c33603b20 .functor OR 1, L_0000012c3364c6d0, L_0000012c3365ebf0, C4<0>, C4<0>;
L_0000012c33603b90 .functor AND 1, L_0000012c3364d8f0, L_0000012c33603b20, C4<1>, C4<1>;
L_0000012c33603730 .functor OR 1, L_0000012c3365f370, L_0000012c3365f4b0, C4<0>, C4<0>;
L_0000012c33602d20 .functor AND 1, L_0000012c3365e0b0, L_0000012c33603730, C4<1>, C4<1>;
L_0000012c33602f50 .functor NOT 1, L_0000012c33603810, C4<0>, C4<0>, C4<0>;
v0000012c335f9c90_0 .net "ALUOp", 3 0, v0000012c335898d0_0;  1 drivers
v0000012c335f9d30_0 .net "ALUResult", 31 0, v0000012c335fa0f0_0;  1 drivers
v0000012c335f9dd0_0 .net "ALUSrc", 0 0, v0000012c3358b270_0;  1 drivers
v0000012c335bcc40_0 .net "ALUin2", 31 0, L_0000012c3365e3d0;  1 drivers
v0000012c335bbc00_0 .net "MemReadEn", 0 0, v0000012c3358ad70_0;  1 drivers
v0000012c335bd500_0 .net "MemWriteEn", 0 0, v0000012c33589970_0;  1 drivers
v0000012c335bcf60_0 .net "MemtoReg", 0 0, v0000012c3358a370_0;  1 drivers
v0000012c335bd8c0_0 .net "PC", 31 0, v0000012c335f9b50_0;  alias, 1 drivers
v0000012c335bc7e0_0 .net "PCPlus1", 31 0, L_0000012c3364d210;  1 drivers
v0000012c335bc2e0_0 .net "PCsrc", 0 0, v0000012c335f93d0_0;  1 drivers
v0000012c335bc1a0_0 .net "RegDst", 0 0, v0000012c3358aff0_0;  1 drivers
v0000012c335bc560_0 .net "RegWriteEn", 0 0, v0000012c3358ab90_0;  1 drivers
v0000012c335bd460_0 .net "WriteRegister", 4 0, L_0000012c3364cf90;  1 drivers
v0000012c335bd5a0_0 .net *"_ivl_0", 0 0, L_0000012c336032d0;  1 drivers
L_0000012c33603cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012c335bcb00_0 .net/2u *"_ivl_10", 4 0, L_0000012c33603cc0;  1 drivers
L_0000012c336040b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bd640_0 .net *"_ivl_101", 15 0, L_0000012c336040b0;  1 drivers
v0000012c335bc240_0 .net *"_ivl_102", 31 0, L_0000012c3364cd10;  1 drivers
L_0000012c336040f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bbca0_0 .net *"_ivl_105", 25 0, L_0000012c336040f8;  1 drivers
L_0000012c33604140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bd6e0_0 .net/2u *"_ivl_106", 31 0, L_0000012c33604140;  1 drivers
v0000012c335bc600_0 .net *"_ivl_108", 0 0, L_0000012c3364bf50;  1 drivers
L_0000012c33604188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000012c335bc060_0 .net/2u *"_ivl_110", 5 0, L_0000012c33604188;  1 drivers
v0000012c335bbd40_0 .net *"_ivl_112", 0 0, L_0000012c3364d530;  1 drivers
v0000012c335bd1e0_0 .net *"_ivl_115", 0 0, L_0000012c336038f0;  1 drivers
v0000012c335bc4c0_0 .net *"_ivl_116", 47 0, L_0000012c3364c770;  1 drivers
L_0000012c336041d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bd780_0 .net *"_ivl_119", 15 0, L_0000012c336041d0;  1 drivers
L_0000012c33603d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c335bc6a0_0 .net/2u *"_ivl_12", 5 0, L_0000012c33603d08;  1 drivers
v0000012c335bdaa0_0 .net *"_ivl_120", 47 0, L_0000012c3364d990;  1 drivers
L_0000012c33604218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bd0a0_0 .net *"_ivl_123", 15 0, L_0000012c33604218;  1 drivers
v0000012c335bc920_0 .net *"_ivl_125", 0 0, L_0000012c3364c450;  1 drivers
v0000012c335bc100_0 .net *"_ivl_126", 31 0, L_0000012c3364d710;  1 drivers
v0000012c335bd820_0 .net *"_ivl_128", 47 0, L_0000012c3364da30;  1 drivers
v0000012c335bbde0_0 .net *"_ivl_130", 47 0, L_0000012c3364cdb0;  1 drivers
v0000012c335bc9c0_0 .net *"_ivl_132", 47 0, L_0000012c3364dad0;  1 drivers
v0000012c335bc740_0 .net *"_ivl_134", 47 0, L_0000012c3364d2b0;  1 drivers
v0000012c335bc420_0 .net *"_ivl_14", 0 0, L_0000012c33601e20;  1 drivers
v0000012c335bca60_0 .net *"_ivl_140", 0 0, L_0000012c33603030;  1 drivers
L_0000012c336042a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bc880_0 .net/2u *"_ivl_142", 31 0, L_0000012c336042a8;  1 drivers
L_0000012c33604380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000012c335bcce0_0 .net/2u *"_ivl_146", 5 0, L_0000012c33604380;  1 drivers
v0000012c335bd960_0 .net *"_ivl_148", 0 0, L_0000012c3364c090;  1 drivers
L_0000012c336043c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000012c335bda00_0 .net/2u *"_ivl_150", 5 0, L_0000012c336043c8;  1 drivers
v0000012c335bcba0_0 .net *"_ivl_152", 0 0, L_0000012c3364d030;  1 drivers
v0000012c335bbe80_0 .net *"_ivl_155", 0 0, L_0000012c33603340;  1 drivers
L_0000012c33604410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000012c335bcd80_0 .net/2u *"_ivl_156", 5 0, L_0000012c33604410;  1 drivers
v0000012c335bd320_0 .net *"_ivl_158", 0 0, L_0000012c3364c630;  1 drivers
L_0000012c33603d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000012c335bce20_0 .net/2u *"_ivl_16", 4 0, L_0000012c33603d50;  1 drivers
v0000012c335bbf20_0 .net *"_ivl_161", 0 0, L_0000012c336039d0;  1 drivers
L_0000012c33604458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bbfc0_0 .net/2u *"_ivl_162", 15 0, L_0000012c33604458;  1 drivers
v0000012c335bc380_0 .net *"_ivl_164", 31 0, L_0000012c3364d490;  1 drivers
v0000012c335bcec0_0 .net *"_ivl_167", 0 0, L_0000012c3364c130;  1 drivers
v0000012c335bd000_0 .net *"_ivl_168", 15 0, L_0000012c3364d670;  1 drivers
v0000012c335bd140_0 .net *"_ivl_170", 31 0, L_0000012c3364d7b0;  1 drivers
v0000012c335bd280_0 .net *"_ivl_174", 31 0, L_0000012c3364c810;  1 drivers
L_0000012c336044a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335bd3c0_0 .net *"_ivl_177", 25 0, L_0000012c336044a0;  1 drivers
L_0000012c336044e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c336009f0_0 .net/2u *"_ivl_178", 31 0, L_0000012c336044e8;  1 drivers
v0000012c336006d0_0 .net *"_ivl_180", 0 0, L_0000012c3364d8f0;  1 drivers
L_0000012c33604530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c33600770_0 .net/2u *"_ivl_182", 5 0, L_0000012c33604530;  1 drivers
v0000012c335ff4b0_0 .net *"_ivl_184", 0 0, L_0000012c3364c6d0;  1 drivers
L_0000012c33604578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012c33600b30_0 .net/2u *"_ivl_186", 5 0, L_0000012c33604578;  1 drivers
v0000012c33600270_0 .net *"_ivl_188", 0 0, L_0000012c3365ebf0;  1 drivers
v0000012c33600090_0 .net *"_ivl_19", 4 0, L_0000012c33602b40;  1 drivers
v0000012c335fed30_0 .net *"_ivl_191", 0 0, L_0000012c33603b20;  1 drivers
v0000012c33600a90_0 .net *"_ivl_193", 0 0, L_0000012c33603b90;  1 drivers
L_0000012c336045c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c336008b0_0 .net/2u *"_ivl_194", 5 0, L_0000012c336045c0;  1 drivers
v0000012c335fec90_0 .net *"_ivl_196", 0 0, L_0000012c3365e330;  1 drivers
L_0000012c33604608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012c335ff550_0 .net/2u *"_ivl_198", 31 0, L_0000012c33604608;  1 drivers
L_0000012c33603c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c335ffaf0_0 .net/2u *"_ivl_2", 5 0, L_0000012c33603c78;  1 drivers
v0000012c335ff050_0 .net *"_ivl_20", 4 0, L_0000012c33601f60;  1 drivers
v0000012c335fff50_0 .net *"_ivl_200", 31 0, L_0000012c3365e5b0;  1 drivers
v0000012c33600810_0 .net *"_ivl_204", 31 0, L_0000012c3365f690;  1 drivers
L_0000012c33604650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c33600630_0 .net *"_ivl_207", 25 0, L_0000012c33604650;  1 drivers
L_0000012c33604698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335fedd0_0 .net/2u *"_ivl_208", 31 0, L_0000012c33604698;  1 drivers
v0000012c335ff9b0_0 .net *"_ivl_210", 0 0, L_0000012c3365e0b0;  1 drivers
L_0000012c336046e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c335fee70_0 .net/2u *"_ivl_212", 5 0, L_0000012c336046e0;  1 drivers
v0000012c33600950_0 .net *"_ivl_214", 0 0, L_0000012c3365f370;  1 drivers
L_0000012c33604728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012c335fef10_0 .net/2u *"_ivl_216", 5 0, L_0000012c33604728;  1 drivers
v0000012c335ff0f0_0 .net *"_ivl_218", 0 0, L_0000012c3365f4b0;  1 drivers
v0000012c335ff190_0 .net *"_ivl_221", 0 0, L_0000012c33603730;  1 drivers
v0000012c335ffff0_0 .net *"_ivl_223", 0 0, L_0000012c33602d20;  1 drivers
L_0000012c33604770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c33600130_0 .net/2u *"_ivl_224", 5 0, L_0000012c33604770;  1 drivers
v0000012c335fefb0_0 .net *"_ivl_226", 0 0, L_0000012c3365f190;  1 drivers
v0000012c335ffa50_0 .net *"_ivl_228", 31 0, L_0000012c3365e650;  1 drivers
v0000012c335ff730_0 .net *"_ivl_24", 0 0, L_0000012c33603880;  1 drivers
L_0000012c33603d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012c335ff690_0 .net/2u *"_ivl_26", 4 0, L_0000012c33603d98;  1 drivers
v0000012c335ff230_0 .net *"_ivl_29", 4 0, L_0000012c336025a0;  1 drivers
v0000012c335ff2d0_0 .net *"_ivl_32", 0 0, L_0000012c336030a0;  1 drivers
L_0000012c33603de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012c335ff410_0 .net/2u *"_ivl_34", 4 0, L_0000012c33603de0;  1 drivers
v0000012c335ff5f0_0 .net *"_ivl_37", 4 0, L_0000012c33602a00;  1 drivers
v0000012c335ff370_0 .net *"_ivl_40", 0 0, L_0000012c336031f0;  1 drivers
L_0000012c33603e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c336001d0_0 .net/2u *"_ivl_42", 15 0, L_0000012c33603e28;  1 drivers
v0000012c335ff7d0_0 .net *"_ivl_45", 15 0, L_0000012c3364c310;  1 drivers
v0000012c33600310_0 .net *"_ivl_48", 0 0, L_0000012c33603ab0;  1 drivers
v0000012c335ff870_0 .net *"_ivl_5", 5 0, L_0000012c33601880;  1 drivers
L_0000012c33603e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c336003b0_0 .net/2u *"_ivl_50", 36 0, L_0000012c33603e70;  1 drivers
L_0000012c33603eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335ff910_0 .net/2u *"_ivl_52", 31 0, L_0000012c33603eb8;  1 drivers
v0000012c335ffb90_0 .net *"_ivl_55", 4 0, L_0000012c3364c9f0;  1 drivers
v0000012c33600450_0 .net *"_ivl_56", 36 0, L_0000012c3364d0d0;  1 drivers
v0000012c335ffc30_0 .net *"_ivl_58", 36 0, L_0000012c3364d170;  1 drivers
v0000012c335ffcd0_0 .net *"_ivl_62", 0 0, L_0000012c336036c0;  1 drivers
L_0000012c33603f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012c335ffd70_0 .net/2u *"_ivl_64", 5 0, L_0000012c33603f00;  1 drivers
v0000012c335ffe10_0 .net *"_ivl_67", 5 0, L_0000012c3364cbd0;  1 drivers
v0000012c336004f0_0 .net *"_ivl_70", 0 0, L_0000012c33602fc0;  1 drivers
L_0000012c33603f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335ffeb0_0 .net/2u *"_ivl_72", 57 0, L_0000012c33603f48;  1 drivers
L_0000012c33603f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c33600590_0 .net/2u *"_ivl_74", 31 0, L_0000012c33603f90;  1 drivers
v0000012c33601c40_0 .net *"_ivl_77", 25 0, L_0000012c3364bcd0;  1 drivers
v0000012c33601ec0_0 .net *"_ivl_78", 57 0, L_0000012c3364cef0;  1 drivers
v0000012c33602820_0 .net *"_ivl_8", 0 0, L_0000012c33603a40;  1 drivers
v0000012c33601ba0_0 .net *"_ivl_80", 57 0, L_0000012c3364c8b0;  1 drivers
L_0000012c33603fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012c33601a60_0 .net/2u *"_ivl_84", 31 0, L_0000012c33603fd8;  1 drivers
L_0000012c33604020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012c33602000_0 .net/2u *"_ivl_88", 5 0, L_0000012c33604020;  1 drivers
v0000012c336012e0_0 .net *"_ivl_90", 0 0, L_0000012c3364c950;  1 drivers
L_0000012c33604068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012c336019c0_0 .net/2u *"_ivl_92", 5 0, L_0000012c33604068;  1 drivers
v0000012c33601ce0_0 .net *"_ivl_94", 0 0, L_0000012c3364bd70;  1 drivers
v0000012c33600ca0_0 .net *"_ivl_97", 0 0, L_0000012c33603110;  1 drivers
v0000012c33600f20_0 .net *"_ivl_98", 47 0, L_0000012c3364cb30;  1 drivers
v0000012c336020a0_0 .net "adderResult", 31 0, L_0000012c3364c590;  1 drivers
v0000012c33600d40_0 .net "address", 31 0, L_0000012c3364c4f0;  1 drivers
v0000012c336028c0_0 .net "clk", 0 0, L_0000012c33603810;  alias, 1 drivers
v0000012c33601560_0 .var "cycles_consumed", 31 0;
v0000012c33601380_0 .net "extImm", 31 0, L_0000012c3364d850;  1 drivers
v0000012c33600fc0_0 .net "funct", 5 0, L_0000012c3364ca90;  1 drivers
v0000012c33601600_0 .net "hlt", 0 0, v0000012c3358ac30_0;  1 drivers
v0000012c33601100_0 .net "imm", 15 0, L_0000012c3364d5d0;  1 drivers
v0000012c33602140_0 .net "immediate", 31 0, L_0000012c3365e010;  1 drivers
v0000012c33601420_0 .net "input_clk", 0 0, v0000012c33602320_0;  1 drivers
v0000012c336014c0_0 .net "instruction", 31 0, L_0000012c3364d350;  1 drivers
v0000012c33601920_0 .net "memoryReadData", 31 0, v0000012c335f89d0_0;  1 drivers
v0000012c33602aa0_0 .net "nextPC", 31 0, L_0000012c3364d3f0;  1 drivers
v0000012c33600de0_0 .net "opcode", 5 0, L_0000012c33601d80;  1 drivers
v0000012c336011a0_0 .net "rd", 4 0, L_0000012c33602460;  1 drivers
v0000012c33600e80_0 .net "readData1", 31 0, L_0000012c336035e0;  1 drivers
v0000012c336026e0_0 .net "readData1_w", 31 0, L_0000012c3365e790;  1 drivers
v0000012c33602500_0 .net "readData2", 31 0, L_0000012c336033b0;  1 drivers
v0000012c33601060_0 .net "rs", 4 0, L_0000012c33602640;  1 drivers
v0000012c33602780_0 .net "rst", 0 0, v0000012c336017e0_0;  1 drivers
v0000012c33601240_0 .net "rt", 4 0, L_0000012c3364be10;  1 drivers
v0000012c33602960_0 .net "shamt", 31 0, L_0000012c3364cc70;  1 drivers
v0000012c336021e0_0 .net "wire_instruction", 31 0, L_0000012c33603960;  1 drivers
v0000012c33601b00_0 .net "writeData", 31 0, L_0000012c3365e470;  1 drivers
v0000012c336016a0_0 .net "zero", 0 0, L_0000012c3365e290;  1 drivers
L_0000012c33601880 .part L_0000012c3364d350, 26, 6;
L_0000012c33601d80 .functor MUXZ 6, L_0000012c33601880, L_0000012c33603c78, L_0000012c336032d0, C4<>;
L_0000012c33601e20 .cmp/eq 6, L_0000012c33601d80, L_0000012c33603d08;
L_0000012c33602b40 .part L_0000012c3364d350, 11, 5;
L_0000012c33601f60 .functor MUXZ 5, L_0000012c33602b40, L_0000012c33603d50, L_0000012c33601e20, C4<>;
L_0000012c33602460 .functor MUXZ 5, L_0000012c33601f60, L_0000012c33603cc0, L_0000012c33603a40, C4<>;
L_0000012c336025a0 .part L_0000012c3364d350, 21, 5;
L_0000012c33602640 .functor MUXZ 5, L_0000012c336025a0, L_0000012c33603d98, L_0000012c33603880, C4<>;
L_0000012c33602a00 .part L_0000012c3364d350, 16, 5;
L_0000012c3364be10 .functor MUXZ 5, L_0000012c33602a00, L_0000012c33603de0, L_0000012c336030a0, C4<>;
L_0000012c3364c310 .part L_0000012c3364d350, 0, 16;
L_0000012c3364d5d0 .functor MUXZ 16, L_0000012c3364c310, L_0000012c33603e28, L_0000012c336031f0, C4<>;
L_0000012c3364c9f0 .part L_0000012c3364d350, 6, 5;
L_0000012c3364d0d0 .concat [ 5 32 0 0], L_0000012c3364c9f0, L_0000012c33603eb8;
L_0000012c3364d170 .functor MUXZ 37, L_0000012c3364d0d0, L_0000012c33603e70, L_0000012c33603ab0, C4<>;
L_0000012c3364cc70 .part L_0000012c3364d170, 0, 32;
L_0000012c3364cbd0 .part L_0000012c3364d350, 0, 6;
L_0000012c3364ca90 .functor MUXZ 6, L_0000012c3364cbd0, L_0000012c33603f00, L_0000012c336036c0, C4<>;
L_0000012c3364bcd0 .part L_0000012c3364d350, 0, 26;
L_0000012c3364cef0 .concat [ 26 32 0 0], L_0000012c3364bcd0, L_0000012c33603f90;
L_0000012c3364c8b0 .functor MUXZ 58, L_0000012c3364cef0, L_0000012c33603f48, L_0000012c33602fc0, C4<>;
L_0000012c3364c4f0 .part L_0000012c3364c8b0, 0, 32;
L_0000012c3364d210 .arith/sum 32, v0000012c335f9b50_0, L_0000012c33603fd8;
L_0000012c3364c950 .cmp/eq 6, L_0000012c33601d80, L_0000012c33604020;
L_0000012c3364bd70 .cmp/eq 6, L_0000012c33601d80, L_0000012c33604068;
L_0000012c3364cb30 .concat [ 32 16 0 0], L_0000012c3364c4f0, L_0000012c336040b0;
L_0000012c3364cd10 .concat [ 6 26 0 0], L_0000012c33601d80, L_0000012c336040f8;
L_0000012c3364bf50 .cmp/eq 32, L_0000012c3364cd10, L_0000012c33604140;
L_0000012c3364d530 .cmp/eq 6, L_0000012c3364ca90, L_0000012c33604188;
L_0000012c3364c770 .concat [ 32 16 0 0], L_0000012c336035e0, L_0000012c336041d0;
L_0000012c3364d990 .concat [ 32 16 0 0], v0000012c335f9b50_0, L_0000012c33604218;
L_0000012c3364c450 .part L_0000012c3364d5d0, 15, 1;
LS_0000012c3364d710_0_0 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_4 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_8 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_12 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_16 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_20 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_24 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_0_28 .concat [ 1 1 1 1], L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450, L_0000012c3364c450;
LS_0000012c3364d710_1_0 .concat [ 4 4 4 4], LS_0000012c3364d710_0_0, LS_0000012c3364d710_0_4, LS_0000012c3364d710_0_8, LS_0000012c3364d710_0_12;
LS_0000012c3364d710_1_4 .concat [ 4 4 4 4], LS_0000012c3364d710_0_16, LS_0000012c3364d710_0_20, LS_0000012c3364d710_0_24, LS_0000012c3364d710_0_28;
L_0000012c3364d710 .concat [ 16 16 0 0], LS_0000012c3364d710_1_0, LS_0000012c3364d710_1_4;
L_0000012c3364da30 .concat [ 16 32 0 0], L_0000012c3364d5d0, L_0000012c3364d710;
L_0000012c3364cdb0 .arith/sum 48, L_0000012c3364d990, L_0000012c3364da30;
L_0000012c3364dad0 .functor MUXZ 48, L_0000012c3364cdb0, L_0000012c3364c770, L_0000012c336038f0, C4<>;
L_0000012c3364d2b0 .functor MUXZ 48, L_0000012c3364dad0, L_0000012c3364cb30, L_0000012c33603110, C4<>;
L_0000012c3364c590 .part L_0000012c3364d2b0, 0, 32;
L_0000012c3364d3f0 .functor MUXZ 32, L_0000012c3364d210, L_0000012c3364c590, v0000012c335f93d0_0, C4<>;
L_0000012c3364d350 .functor MUXZ 32, L_0000012c33603960, L_0000012c336042a8, L_0000012c33603030, C4<>;
L_0000012c3364c090 .cmp/eq 6, L_0000012c33601d80, L_0000012c33604380;
L_0000012c3364d030 .cmp/eq 6, L_0000012c33601d80, L_0000012c336043c8;
L_0000012c3364c630 .cmp/eq 6, L_0000012c33601d80, L_0000012c33604410;
L_0000012c3364d490 .concat [ 16 16 0 0], L_0000012c3364d5d0, L_0000012c33604458;
L_0000012c3364c130 .part L_0000012c3364d5d0, 15, 1;
LS_0000012c3364d670_0_0 .concat [ 1 1 1 1], L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130;
LS_0000012c3364d670_0_4 .concat [ 1 1 1 1], L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130;
LS_0000012c3364d670_0_8 .concat [ 1 1 1 1], L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130;
LS_0000012c3364d670_0_12 .concat [ 1 1 1 1], L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130, L_0000012c3364c130;
L_0000012c3364d670 .concat [ 4 4 4 4], LS_0000012c3364d670_0_0, LS_0000012c3364d670_0_4, LS_0000012c3364d670_0_8, LS_0000012c3364d670_0_12;
L_0000012c3364d7b0 .concat [ 16 16 0 0], L_0000012c3364d5d0, L_0000012c3364d670;
L_0000012c3364d850 .functor MUXZ 32, L_0000012c3364d7b0, L_0000012c3364d490, L_0000012c336039d0, C4<>;
L_0000012c3364c810 .concat [ 6 26 0 0], L_0000012c33601d80, L_0000012c336044a0;
L_0000012c3364d8f0 .cmp/eq 32, L_0000012c3364c810, L_0000012c336044e8;
L_0000012c3364c6d0 .cmp/eq 6, L_0000012c3364ca90, L_0000012c33604530;
L_0000012c3365ebf0 .cmp/eq 6, L_0000012c3364ca90, L_0000012c33604578;
L_0000012c3365e330 .cmp/eq 6, L_0000012c33601d80, L_0000012c336045c0;
L_0000012c3365e5b0 .functor MUXZ 32, L_0000012c3364d850, L_0000012c33604608, L_0000012c3365e330, C4<>;
L_0000012c3365e010 .functor MUXZ 32, L_0000012c3365e5b0, L_0000012c3364cc70, L_0000012c33603b90, C4<>;
L_0000012c3365f690 .concat [ 6 26 0 0], L_0000012c33601d80, L_0000012c33604650;
L_0000012c3365e0b0 .cmp/eq 32, L_0000012c3365f690, L_0000012c33604698;
L_0000012c3365f370 .cmp/eq 6, L_0000012c3364ca90, L_0000012c336046e0;
L_0000012c3365f4b0 .cmp/eq 6, L_0000012c3364ca90, L_0000012c33604728;
L_0000012c3365f190 .cmp/eq 6, L_0000012c33601d80, L_0000012c33604770;
L_0000012c3365e650 .functor MUXZ 32, L_0000012c336035e0, v0000012c335f9b50_0, L_0000012c3365f190, C4<>;
L_0000012c3365e790 .functor MUXZ 32, L_0000012c3365e650, L_0000012c336033b0, L_0000012c33602d20, C4<>;
S_0000012c33526430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012c33593190 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000012c33603180 .functor NOT 1, v0000012c3358b270_0, C4<0>, C4<0>, C4<0>;
v0000012c3358b3b0_0 .net *"_ivl_0", 0 0, L_0000012c33603180;  1 drivers
v0000012c3358a9b0_0 .net "in1", 31 0, L_0000012c336033b0;  alias, 1 drivers
v0000012c3358a550_0 .net "in2", 31 0, L_0000012c3365e010;  alias, 1 drivers
v0000012c3358aaf0_0 .net "out", 31 0, L_0000012c3365e3d0;  alias, 1 drivers
v0000012c33589f10_0 .net "s", 0 0, v0000012c3358b270_0;  alias, 1 drivers
L_0000012c3365e3d0 .functor MUXZ 32, L_0000012c3365e010, L_0000012c336033b0, L_0000012c33603180, C4<>;
S_0000012c334b69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000012c335f80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000012c335f80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000012c335f8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000012c335f8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000012c335f8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000012c335f81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000012c335f81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012c335f8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000012c335f8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012c335f8298 .param/l "j" 0 4 12, C4<000010>;
P_0000012c335f82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000012c335f8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000012c335f8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000012c335f8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012c335f83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000012c335f83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012c335f8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012c335f8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000012c335f8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000012c335f84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000012c335f8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000012c335f8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000012c335f8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000012c335f85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000012c335f85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012c335f8618 .param/l "xori" 0 4 8, C4<001110>;
v0000012c335898d0_0 .var "ALUOp", 3 0;
v0000012c3358b270_0 .var "ALUSrc", 0 0;
v0000012c3358ad70_0 .var "MemReadEn", 0 0;
v0000012c33589970_0 .var "MemWriteEn", 0 0;
v0000012c3358a370_0 .var "MemtoReg", 0 0;
v0000012c3358aff0_0 .var "RegDst", 0 0;
v0000012c3358ab90_0 .var "RegWriteEn", 0 0;
v0000012c33589d30_0 .net "funct", 5 0, L_0000012c3364ca90;  alias, 1 drivers
v0000012c3358ac30_0 .var "hlt", 0 0;
v0000012c3358a4b0_0 .net "opcode", 5 0, L_0000012c33601d80;  alias, 1 drivers
v0000012c3358ae10_0 .net "rst", 0 0, v0000012c336017e0_0;  alias, 1 drivers
E_0000012c33592890 .event anyedge, v0000012c3358ae10_0, v0000012c3358a4b0_0, v0000012c33589d30_0;
S_0000012c334b6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000012c335933d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000012c33603960 .functor BUFZ 32, L_0000012c3364ce50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012c3358aeb0_0 .net "Data_Out", 31 0, L_0000012c33603960;  alias, 1 drivers
v0000012c3358af50 .array "InstMem", 0 1023, 31 0;
v0000012c33589510_0 .net *"_ivl_0", 31 0, L_0000012c3364ce50;  1 drivers
v0000012c33589a10_0 .net *"_ivl_3", 9 0, L_0000012c3364db70;  1 drivers
v0000012c33589790_0 .net *"_ivl_4", 11 0, L_0000012c3364c3b0;  1 drivers
L_0000012c33604260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c335896f0_0 .net *"_ivl_7", 1 0, L_0000012c33604260;  1 drivers
v0000012c335895b0_0 .net "addr", 31 0, v0000012c335f9b50_0;  alias, 1 drivers
v0000012c33589830_0 .var/i "i", 31 0;
L_0000012c3364ce50 .array/port v0000012c3358af50, L_0000012c3364c3b0;
L_0000012c3364db70 .part v0000012c335f9b50_0, 0, 10;
L_0000012c3364c3b0 .concat [ 10 2 0 0], L_0000012c3364db70, L_0000012c33604260;
S_0000012c33524950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000012c336035e0 .functor BUFZ 32, L_0000012c3364beb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012c336033b0 .functor BUFZ 32, L_0000012c3364c270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012c33589bf0_0 .net *"_ivl_0", 31 0, L_0000012c3364beb0;  1 drivers
v0000012c33589c90_0 .net *"_ivl_10", 6 0, L_0000012c3364bff0;  1 drivers
L_0000012c33604338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c33569050_0 .net *"_ivl_13", 1 0, L_0000012c33604338;  1 drivers
v0000012c33567430_0 .net *"_ivl_2", 6 0, L_0000012c3364c1d0;  1 drivers
L_0000012c336042f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012c335f8e30_0 .net *"_ivl_5", 1 0, L_0000012c336042f0;  1 drivers
v0000012c335f9fb0_0 .net *"_ivl_8", 31 0, L_0000012c3364c270;  1 drivers
v0000012c335f8a70_0 .net "clk", 0 0, L_0000012c33603810;  alias, 1 drivers
v0000012c335fa4b0_0 .var/i "i", 31 0;
v0000012c335f9e70_0 .net "readData1", 31 0, L_0000012c336035e0;  alias, 1 drivers
v0000012c335fa550_0 .net "readData2", 31 0, L_0000012c336033b0;  alias, 1 drivers
v0000012c335fa190_0 .net "readRegister1", 4 0, L_0000012c33602640;  alias, 1 drivers
v0000012c335f8cf0_0 .net "readRegister2", 4 0, L_0000012c3364be10;  alias, 1 drivers
v0000012c335f8ed0 .array "registers", 31 0, 31 0;
v0000012c335f8890_0 .net "rst", 0 0, v0000012c336017e0_0;  alias, 1 drivers
v0000012c335fa050_0 .net "we", 0 0, v0000012c3358ab90_0;  alias, 1 drivers
v0000012c335f9f10_0 .net "writeData", 31 0, L_0000012c3365e470;  alias, 1 drivers
v0000012c335f9510_0 .net "writeRegister", 4 0, L_0000012c3364cf90;  alias, 1 drivers
E_0000012c335931d0/0 .event negedge, v0000012c3358ae10_0;
E_0000012c335931d0/1 .event posedge, v0000012c335f8a70_0;
E_0000012c335931d0 .event/or E_0000012c335931d0/0, E_0000012c335931d0/1;
L_0000012c3364beb0 .array/port v0000012c335f8ed0, L_0000012c3364c1d0;
L_0000012c3364c1d0 .concat [ 5 2 0 0], L_0000012c33602640, L_0000012c336042f0;
L_0000012c3364c270 .array/port v0000012c335f8ed0, L_0000012c3364bff0;
L_0000012c3364bff0 .concat [ 5 2 0 0], L_0000012c3364be10, L_0000012c33604338;
S_0000012c33524ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000012c33524950;
 .timescale 0 0;
v0000012c33589b50_0 .var/i "i", 31 0;
S_0000012c3350eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000012c33592bd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000012c33602cb0 .functor NOT 1, v0000012c3358aff0_0, C4<0>, C4<0>, C4<0>;
v0000012c335f8c50_0 .net *"_ivl_0", 0 0, L_0000012c33602cb0;  1 drivers
v0000012c335f95b0_0 .net "in1", 4 0, L_0000012c3364be10;  alias, 1 drivers
v0000012c335f8750_0 .net "in2", 4 0, L_0000012c33602460;  alias, 1 drivers
v0000012c335fa370_0 .net "out", 4 0, L_0000012c3364cf90;  alias, 1 drivers
v0000012c335f9970_0 .net "s", 0 0, v0000012c3358aff0_0;  alias, 1 drivers
L_0000012c3364cf90 .functor MUXZ 5, L_0000012c33602460, L_0000012c3364be10, L_0000012c33602cb0, C4<>;
S_0000012c3350ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012c33593210 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000012c33602d90 .functor NOT 1, v0000012c3358a370_0, C4<0>, C4<0>, C4<0>;
v0000012c335f9150_0 .net *"_ivl_0", 0 0, L_0000012c33602d90;  1 drivers
v0000012c335f8d90_0 .net "in1", 31 0, v0000012c335fa0f0_0;  alias, 1 drivers
v0000012c335f91f0_0 .net "in2", 31 0, v0000012c335f89d0_0;  alias, 1 drivers
v0000012c335f9330_0 .net "out", 31 0, L_0000012c3365e470;  alias, 1 drivers
v0000012c335f9470_0 .net "s", 0 0, v0000012c3358a370_0;  alias, 1 drivers
L_0000012c3365e470 .functor MUXZ 32, v0000012c335f89d0_0, v0000012c335fa0f0_0, L_0000012c33602d90, C4<>;
S_0000012c33554790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000012c33554920 .param/l "ADD" 0 9 12, C4<0000>;
P_0000012c33554958 .param/l "AND" 0 9 12, C4<0010>;
P_0000012c33554990 .param/l "NOR" 0 9 12, C4<0101>;
P_0000012c335549c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000012c33554a00 .param/l "SGT" 0 9 12, C4<0111>;
P_0000012c33554a38 .param/l "SLL" 0 9 12, C4<1000>;
P_0000012c33554a70 .param/l "SLT" 0 9 12, C4<0110>;
P_0000012c33554aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000012c33554ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000012c33554b18 .param/l "XOR" 0 9 12, C4<0100>;
P_0000012c33554b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000012c33554b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000012c336047b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012c335f8930_0 .net/2u *"_ivl_0", 31 0, L_0000012c336047b8;  1 drivers
v0000012c335fa230_0 .net "opSel", 3 0, v0000012c335898d0_0;  alias, 1 drivers
v0000012c335f90b0_0 .net "operand1", 31 0, L_0000012c3365e790;  alias, 1 drivers
v0000012c335f9650_0 .net "operand2", 31 0, L_0000012c3365e3d0;  alias, 1 drivers
v0000012c335fa0f0_0 .var "result", 31 0;
v0000012c335f9290_0 .net "zero", 0 0, L_0000012c3365e290;  alias, 1 drivers
E_0000012c33592d90 .event anyedge, v0000012c335898d0_0, v0000012c335f90b0_0, v0000012c3358aaf0_0;
L_0000012c3365e290 .cmp/eq 32, v0000012c335fa0f0_0, L_0000012c336047b8;
S_0000012c3353fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000012c335fa670 .param/l "RType" 0 4 2, C4<000000>;
P_0000012c335fa6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000012c335fa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000012c335fa718 .param/l "addu" 0 4 5, C4<100001>;
P_0000012c335fa750 .param/l "and_" 0 4 5, C4<100100>;
P_0000012c335fa788 .param/l "andi" 0 4 8, C4<001100>;
P_0000012c335fa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012c335fa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000012c335fa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012c335fa868 .param/l "j" 0 4 12, C4<000010>;
P_0000012c335fa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000012c335fa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000012c335fa910 .param/l "lw" 0 4 8, C4<100011>;
P_0000012c335fa948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012c335fa980 .param/l "or_" 0 4 5, C4<100101>;
P_0000012c335fa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012c335fa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012c335faa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000012c335faa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000012c335faa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000012c335faad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000012c335fab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000012c335fab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000012c335fab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000012c335fabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012c335fabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000012c335f93d0_0 .var "PCsrc", 0 0;
v0000012c335f96f0_0 .net "funct", 5 0, L_0000012c3364ca90;  alias, 1 drivers
v0000012c335f9790_0 .net "opcode", 5 0, L_0000012c33601d80;  alias, 1 drivers
v0000012c335f8bb0_0 .net "operand1", 31 0, L_0000012c336035e0;  alias, 1 drivers
v0000012c335f8b10_0 .net "operand2", 31 0, L_0000012c3365e3d0;  alias, 1 drivers
v0000012c335f87f0_0 .net "rst", 0 0, v0000012c336017e0_0;  alias, 1 drivers
E_0000012c33592610/0 .event anyedge, v0000012c3358ae10_0, v0000012c3358a4b0_0, v0000012c335f9e70_0, v0000012c3358aaf0_0;
E_0000012c33592610/1 .event anyedge, v0000012c33589d30_0;
E_0000012c33592610 .event/or E_0000012c33592610/0, E_0000012c33592610/1;
S_0000012c3353ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000012c335f9830 .array "DataMem", 0 1023, 31 0;
v0000012c335f98d0_0 .net "address", 31 0, v0000012c335fa0f0_0;  alias, 1 drivers
v0000012c335f8f70_0 .net "clock", 0 0, L_0000012c33602f50;  1 drivers
v0000012c335f9a10_0 .net "data", 31 0, L_0000012c336033b0;  alias, 1 drivers
v0000012c335f9ab0_0 .var/i "i", 31 0;
v0000012c335f89d0_0 .var "q", 31 0;
v0000012c335fa2d0_0 .net "rden", 0 0, v0000012c3358ad70_0;  alias, 1 drivers
v0000012c335fa410_0 .net "wren", 0 0, v0000012c33589970_0;  alias, 1 drivers
E_0000012c33592dd0 .event posedge, v0000012c335f8f70_0;
S_0000012c33538be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000012c335262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000012c33593390 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000012c335f86b0_0 .net "PCin", 31 0, L_0000012c3364d3f0;  alias, 1 drivers
v0000012c335f9b50_0 .var "PCout", 31 0;
v0000012c335f9bf0_0 .net "clk", 0 0, L_0000012c33603810;  alias, 1 drivers
v0000012c335f9010_0 .net "rst", 0 0, v0000012c336017e0_0;  alias, 1 drivers
    .scope S_0000012c3353fe40;
T_0 ;
    %wait E_0000012c33592610;
    %load/vec4 v0000012c335f87f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012c335f93d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012c335f9790_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000012c335f8bb0_0;
    %load/vec4 v0000012c335f8b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000012c335f9790_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000012c335f8bb0_0;
    %load/vec4 v0000012c335f8b10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000012c335f9790_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000012c335f9790_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000012c335f9790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000012c335f96f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000012c335f93d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000012c33538be0;
T_1 ;
    %wait E_0000012c335931d0;
    %load/vec4 v0000012c335f9010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000012c335f9b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012c335f86b0_0;
    %assign/vec4 v0000012c335f9b50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012c334b6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c33589830_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000012c33589830_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012c33589830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %load/vec4 v0000012c33589830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c33589830_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c3358af50, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000012c334b69c0;
T_3 ;
    %wait E_0000012c33592890;
    %load/vec4 v0000012c3358ae10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000012c3358ac30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c33589970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c3358a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012c3358ad70_0, 0;
    %assign/vec4 v0000012c3358aff0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000012c3358ac30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000012c335898d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000012c3358b270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c3358ab90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c33589970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c3358a370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012c3358ad70_0, 0, 1;
    %store/vec4 v0000012c3358aff0_0, 0, 1;
    %load/vec4 v0000012c3358a4b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ac30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358aff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %load/vec4 v0000012c33589d30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358aff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012c3358aff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358a370_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c33589970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012c3358b270_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012c335898d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000012c33524950;
T_4 ;
    %wait E_0000012c335931d0;
    %fork t_1, S_0000012c33524ae0;
    %jmp t_0;
    .scope S_0000012c33524ae0;
t_1 ;
    %load/vec4 v0000012c335f8890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c33589b50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000012c33589b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012c33589b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f8ed0, 0, 4;
    %load/vec4 v0000012c33589b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c33589b50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000012c335fa050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000012c335f9f10_0;
    %load/vec4 v0000012c335f9510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f8ed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f8ed0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000012c33524950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012c33524950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c335fa4b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000012c335fa4b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000012c335fa4b0_0;
    %ix/getv/s 4, v0000012c335fa4b0_0;
    %load/vec4a v0000012c335f8ed0, 4;
    %ix/getv/s 4, v0000012c335fa4b0_0;
    %load/vec4a v0000012c335f8ed0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000012c335fa4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c335fa4b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000012c33554790;
T_6 ;
    %wait E_0000012c33592d90;
    %load/vec4 v0000012c335fa230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %add;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %sub;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %and;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %or;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %xor;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %or;
    %inv;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000012c335f90b0_0;
    %load/vec4 v0000012c335f9650_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000012c335f9650_0;
    %load/vec4 v0000012c335f90b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000012c335f90b0_0;
    %ix/getv 4, v0000012c335f9650_0;
    %shiftl 4;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000012c335f90b0_0;
    %ix/getv 4, v0000012c335f9650_0;
    %shiftr 4;
    %assign/vec4 v0000012c335fa0f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012c3353ffd0;
T_7 ;
    %wait E_0000012c33592dd0;
    %load/vec4 v0000012c335fa2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000012c335f98d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000012c335f9830, 4;
    %assign/vec4 v0000012c335f89d0_0, 0;
T_7.0 ;
    %load/vec4 v0000012c335fa410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000012c335f9a10_0;
    %ix/getv 3, v0000012c335f98d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012c3353ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c335f9ab0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000012c335f9ab0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012c335f9ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %load/vec4 v0000012c335f9ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c335f9ab0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c335f9830, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000012c3353ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c335f9ab0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000012c335f9ab0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000012c335f9ab0_0;
    %load/vec4a v0000012c335f9830, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000012c335f9ab0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000012c335f9ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c335f9ab0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000012c335262a0;
T_10 ;
    %wait E_0000012c335931d0;
    %load/vec4 v0000012c33602780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012c33601560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000012c33601560_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000012c33601560_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012c335843f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c33602320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c336017e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000012c335843f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000012c33602320_0;
    %inv;
    %assign/vec4 v0000012c33602320_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012c335843f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c336017e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c336017e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000012c336023c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
