WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000002 cycles: 251208 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 1000002 cycles: 251208 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 20 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 2326033 cumulative IPC: 0.4299 (Simulation time: 00 hr 00 min 52 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 2326033 cumulative IPC: 0.4299 (Simulation time: 00 hr 00 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4299 instructions: 1000000 cycles: 2326033
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 17.54 Average ROB Occupancy at Mispredict: 45.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.053
BRANCH_INDIRECT: 0.278
BRANCH_CONDITIONAL: 16.4
BRANCH_DIRECT_CALL: 0.142
BRANCH_INDIRECT_CALL: 0.383
BRANCH_RETURN: 0.25

LLC TOTAL        ACCESS:      22239 HIT:       8127 MISS:      14112
LLC LOAD         ACCESS:      12402 HIT:       1598 MISS:      10804
LLC RFO          ACCESS:       1805 HIT:        205 MISS:       1600
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5879 HIT:       5874 MISS:          5
LLC TRANSLATION  ACCESS:       2153 HIT:        450 MISS:       1703
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 256.2 cycles
cpu0_DTLB TOTAL        ACCESS:     307263 HIT:     282023 MISS:      25240
cpu0_DTLB LOAD         ACCESS:     307263 HIT:     282023 MISS:      25240
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 45.95 cycles
cpu0_ITLB TOTAL        ACCESS:      42783 HIT:      42415 MISS:        368
cpu0_ITLB LOAD         ACCESS:      42783 HIT:      42415 MISS:        368
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 24.39 cycles
cpu0_L1D TOTAL        ACCESS:     376001 HIT:     332750 MISS:      43251
cpu0_L1D LOAD         ACCESS:     208886 HIT:     180410 MISS:      28476
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     164002 HIT:     152099 MISS:      11903
cpu0_L1D TRANSLATION  ACCESS:       3113 HIT:        241 MISS:       2872
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.4 cycles
cpu0_L1I TOTAL        ACCESS:      46165 HIT:      45720 MISS:        445
cpu0_L1I LOAD         ACCESS:      46165 HIT:      45720 MISS:        445
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 126.4 cycles
cpu0_L2C TOTAL        ACCESS:      32651 HIT:      16253 MISS:      16398
cpu0_L2C LOAD         ACCESS:      18110 HIT:       5709 MISS:      12401
cpu0_L2C RFO          ACCESS:       2617 HIT:        812 MISS:       1805
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       9063 HIT:       9024 MISS:         39
cpu0_L2C TRANSLATION  ACCESS:       2861 HIT:        708 MISS:       2153
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 241.3 cycles
cpu0_STLB TOTAL        ACCESS:      18193 HIT:      15268 MISS:       2925
cpu0_STLB LOAD         ACCESS:      18193 HIT:      15268 MISS:       2925
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 368.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2769
  ROW_BUFFER_MISS:      11338
 AVG DBUS CONGESTED CYCLE: 3.866
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        571
  FULL:       1748
