JDF G
// Created by Project Navigator ver 1.0
PROJECT TEST_CTRL_BIT_REGISTER
DESIGN test_ctrl_bit_register
DEVFAM spartan3
DEVFAMTIME 0
DEVICE xc3s200
DEVICETIME 0
DEVPKG ft256
DEVPKGTIME 0
DEVSPEED -5
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE Schematic
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE TEST_CTRL_BIT_REGISTER_SCH.sch
SOURCE NIB4_7SEG_SRC.vhd
SOURCE DEB_50MZ_100MS_SRC.vhd
SOURCE CLOCK_SINGLE_RUN_SRC.vhd
SOURCE F_DIV50000_SRC.vhd
SOURCE CTRL_BIT_REGISTER.vhd
DEPASSOC test_ctrl_bit_register_sch test_ctrl_bit_register_sch.ucf
[STRATEGY-LIST]
Normal=True
