

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_4'
================================================================
* Date:           Sun Feb  2 21:00:28 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.113 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_89_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_89_val"   --->   Operation 4 'read' 'weights_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_88_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_88_val"   --->   Operation 5 'read' 'weights_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_87_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_87_val"   --->   Operation 6 'read' 'weights_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_86_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_86_val"   --->   Operation 7 'read' 'weights_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_85_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_85_val"   --->   Operation 8 'read' 'weights_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_84_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_84_val"   --->   Operation 9 'read' 'weights_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_83_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_83_val"   --->   Operation 10 'read' 'weights_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_82_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_82_val"   --->   Operation 11 'read' 'weights_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_81_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_81_val"   --->   Operation 12 'read' 'weights_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_80_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_80_val"   --->   Operation 13 'read' 'weights_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_79_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_79_val"   --->   Operation 14 'read' 'weights_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_78_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_78_val"   --->   Operation 15 'read' 'weights_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_77_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_77_val"   --->   Operation 16 'read' 'weights_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_76_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_76_val"   --->   Operation 17 'read' 'weights_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_75_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_75_val"   --->   Operation 18 'read' 'weights_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_74_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_74_val"   --->   Operation 19 'read' 'weights_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_73_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_73_val"   --->   Operation 20 'read' 'weights_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_72_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_72_val"   --->   Operation 21 'read' 'weights_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_44_val"   --->   Operation 22 'read' 'data_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_43_val"   --->   Operation 23 'read' 'data_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_42_val"   --->   Operation 24 'read' 'data_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_41_val"   --->   Operation 25 'read' 'data_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_40_val"   --->   Operation 26 'read' 'data_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_39_val"   --->   Operation 27 'read' 'data_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_38_val"   --->   Operation 28 'read' 'data_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_37_val"   --->   Operation 29 'read' 'data_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_36_val"   --->   Operation 30 'read' 'data_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.55ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 36, i16 %data_36_val_read, i6 37, i16 %data_37_val_read, i6 38, i16 %data_38_val_read, i6 39, i16 %data_39_val_read, i6 40, i16 %data_40_val_read, i6 41, i16 %data_41_val_read, i6 42, i16 %data_42_val_read, i16 0, i6 %idx_read"   --->   Operation 31 'sparsemux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 32 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_72_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp_8912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp_8913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_376)   --->   "%tmp_8914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_8914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_8912, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_8913" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8915 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitselect' 'tmp_8915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_376)   --->   "%xor_ln42 = xor i1 %tmp_8915, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_376 = and i1 %tmp_8914, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_214 = icmp_eq  i5 %tmp_8, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_215 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_216 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i16 %weights_73_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_52 = mul i32 %conv_i_i, i32 %sext_ln73_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_8917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_52, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_8918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_8918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_8919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_8919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = trunc i32 %mul_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln42_217 = icmp_ne  i9 %trunc_ln42_69, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_217' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_383)   --->   "%tmp_8920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_8920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%or_ln42_162 = or i1 %tmp_8918, i1 %icmp_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%and_ln42_382 = and i1 %or_ln42_162, i1 %tmp_8919" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%zext_ln42_52 = zext i1 %and_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_52 = add i16 %trunc_ln42_s, i16 %zext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8921 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_52, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_8921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_383)   --->   "%xor_ln42_217 = xor i1 %tmp_8921, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_383 = and i1 %tmp_8920, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3503 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_52, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_3503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_218 = icmp_eq  i5 %tmp_3503, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3504 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_52, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_3504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_219 = icmp_eq  i6 %tmp_3504, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_220 = icmp_eq  i6 %tmp_3504, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_53 = sext i16 %weights_74_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln73_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln73_53 = mul i32 %conv_i_i, i32 %sext_ln73_53" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_53, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitselect' 'tmp_8923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%trunc_ln42_49 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_53, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_8924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_53, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_8924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_8925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_53, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_8925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = trunc i32 %mul_ln73_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'trunc' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%icmp_ln42_221 = icmp_ne  i9 %trunc_ln42_70, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_221' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_390)   --->   "%tmp_8926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_53, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_8926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%or_ln42_165 = or i1 %tmp_8924, i1 %icmp_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%and_ln42_389 = and i1 %or_ln42_165, i1 %tmp_8925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%zext_ln42_53 = zext i1 %and_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_53 = add i16 %trunc_ln42_49, i16 %zext_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'add' 'add_ln42_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8927 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_53, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitselect' 'tmp_8927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_390)   --->   "%xor_ln42_221 = xor i1 %tmp_8927, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_390 = and i1 %tmp_8926, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'and' 'and_ln42_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3505 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_53, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_3505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln42_222 = icmp_eq  i5 %tmp_3505, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'icmp' 'icmp_ln42_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3506 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_53, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'tmp_3506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln42_223 = icmp_eq  i6 %tmp_3506, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'icmp' 'icmp_ln42_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_224 = icmp_eq  i6 %tmp_3506, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln73_54 = sext i16 %weights_75_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'sext' 'sext_ln73_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln73_54 = mul i32 %conv_i_i, i32 %sext_ln73_54" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_54, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_8929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%trunc_ln42_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_54, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_8930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_54, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_8930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_8931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_54, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_8931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = trunc i32 %mul_ln73_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'trunc' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.71ns)   --->   "%icmp_ln42_225 = icmp_ne  i9 %trunc_ln42_71, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'icmp' 'icmp_ln42_225' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_397)   --->   "%tmp_8932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_54, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_8932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%or_ln42_168 = or i1 %tmp_8930, i1 %icmp_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%and_ln42_396 = and i1 %or_ln42_168, i1 %tmp_8931" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'and' 'and_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%zext_ln42_54 = zext i1 %and_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_54 = add i16 %trunc_ln42_50, i16 %zext_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'add' 'add_ln42_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8933 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_54, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_8933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_397)   --->   "%xor_ln42_225 = xor i1 %tmp_8933, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_397 = and i1 %tmp_8932, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3507 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_54, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_3507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_226 = icmp_eq  i5 %tmp_3507, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3508 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_54, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'tmp_3508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_227 = icmp_eq  i6 %tmp_3508, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_228 = icmp_eq  i6 %tmp_3508, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln73_55 = sext i16 %weights_76_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'sext_ln73_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln73_55 = mul i32 %conv_i_i, i32 %sext_ln73_55" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_55, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_8935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%trunc_ln42_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_55, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_8936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_55, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_8936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_8937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_55, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_8937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = trunc i32 %mul_ln73_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'trunc' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.71ns)   --->   "%icmp_ln42_229 = icmp_ne  i9 %trunc_ln42_72, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'icmp' 'icmp_ln42_229' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_404)   --->   "%tmp_8938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_55, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_8938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%or_ln42_171 = or i1 %tmp_8936, i1 %icmp_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%and_ln42_403 = and i1 %or_ln42_171, i1 %tmp_8937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'and' 'and_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%zext_ln42_55 = zext i1 %and_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_55 = add i16 %trunc_ln42_51, i16 %zext_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'add' 'add_ln42_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8939 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_55, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_8939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_404)   --->   "%xor_ln42_229 = xor i1 %tmp_8939, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_404 = and i1 %tmp_8938, i1 %xor_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'and' 'and_ln42_404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3509 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_55, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'tmp_3509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln42_230 = icmp_eq  i5 %tmp_3509, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'icmp' 'icmp_ln42_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3510 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_55, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'tmp_3510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln42_231 = icmp_eq  i6 %tmp_3510, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_232 = icmp_eq  i6 %tmp_3510, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_56 = sext i16 %weights_77_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_56 = mul i32 %conv_i_i, i32 %sext_ln73_56" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_56, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_8941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%trunc_ln42_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_56, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_8942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_56, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_8942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_8943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_56, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_8943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = trunc i32 %mul_ln73_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%icmp_ln42_233 = icmp_ne  i9 %trunc_ln42_73, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_233' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_411)   --->   "%tmp_8944 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_56, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_8944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%or_ln42_174 = or i1 %tmp_8942, i1 %icmp_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%and_ln42_410 = and i1 %or_ln42_174, i1 %tmp_8943" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%zext_ln42_56 = zext i1 %and_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_56 = add i16 %trunc_ln42_52, i16 %zext_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_8945 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_56, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_8945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_411)   --->   "%xor_ln42_233 = xor i1 %tmp_8945, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_411 = and i1 %tmp_8944, i1 %xor_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3511 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_56, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_3511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln42_234 = icmp_eq  i5 %tmp_3511, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3512 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_56, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_3512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_235 = icmp_eq  i6 %tmp_3512, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_236 = icmp_eq  i6 %tmp_3512, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.55ns)   --->   "%a_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 36, i16 %data_37_val_read, i6 37, i16 %data_38_val_read, i6 38, i16 %data_39_val_read, i6 39, i16 %data_40_val_read, i6 40, i16 %data_41_val_read, i6 41, i16 %data_42_val_read, i6 42, i16 %data_43_val_read, i16 0, i6 %idx_read"   --->   Operation 159 'sparsemux' 'a_7' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_7"   --->   Operation 160 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_57 = sext i16 %weights_78_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln73_57 = mul i32 %conv_i_i_1, i32 %sext_ln73_57" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'mul' 'mul_ln73_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8947 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_57, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_8947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%trunc_ln42_53 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_57, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_8948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_57, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_8948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_8949 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_57, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_8949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = trunc i32 %mul_ln73_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'trunc' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln42_237 = icmp_ne  i9 %trunc_ln42_74, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'icmp' 'icmp_ln42_237' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_418)   --->   "%tmp_8950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_57, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_8950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%or_ln42_177 = or i1 %tmp_8948, i1 %icmp_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%and_ln42_417 = and i1 %or_ln42_177, i1 %tmp_8949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%zext_ln42_57 = zext i1 %and_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_57 = add i16 %trunc_ln42_53, i16 %zext_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'add_ln42_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8951 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_57, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_8951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_418)   --->   "%xor_ln42_237 = xor i1 %tmp_8951, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'xor' 'xor_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_418 = and i1 %tmp_8950, i1 %xor_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3513 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_57, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_3513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_238 = icmp_eq  i5 %tmp_3513, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3514 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_57, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'tmp_3514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln42_239 = icmp_eq  i6 %tmp_3514, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'icmp' 'icmp_ln42_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln42_240 = icmp_eq  i6 %tmp_3514, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i16 %weights_79_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'sext' 'sext_ln73_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%mul_ln73_58 = mul i32 %conv_i_i_1, i32 %sext_ln73_58" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'mul' 'mul_ln73_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_8953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_58, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_8953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%trunc_ln42_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_58, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_8954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_58, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_8954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_8955 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_58, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_8955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = trunc i32 %mul_ln73_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'trunc' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.71ns)   --->   "%icmp_ln42_241 = icmp_ne  i9 %trunc_ln42_75, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'icmp' 'icmp_ln42_241' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_425)   --->   "%tmp_8956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_58, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_8956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%or_ln42_180 = or i1 %tmp_8954, i1 %icmp_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%and_ln42_424 = and i1 %or_ln42_180, i1 %tmp_8955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%zext_ln42_58 = zext i1 %and_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_58 = add i16 %trunc_ln42_54, i16 %zext_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'add' 'add_ln42_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_8957 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_58, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_8957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_425)   --->   "%xor_ln42_241 = xor i1 %tmp_8957, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_425 = and i1 %tmp_8956, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3515 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_58, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'tmp_3515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln42_242 = icmp_eq  i5 %tmp_3515, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'icmp' 'icmp_ln42_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3516 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_58, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'partselect' 'tmp_3516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln42_243 = icmp_eq  i6 %tmp_3516, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'icmp' 'icmp_ln42_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln42_244 = icmp_eq  i6 %tmp_3516, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'icmp' 'icmp_ln42_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i16 %weights_80_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'sext' 'sext_ln73_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln73_59 = mul i32 %conv_i_i_1, i32 %sext_ln73_59" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'mul' 'mul_ln73_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_8959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_59, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_8959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%trunc_ln42_55 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_59, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_8960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_59, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_8960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_8961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_59, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_8961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = trunc i32 %mul_ln73_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'trunc' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln42_245 = icmp_ne  i9 %trunc_ln42_76, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_245' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_432)   --->   "%tmp_8962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_59, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'bitselect' 'tmp_8962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%or_ln42_183 = or i1 %tmp_8960, i1 %icmp_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%and_ln42_431 = and i1 %or_ln42_183, i1 %tmp_8961" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'and' 'and_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%zext_ln42_59 = zext i1 %and_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_59 = add i16 %trunc_ln42_55, i16 %zext_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'add' 'add_ln42_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_8963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_59, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_8963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_432)   --->   "%xor_ln42_245 = xor i1 %tmp_8963, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_432 = and i1 %tmp_8962, i1 %xor_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3517 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_59, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'partselect' 'tmp_3517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_246 = icmp_eq  i5 %tmp_3517, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3518 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_59, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'tmp_3518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_247 = icmp_eq  i6 %tmp_3518, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln42_248 = icmp_eq  i6 %tmp_3518, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'icmp' 'icmp_ln42_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln73_60 = sext i16 %weights_81_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'sext' 'sext_ln73_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%mul_ln73_60 = mul i32 %conv_i_i_1, i32 %sext_ln73_60" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'mul' 'mul_ln73_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_8965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_60, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_8965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%trunc_ln42_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_60, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_8966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_60, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_8966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_8967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_60, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_8967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = trunc i32 %mul_ln73_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'trunc' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.71ns)   --->   "%icmp_ln42_249 = icmp_ne  i9 %trunc_ln42_77, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'icmp' 'icmp_ln42_249' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_439)   --->   "%tmp_8968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_60, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_8968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%or_ln42_186 = or i1 %tmp_8966, i1 %icmp_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%and_ln42_438 = and i1 %or_ln42_186, i1 %tmp_8967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%zext_ln42_60 = zext i1 %and_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_60 = add i16 %trunc_ln42_56, i16 %zext_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'add' 'add_ln42_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8969 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_60, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_8969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_439)   --->   "%xor_ln42_249 = xor i1 %tmp_8969, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_439 = and i1 %tmp_8968, i1 %xor_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3519 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_60, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'tmp_3519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln42_250 = icmp_eq  i5 %tmp_3519, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'icmp' 'icmp_ln42_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3520 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_60, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'partselect' 'tmp_3520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_251 = icmp_eq  i6 %tmp_3520, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln42_252 = icmp_eq  i6 %tmp_3520, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln73_61 = sext i16 %weights_82_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'sext' 'sext_ln73_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln73_61 = mul i32 %conv_i_i_1, i32 %sext_ln73_61" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'mul' 'mul_ln73_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_61, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_8971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%trunc_ln42_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_61, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_8972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_61, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_8972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_8973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_61, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'bitselect' 'tmp_8973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = trunc i32 %mul_ln73_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'trunc' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%icmp_ln42_253 = icmp_ne  i9 %trunc_ln42_78, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_253' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_446)   --->   "%tmp_8974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_61, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_8974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%or_ln42_189 = or i1 %tmp_8972, i1 %icmp_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%and_ln42_445 = and i1 %or_ln42_189, i1 %tmp_8973" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%zext_ln42_61 = zext i1 %and_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_61 = add i16 %trunc_ln42_57, i16 %zext_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'add' 'add_ln42_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_8975 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_61, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_8975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_446)   --->   "%xor_ln42_253 = xor i1 %tmp_8975, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_446 = and i1 %tmp_8974, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3521 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_61, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'tmp_3521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln42_254 = icmp_eq  i5 %tmp_3521, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'icmp' 'icmp_ln42_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_3522 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_61, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'partselect' 'tmp_3522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln42_255 = icmp_eq  i6 %tmp_3522, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'icmp' 'icmp_ln42_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_256 = icmp_eq  i6 %tmp_3522, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_62 = sext i16 %weights_83_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln73_62 = mul i32 %conv_i_i_1, i32 %sext_ln73_62" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_8977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_62, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_8977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%trunc_ln42_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_62, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_8978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_62, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_8978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_8979 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_62, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_8979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = trunc i32 %mul_ln73_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln42_257 = icmp_ne  i9 %trunc_ln42_79, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_257' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_453)   --->   "%tmp_8980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_62, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_8980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%or_ln42_192 = or i1 %tmp_8978, i1 %icmp_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%and_ln42_452 = and i1 %or_ln42_192, i1 %tmp_8979" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%zext_ln42_62 = zext i1 %and_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_62 = add i16 %trunc_ln42_58, i16 %zext_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_8981 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_62, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_8981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_453)   --->   "%xor_ln42_257 = xor i1 %tmp_8981, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_453 = and i1 %tmp_8980, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3523 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_62, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_3523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_258 = icmp_eq  i5 %tmp_3523, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3524 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_62, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_3524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_259 = icmp_eq  i6 %tmp_3524, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_260 = icmp_eq  i6 %tmp_3524, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.55ns)   --->   "%a_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 36, i16 %data_38_val_read, i6 37, i16 %data_39_val_read, i6 38, i16 %data_40_val_read, i6 39, i16 %data_41_val_read, i6 40, i16 %data_42_val_read, i6 41, i16 %data_43_val_read, i6 42, i16 %data_44_val_read, i16 0, i6 %idx_read"   --->   Operation 287 'sparsemux' 'a_8' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_8"   --->   Operation 288 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln73_63 = sext i16 %weights_84_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sext' 'sext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln73_63 = mul i32 %conv_i_i_2, i32 %sext_ln73_63" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_8983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_63, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_8983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%trunc_ln42_59 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_63, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_8984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_63, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_8984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_8985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_63, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_8985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = trunc i32 %mul_ln73_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln42_261 = icmp_ne  i9 %trunc_ln42_80, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_261' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_460)   --->   "%tmp_8986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_63, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_8986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%or_ln42_195 = or i1 %tmp_8984, i1 %icmp_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%and_ln42_459 = and i1 %or_ln42_195, i1 %tmp_8985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%zext_ln42_63 = zext i1 %and_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_63 = add i16 %trunc_ln42_59, i16 %zext_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln42_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_8987 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_63, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_8987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_460)   --->   "%xor_ln42_261 = xor i1 %tmp_8987, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_460 = and i1 %tmp_8986, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'and' 'and_ln42_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3525 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_63, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_3525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_262 = icmp_eq  i5 %tmp_3525, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3526 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_63, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_3526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln42_263 = icmp_eq  i6 %tmp_3526, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln42_264 = icmp_eq  i6 %tmp_3526, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_64 = sext i16 %weights_85_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_64 = mul i32 %conv_i_i_2, i32 %sext_ln73_64" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_8989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_64, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_8989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%trunc_ln42_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_64, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_8990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_64, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_8990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_8991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_64, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_8991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = trunc i32 %mul_ln73_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln42_265 = icmp_ne  i9 %trunc_ln42_81, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_265' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_467)   --->   "%tmp_8992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_64, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_8992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%or_ln42_198 = or i1 %tmp_8990, i1 %icmp_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%and_ln42_466 = and i1 %or_ln42_198, i1 %tmp_8991" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%zext_ln42_64 = zext i1 %and_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_64 = add i16 %trunc_ln42_60, i16 %zext_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_8993 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_64, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_8993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_467)   --->   "%xor_ln42_265 = xor i1 %tmp_8993, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_467 = and i1 %tmp_8992, i1 %xor_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_3527 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_64, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'partselect' 'tmp_3527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln42_266 = icmp_eq  i5 %tmp_3527, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'icmp' 'icmp_ln42_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_3528 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_64, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_3528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_267 = icmp_eq  i6 %tmp_3528, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln42_268 = icmp_eq  i6 %tmp_3528, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'icmp' 'icmp_ln42_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_65 = sext i16 %weights_86_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln73_65 = mul i32 %conv_i_i_2, i32 %sext_ln73_65" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'mul' 'mul_ln73_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_8995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_65, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_8995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%trunc_ln42_61 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_65, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_8996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_65, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_8996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_8997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_65, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_8997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = trunc i32 %mul_ln73_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'trunc' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.71ns)   --->   "%icmp_ln42_269 = icmp_ne  i9 %trunc_ln42_82, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'icmp' 'icmp_ln42_269' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_474)   --->   "%tmp_8998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_65, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_8998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%or_ln42_201 = or i1 %tmp_8996, i1 %icmp_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%and_ln42_473 = and i1 %or_ln42_201, i1 %tmp_8997" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%zext_ln42_65 = zext i1 %and_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_65 = add i16 %trunc_ln42_61, i16 %zext_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'add_ln42_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_8999 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_65, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_8999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_474)   --->   "%xor_ln42_269 = xor i1 %tmp_8999, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_474 = and i1 %tmp_8998, i1 %xor_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3529 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_65, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_3529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_270 = icmp_eq  i5 %tmp_3529, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_3530 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_65, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'partselect' 'tmp_3530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_271 = icmp_eq  i6 %tmp_3530, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln42_272 = icmp_eq  i6 %tmp_3530, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'icmp' 'icmp_ln42_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln73_66 = sext i16 %weights_87_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'sext' 'sext_ln73_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln73_66 = mul i32 %conv_i_i_2, i32 %sext_ln73_66" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'mul' 'mul_ln73_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_9001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_9001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%trunc_ln42_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_66, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_9002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_9002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_9003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_9003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = trunc i32 %mul_ln73_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'trunc' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.71ns)   --->   "%icmp_ln42_273 = icmp_ne  i9 %trunc_ln42_83, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'icmp' 'icmp_ln42_273' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_481)   --->   "%tmp_9004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'bitselect' 'tmp_9004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%or_ln42_204 = or i1 %tmp_9002, i1 %icmp_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%and_ln42_480 = and i1 %or_ln42_204, i1 %tmp_9003" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'and' 'and_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%zext_ln42_66 = zext i1 %and_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_66 = add i16 %trunc_ln42_62, i16 %zext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_9005 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_66, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'bitselect' 'tmp_9005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_481)   --->   "%xor_ln42_273 = xor i1 %tmp_9005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_481 = and i1 %tmp_9004, i1 %xor_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_3531 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_66, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_3531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_274 = icmp_eq  i5 %tmp_3531, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3532 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_66, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'tmp_3532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_275 = icmp_eq  i6 %tmp_3532, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_276 = icmp_eq  i6 %tmp_3532, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73_67 = sext i16 %weights_88_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln73_67 = mul i32 %conv_i_i_2, i32 %sext_ln73_67" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'mul' 'mul_ln73_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_9007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_9007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%trunc_ln42_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_67, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_9008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_9008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_9009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_9009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = trunc i32 %mul_ln73_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'trunc' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.71ns)   --->   "%icmp_ln42_277 = icmp_ne  i9 %trunc_ln42_84, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'icmp' 'icmp_ln42_277' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_488)   --->   "%tmp_9010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_9010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%or_ln42_207 = or i1 %tmp_9008, i1 %icmp_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%and_ln42_487 = and i1 %or_ln42_207, i1 %tmp_9009" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%zext_ln42_67 = zext i1 %and_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_67 = add i16 %trunc_ln42_63, i16 %zext_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_9011 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_67, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_9011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_488)   --->   "%xor_ln42_277 = xor i1 %tmp_9011, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_488 = and i1 %tmp_9010, i1 %xor_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3533 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_67, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'tmp_3533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln42_278 = icmp_eq  i5 %tmp_3533, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'icmp' 'icmp_ln42_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_3534 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_67, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'tmp_3534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln42_279 = icmp_eq  i6 %tmp_3534, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'icmp' 'icmp_ln42_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln42_280 = icmp_eq  i6 %tmp_3534, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'icmp' 'icmp_ln42_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln73_68 = sext i16 %weights_89_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln73_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln73_68 = mul i32 %conv_i_i_2, i32 %sext_ln73_68" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'mul' 'mul_ln73_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_9013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_9013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%trunc_ln42_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_68, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_9014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_9014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_9015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'bitselect' 'tmp_9015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = trunc i32 %mul_ln73_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'trunc' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln42_281 = icmp_ne  i9 %trunc_ln42_85, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_281' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_495)   --->   "%tmp_9016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_9016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%or_ln42_210 = or i1 %tmp_9014, i1 %icmp_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'or' 'or_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%and_ln42_494 = and i1 %or_ln42_210, i1 %tmp_9015" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'and' 'and_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%zext_ln42_68 = zext i1 %and_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_68 = add i16 %trunc_ln42_64, i16 %zext_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_9017 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_68, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_9017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_495)   --->   "%xor_ln42_281 = xor i1 %tmp_9017, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'xor' 'xor_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_495 = and i1 %tmp_9016, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'and' 'and_ln42_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3535 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_68, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'tmp_3535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln42_282 = icmp_eq  i5 %tmp_3535, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'icmp' 'icmp_ln42_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_3536 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_68, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'tmp_3536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_283 = icmp_eq  i6 %tmp_3536, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_284 = icmp_eq  i6 %tmp_3536, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 415 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 416 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%select_ln42 = select i1 %and_ln42_376, i1 %icmp_ln42_215, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%tmp_8916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'bitselect' 'tmp_8916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_285 = xor i1 %tmp_8916, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'xor' 'xor_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%and_ln42_377 = and i1 %icmp_ln42_214, i1 %xor_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%select_ln42_214 = select i1 %and_ln42_376, i1 %and_ln42_377, i1 %icmp_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'select' 'select_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%and_ln42_378 = and i1 %and_ln42_376, i1 %icmp_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%xor_ln42_214 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%or_ln42_160 = or i1 %tmp_8915, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%xor_ln42_215 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_379 = and i1 %or_ln42_160, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'and' 'and_ln42_379' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_380 = and i1 %tmp_8915, i1 %select_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%or_ln42_213 = or i1 %and_ln42_378, i1 %and_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'or' 'or_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%xor_ln42_216 = xor i1 %or_ln42_213, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%and_ln42_381 = and i1 %tmp, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_216)   --->   "%select_ln42_215 = select i1 %and_ln42_379, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_161 = or i1 %and_ln42_379, i1 %and_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_216 = select i1 %or_ln42_161, i16 %select_ln42_215, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'select' 'select_ln42_216' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%select_ln42_217 = select i1 %and_ln42_383, i1 %icmp_ln42_219, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%tmp_8922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_8922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_286 = xor i1 %tmp_8922, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%and_ln42_384 = and i1 %icmp_ln42_218, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%select_ln42_218 = select i1 %and_ln42_383, i1 %and_ln42_384, i1 %icmp_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%and_ln42_385 = and i1 %and_ln42_383, i1 %icmp_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%xor_ln42_218 = xor i1 %select_ln42_217, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%or_ln42_163 = or i1 %tmp_8921, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%xor_ln42_219 = xor i1 %tmp_8917, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_386 = and i1 %or_ln42_163, i1 %xor_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'and' 'and_ln42_386' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_387 = and i1 %tmp_8921, i1 %select_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_387' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%or_ln42_214 = or i1 %and_ln42_385, i1 %and_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%xor_ln42_220 = xor i1 %or_ln42_214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%and_ln42_388 = and i1 %tmp_8917, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_220)   --->   "%select_ln42_219 = select i1 %and_ln42_386, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_164 = or i1 %and_ln42_386, i1 %and_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_220 = select i1 %or_ln42_164, i16 %select_ln42_219, i16 %add_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'select' 'select_ln42_220' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%select_ln42_221 = select i1 %and_ln42_390, i1 %icmp_ln42_223, i1 %icmp_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%tmp_8928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_53, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_8928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%xor_ln42_287 = xor i1 %tmp_8928, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%and_ln42_391 = and i1 %icmp_ln42_222, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%select_ln42_222 = select i1 %and_ln42_390, i1 %and_ln42_391, i1 %icmp_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'select' 'select_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%and_ln42_392 = and i1 %and_ln42_390, i1 %icmp_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%xor_ln42_222 = xor i1 %select_ln42_221, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%or_ln42_166 = or i1 %tmp_8927, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%xor_ln42_223 = xor i1 %tmp_8923, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_393 = and i1 %or_ln42_166, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_393' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_394 = and i1 %tmp_8927, i1 %select_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_394' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%or_ln42_215 = or i1 %and_ln42_392, i1 %and_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%xor_ln42_224 = xor i1 %or_ln42_215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%and_ln42_395 = and i1 %tmp_8923, i1 %xor_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_224)   --->   "%select_ln42_223 = select i1 %and_ln42_393, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_167 = or i1 %and_ln42_393, i1 %and_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'or' 'or_ln42_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_224 = select i1 %or_ln42_167, i16 %select_ln42_223, i16 %add_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_224' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%select_ln42_225 = select i1 %and_ln42_397, i1 %icmp_ln42_227, i1 %icmp_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%tmp_8934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_54, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_8934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%xor_ln42_288 = xor i1 %tmp_8934, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%and_ln42_398 = and i1 %icmp_ln42_226, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%select_ln42_226 = select i1 %and_ln42_397, i1 %and_ln42_398, i1 %icmp_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%and_ln42_399 = and i1 %and_ln42_397, i1 %icmp_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'and' 'and_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%xor_ln42_226 = xor i1 %select_ln42_225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%or_ln42_169 = or i1 %tmp_8933, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%xor_ln42_227 = xor i1 %tmp_8929, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_400 = and i1 %or_ln42_169, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_400' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_401 = and i1 %tmp_8933, i1 %select_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_401' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%or_ln42_216 = or i1 %and_ln42_399, i1 %and_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'or' 'or_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%xor_ln42_228 = xor i1 %or_ln42_216, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%and_ln42_402 = and i1 %tmp_8929, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_228)   --->   "%select_ln42_227 = select i1 %and_ln42_400, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_170 = or i1 %and_ln42_400, i1 %and_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'or' 'or_ln42_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_228 = select i1 %or_ln42_170, i16 %select_ln42_227, i16 %add_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_228' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%select_ln42_229 = select i1 %and_ln42_404, i1 %icmp_ln42_231, i1 %icmp_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%tmp_8940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_55, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_8940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%xor_ln42_289 = xor i1 %tmp_8940, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%and_ln42_405 = and i1 %icmp_ln42_230, i1 %xor_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%select_ln42_230 = select i1 %and_ln42_404, i1 %and_ln42_405, i1 %icmp_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%and_ln42_406 = and i1 %and_ln42_404, i1 %icmp_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%xor_ln42_230 = xor i1 %select_ln42_229, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%or_ln42_172 = or i1 %tmp_8939, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%xor_ln42_231 = xor i1 %tmp_8935, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_407 = and i1 %or_ln42_172, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_407' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_408 = and i1 %tmp_8939, i1 %select_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_408' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%or_ln42_217 = or i1 %and_ln42_406, i1 %and_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%xor_ln42_232 = xor i1 %or_ln42_217, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%and_ln42_409 = and i1 %tmp_8935, i1 %xor_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_232)   --->   "%select_ln42_231 = select i1 %and_ln42_407, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_173 = or i1 %and_ln42_407, i1 %and_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_232 = select i1 %or_ln42_173, i16 %select_ln42_231, i16 %add_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_232' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%select_ln42_233 = select i1 %and_ln42_411, i1 %icmp_ln42_235, i1 %icmp_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%tmp_8946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_56, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_8946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%xor_ln42_290 = xor i1 %tmp_8946, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%and_ln42_412 = and i1 %icmp_ln42_234, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%select_ln42_234 = select i1 %and_ln42_411, i1 %and_ln42_412, i1 %icmp_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%and_ln42_413 = and i1 %and_ln42_411, i1 %icmp_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%xor_ln42_234 = xor i1 %select_ln42_233, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%or_ln42_175 = or i1 %tmp_8945, i1 %xor_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'or' 'or_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%xor_ln42_235 = xor i1 %tmp_8941, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_414 = and i1 %or_ln42_175, i1 %xor_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_414' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_415 = and i1 %tmp_8945, i1 %select_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'and' 'and_ln42_415' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%or_ln42_218 = or i1 %and_ln42_413, i1 %and_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%xor_ln42_236 = xor i1 %or_ln42_218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%and_ln42_416 = and i1 %tmp_8941, i1 %xor_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_236)   --->   "%select_ln42_235 = select i1 %and_ln42_414, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'select' 'select_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_176 = or i1 %and_ln42_414, i1 %and_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_236 = select i1 %or_ln42_176, i16 %select_ln42_235, i16 %add_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_236' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%select_ln42_237 = select i1 %and_ln42_418, i1 %icmp_ln42_239, i1 %icmp_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%tmp_8952 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_57, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_8952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%xor_ln42_291 = xor i1 %tmp_8952, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%and_ln42_419 = and i1 %icmp_ln42_238, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'and' 'and_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%select_ln42_238 = select i1 %and_ln42_418, i1 %and_ln42_419, i1 %icmp_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'select' 'select_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%and_ln42_420 = and i1 %and_ln42_418, i1 %icmp_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'and' 'and_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%xor_ln42_238 = xor i1 %select_ln42_237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'xor' 'xor_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%or_ln42_178 = or i1 %tmp_8951, i1 %xor_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'or' 'or_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%xor_ln42_239 = xor i1 %tmp_8947, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_421 = and i1 %or_ln42_178, i1 %xor_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_421' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_422 = and i1 %tmp_8951, i1 %select_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_422' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%or_ln42_219 = or i1 %and_ln42_420, i1 %and_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'or' 'or_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%xor_ln42_240 = xor i1 %or_ln42_219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%and_ln42_423 = and i1 %tmp_8947, i1 %xor_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'and' 'and_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_240)   --->   "%select_ln42_239 = select i1 %and_ln42_421, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'select' 'select_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_179 = or i1 %and_ln42_421, i1 %and_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'or' 'or_ln42_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_240 = select i1 %or_ln42_179, i16 %select_ln42_239, i16 %add_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_240' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%select_ln42_241 = select i1 %and_ln42_425, i1 %icmp_ln42_243, i1 %icmp_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'select' 'select_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%tmp_8958 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_58, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_8958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%xor_ln42_292 = xor i1 %tmp_8958, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%and_ln42_426 = and i1 %icmp_ln42_242, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%select_ln42_242 = select i1 %and_ln42_425, i1 %and_ln42_426, i1 %icmp_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%and_ln42_427 = and i1 %and_ln42_425, i1 %icmp_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%xor_ln42_242 = xor i1 %select_ln42_241, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%or_ln42_181 = or i1 %tmp_8957, i1 %xor_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%xor_ln42_243 = xor i1 %tmp_8953, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_428 = and i1 %or_ln42_181, i1 %xor_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_428' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_429 = and i1 %tmp_8957, i1 %select_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_429' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%or_ln42_220 = or i1 %and_ln42_427, i1 %and_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'or' 'or_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%xor_ln42_244 = xor i1 %or_ln42_220, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'xor' 'xor_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%and_ln42_430 = and i1 %tmp_8953, i1 %xor_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_244)   --->   "%select_ln42_243 = select i1 %and_ln42_428, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'select' 'select_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_182 = or i1 %and_ln42_428, i1 %and_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_244 = select i1 %or_ln42_182, i16 %select_ln42_243, i16 %add_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_244' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%select_ln42_245 = select i1 %and_ln42_432, i1 %icmp_ln42_247, i1 %icmp_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%tmp_8964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_59, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_8964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%xor_ln42_293 = xor i1 %tmp_8964, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%and_ln42_433 = and i1 %icmp_ln42_246, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%select_ln42_246 = select i1 %and_ln42_432, i1 %and_ln42_433, i1 %icmp_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'select' 'select_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%and_ln42_434 = and i1 %and_ln42_432, i1 %icmp_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%xor_ln42_246 = xor i1 %select_ln42_245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'xor' 'xor_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%or_ln42_184 = or i1 %tmp_8963, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%xor_ln42_247 = xor i1 %tmp_8959, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_435 = and i1 %or_ln42_184, i1 %xor_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_435' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_436 = and i1 %tmp_8963, i1 %select_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'and' 'and_ln42_436' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%or_ln42_221 = or i1 %and_ln42_434, i1 %and_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'or' 'or_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%xor_ln42_248 = xor i1 %or_ln42_221, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%and_ln42_437 = and i1 %tmp_8959, i1 %xor_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_248)   --->   "%select_ln42_247 = select i1 %and_ln42_435, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_185 = or i1 %and_ln42_435, i1 %and_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'or' 'or_ln42_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_248 = select i1 %or_ln42_185, i16 %select_ln42_247, i16 %add_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'select' 'select_ln42_248' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%select_ln42_249 = select i1 %and_ln42_439, i1 %icmp_ln42_251, i1 %icmp_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'select' 'select_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%tmp_8970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_60, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_8970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%xor_ln42_294 = xor i1 %tmp_8970, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%and_ln42_440 = and i1 %icmp_ln42_250, i1 %xor_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%select_ln42_250 = select i1 %and_ln42_439, i1 %and_ln42_440, i1 %icmp_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'select' 'select_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_441 = and i1 %and_ln42_439, i1 %icmp_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%xor_ln42_250 = xor i1 %select_ln42_249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'xor' 'xor_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%or_ln42_187 = or i1 %tmp_8969, i1 %xor_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%xor_ln42_251 = xor i1 %tmp_8965, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_442 = and i1 %or_ln42_187, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_442' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_443 = and i1 %tmp_8969, i1 %select_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'and' 'and_ln42_443' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%or_ln42_222 = or i1 %and_ln42_441, i1 %and_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%xor_ln42_252 = xor i1 %or_ln42_222, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'xor' 'xor_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_444 = and i1 %tmp_8965, i1 %xor_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_252)   --->   "%select_ln42_251 = select i1 %and_ln42_442, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'select' 'select_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_188 = or i1 %and_ln42_442, i1 %and_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_252 = select i1 %or_ln42_188, i16 %select_ln42_251, i16 %add_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_252' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%select_ln42_253 = select i1 %and_ln42_446, i1 %icmp_ln42_255, i1 %icmp_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%tmp_8976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_61, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'bitselect' 'tmp_8976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%xor_ln42_295 = xor i1 %tmp_8976, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%and_ln42_447 = and i1 %icmp_ln42_254, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%select_ln42_254 = select i1 %and_ln42_446, i1 %and_ln42_447, i1 %icmp_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'select' 'select_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%and_ln42_448 = and i1 %and_ln42_446, i1 %icmp_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%xor_ln42_254 = xor i1 %select_ln42_253, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%or_ln42_190 = or i1 %tmp_8975, i1 %xor_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%xor_ln42_255 = xor i1 %tmp_8971, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_449 = and i1 %or_ln42_190, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'and' 'and_ln42_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_450 = and i1 %tmp_8975, i1 %select_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_450' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%or_ln42_223 = or i1 %and_ln42_448, i1 %and_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%xor_ln42_256 = xor i1 %or_ln42_223, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_191)   --->   "%and_ln42_451 = and i1 %tmp_8971, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_256)   --->   "%select_ln42_255 = select i1 %and_ln42_449, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_191 = or i1 %and_ln42_449, i1 %and_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_256 = select i1 %or_ln42_191, i16 %select_ln42_255, i16 %add_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_256' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%select_ln42_257 = select i1 %and_ln42_453, i1 %icmp_ln42_259, i1 %icmp_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%tmp_8982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_62, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_8982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%xor_ln42_296 = xor i1 %tmp_8982, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%and_ln42_454 = and i1 %icmp_ln42_258, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%select_ln42_258 = select i1 %and_ln42_453, i1 %and_ln42_454, i1 %icmp_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%and_ln42_455 = and i1 %and_ln42_453, i1 %icmp_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'and' 'and_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%xor_ln42_258 = xor i1 %select_ln42_257, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'xor' 'xor_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%or_ln42_193 = or i1 %tmp_8981, i1 %xor_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%xor_ln42_259 = xor i1 %tmp_8977, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_456 = and i1 %or_ln42_193, i1 %xor_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_456' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_457 = and i1 %tmp_8981, i1 %select_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_457' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%or_ln42_224 = or i1 %and_ln42_455, i1 %and_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%xor_ln42_260 = xor i1 %or_ln42_224, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'xor' 'xor_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_194)   --->   "%and_ln42_458 = and i1 %tmp_8977, i1 %xor_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'and' 'and_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_260)   --->   "%select_ln42_259 = select i1 %and_ln42_456, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'select' 'select_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_194 = or i1 %and_ln42_456, i1 %and_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_260 = select i1 %or_ln42_194, i16 %select_ln42_259, i16 %add_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_260' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%select_ln42_261 = select i1 %and_ln42_460, i1 %icmp_ln42_263, i1 %icmp_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%tmp_8988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_63, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_8988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%xor_ln42_297 = xor i1 %tmp_8988, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%and_ln42_461 = and i1 %icmp_ln42_262, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%select_ln42_262 = select i1 %and_ln42_460, i1 %and_ln42_461, i1 %icmp_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%and_ln42_462 = and i1 %and_ln42_460, i1 %icmp_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%xor_ln42_262 = xor i1 %select_ln42_261, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%or_ln42_196 = or i1 %tmp_8987, i1 %xor_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%xor_ln42_263 = xor i1 %tmp_8983, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_463 = and i1 %or_ln42_196, i1 %xor_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_463' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_464 = and i1 %tmp_8987, i1 %select_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_464' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%or_ln42_225 = or i1 %and_ln42_462, i1 %and_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%xor_ln42_264 = xor i1 %or_ln42_225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_197)   --->   "%and_ln42_465 = and i1 %tmp_8983, i1 %xor_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_264)   --->   "%select_ln42_263 = select i1 %and_ln42_463, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_197 = or i1 %and_ln42_463, i1 %and_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_264 = select i1 %or_ln42_197, i16 %select_ln42_263, i16 %add_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_264' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%select_ln42_265 = select i1 %and_ln42_467, i1 %icmp_ln42_267, i1 %icmp_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%tmp_8994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_64, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_8994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%xor_ln42_298 = xor i1 %tmp_8994, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%and_ln42_468 = and i1 %icmp_ln42_266, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%select_ln42_266 = select i1 %and_ln42_467, i1 %and_ln42_468, i1 %icmp_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'select' 'select_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%and_ln42_469 = and i1 %and_ln42_467, i1 %icmp_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'and' 'and_ln42_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%xor_ln42_266 = xor i1 %select_ln42_265, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'xor' 'xor_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%or_ln42_199 = or i1 %tmp_8993, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'or' 'or_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%xor_ln42_267 = xor i1 %tmp_8989, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'xor' 'xor_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_470 = and i1 %or_ln42_199, i1 %xor_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'and' 'and_ln42_470' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_471 = and i1 %tmp_8993, i1 %select_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_471' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%or_ln42_226 = or i1 %and_ln42_469, i1 %and_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'or' 'or_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%xor_ln42_268 = xor i1 %or_ln42_226, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'xor' 'xor_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%and_ln42_472 = and i1 %tmp_8989, i1 %xor_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'and' 'and_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_268)   --->   "%select_ln42_267 = select i1 %and_ln42_470, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_200 = or i1 %and_ln42_470, i1 %and_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'or' 'or_ln42_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_268 = select i1 %or_ln42_200, i16 %select_ln42_267, i16 %add_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'select' 'select_ln42_268' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%select_ln42_269 = select i1 %and_ln42_474, i1 %icmp_ln42_271, i1 %icmp_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%tmp_9000 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_65, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_9000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%xor_ln42_299 = xor i1 %tmp_9000, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%and_ln42_475 = and i1 %icmp_ln42_270, i1 %xor_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%select_ln42_270 = select i1 %and_ln42_474, i1 %and_ln42_475, i1 %icmp_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%and_ln42_476 = and i1 %and_ln42_474, i1 %icmp_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%xor_ln42_270 = xor i1 %select_ln42_269, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%or_ln42_202 = or i1 %tmp_8999, i1 %xor_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%xor_ln42_271 = xor i1 %tmp_8995, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_477 = and i1 %or_ln42_202, i1 %xor_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_477' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_478 = and i1 %tmp_8999, i1 %select_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_478' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%or_ln42_227 = or i1 %and_ln42_476, i1 %and_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%xor_ln42_272 = xor i1 %or_ln42_227, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_203)   --->   "%and_ln42_479 = and i1 %tmp_8995, i1 %xor_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_272)   --->   "%select_ln42_271 = select i1 %and_ln42_477, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_203 = or i1 %and_ln42_477, i1 %and_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_272 = select i1 %or_ln42_203, i16 %select_ln42_271, i16 %add_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_272' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%select_ln42_273 = select i1 %and_ln42_481, i1 %icmp_ln42_275, i1 %icmp_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%tmp_9006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'bitselect' 'tmp_9006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%xor_ln42_300 = xor i1 %tmp_9006, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%and_ln42_482 = and i1 %icmp_ln42_274, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%select_ln42_274 = select i1 %and_ln42_481, i1 %and_ln42_482, i1 %icmp_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'select' 'select_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%and_ln42_483 = and i1 %and_ln42_481, i1 %icmp_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'and' 'and_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%xor_ln42_274 = xor i1 %select_ln42_273, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'xor' 'xor_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%or_ln42_205 = or i1 %tmp_9005, i1 %xor_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'or' 'or_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%xor_ln42_275 = xor i1 %tmp_9001, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'xor' 'xor_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_484 = and i1 %or_ln42_205, i1 %xor_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'and' 'and_ln42_484' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_485 = and i1 %tmp_9005, i1 %select_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_485' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%or_ln42_228 = or i1 %and_ln42_483, i1 %and_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%xor_ln42_276 = xor i1 %or_ln42_228, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'xor' 'xor_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_206)   --->   "%and_ln42_486 = and i1 %tmp_9001, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'and' 'and_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_276)   --->   "%select_ln42_275 = select i1 %and_ln42_484, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'select' 'select_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_206 = or i1 %and_ln42_484, i1 %and_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'or' 'or_ln42_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_276 = select i1 %or_ln42_206, i16 %select_ln42_275, i16 %add_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'select' 'select_ln42_276' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%select_ln42_277 = select i1 %and_ln42_488, i1 %icmp_ln42_279, i1 %icmp_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'select' 'select_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%tmp_9012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_9012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%xor_ln42_301 = xor i1 %tmp_9012, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%and_ln42_489 = and i1 %icmp_ln42_278, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%select_ln42_278 = select i1 %and_ln42_488, i1 %and_ln42_489, i1 %icmp_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%and_ln42_490 = and i1 %and_ln42_488, i1 %icmp_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'and' 'and_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%xor_ln42_278 = xor i1 %select_ln42_277, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%or_ln42_208 = or i1 %tmp_9011, i1 %xor_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%xor_ln42_279 = xor i1 %tmp_9007, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'xor' 'xor_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_491 = and i1 %or_ln42_208, i1 %xor_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_492 = and i1 %tmp_9011, i1 %select_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_492' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%or_ln42_229 = or i1 %and_ln42_490, i1 %and_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%xor_ln42_280 = xor i1 %or_ln42_229, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_209)   --->   "%and_ln42_493 = and i1 %tmp_9007, i1 %xor_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_280)   --->   "%select_ln42_279 = select i1 %and_ln42_491, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'select_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_209 = or i1 %and_ln42_491, i1 %and_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_280 = select i1 %or_ln42_209, i16 %select_ln42_279, i16 %add_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'select' 'select_ln42_280' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%select_ln42_281 = select i1 %and_ln42_495, i1 %icmp_ln42_283, i1 %icmp_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'select' 'select_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%tmp_9018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_9018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%xor_ln42_302 = xor i1 %tmp_9018, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%and_ln42_496 = and i1 %icmp_ln42_282, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'and' 'and_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%select_ln42_282 = select i1 %and_ln42_495, i1 %and_ln42_496, i1 %icmp_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'select' 'select_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%and_ln42_497 = and i1 %and_ln42_495, i1 %icmp_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%xor_ln42_282 = xor i1 %select_ln42_281, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'xor' 'xor_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%or_ln42_211 = or i1 %tmp_9017, i1 %xor_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%xor_ln42_283 = xor i1 %tmp_9013, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'xor' 'xor_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_498 = and i1 %or_ln42_211, i1 %xor_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'and' 'and_ln42_498' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_499 = and i1 %tmp_9017, i1 %select_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'and' 'and_ln42_499' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%or_ln42_230 = or i1 %and_ln42_497, i1 %and_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'or' 'or_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%xor_ln42_284 = xor i1 %or_ln42_230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%and_ln42_500 = and i1 %tmp_9013, i1 %xor_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_284)   --->   "%select_ln42_283 = select i1 %and_ln42_498, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_212 = or i1 %and_ln42_498, i1 %and_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'or' 'or_ln42_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_284 = select i1 %or_ln42_212, i16 %select_ln42_283, i16 %add_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'select' 'select_ln42_284' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i16 %select_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%add_ln58_48 = add i16 %select_ln42_240, i16 %select_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_70, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_9019 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'bitselect' 'tmp_9019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_9020 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_48, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'bitselect' 'tmp_9020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58 = xor i1 %tmp_9019, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%and_ln58 = and i1 %tmp_9020, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_142 = xor i1 %tmp_9020, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%and_ln58_70 = and i1 %tmp_9019, i1 %xor_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns)   --->   "%xor_ln58_143 = xor i1 %tmp_9019, i1 %tmp_9020" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_144 = xor i1 %xor_ln58_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%select_ln58 = select i1 %xor_ln58_143, i16 32767, i16 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_106 = select i1 %and_ln58_70, i16 32768, i16 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'select' 'select_ln58_106' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_107' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i16 %select_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i16 %select_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.78ns)   --->   "%add_ln58_49 = add i16 %select_ln42_244, i16 %select_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.78ns)   --->   "%add_ln58_34 = add i17 %sext_ln58_72, i17 %sext_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_9021 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_34, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'bitselect' 'tmp_9021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_9022 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_49, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'bitselect' 'tmp_9022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_145 = xor i1 %tmp_9021, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'xor' 'xor_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%and_ln58_71 = and i1 %tmp_9022, i1 %xor_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'and' 'and_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%xor_ln58_146 = xor i1 %tmp_9022, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%and_ln58_72 = and i1 %tmp_9021, i1 %xor_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln58_147 = xor i1 %tmp_9021, i1 %tmp_9022" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_148 = xor i1 %xor_ln58_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%or_ln58_34 = or i1 %and_ln58_71, i1 %xor_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%select_ln58_108 = select i1 %xor_ln58_147, i16 32767, i16 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'select' 'select_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_109 = select i1 %and_ln58_72, i16 32768, i16 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'select' 'select_ln58_109' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %or_ln58_34, i16 %select_ln58_108, i16 %select_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_110' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i16 %select_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i16 %select_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns)   --->   "%add_ln58_50 = add i16 %select_ln42_248, i16 %select_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.78ns)   --->   "%add_ln58_35 = add i17 %sext_ln58_74, i17 %sext_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_9023 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_35, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'bitselect' 'tmp_9023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_9024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_50, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'bitselect' 'tmp_9024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_149 = xor i1 %tmp_9023, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'xor' 'xor_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%and_ln58_73 = and i1 %tmp_9024, i1 %xor_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'and' 'and_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%xor_ln58_150 = xor i1 %tmp_9024, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%and_ln58_74 = and i1 %tmp_9023, i1 %xor_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln58_151 = xor i1 %tmp_9023, i1 %tmp_9024" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_152 = xor i1 %xor_ln58_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%or_ln58_35 = or i1 %and_ln58_73, i1 %xor_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%select_ln58_111 = select i1 %xor_ln58_151, i16 32767, i16 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_112 = select i1 %and_ln58_74, i16 32768, i16 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_113 = select i1 %or_ln58_35, i16 %select_ln58_111, i16 %select_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i16 %select_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i16 %select_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.78ns)   --->   "%add_ln58_51 = add i16 %select_ln42_252, i16 %select_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.78ns)   --->   "%add_ln58_36 = add i17 %sext_ln58_76, i17 %sext_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_9025 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_36, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'bitselect' 'tmp_9025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_9026 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_51, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'bitselect' 'tmp_9026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_153 = xor i1 %tmp_9025, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'xor' 'xor_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%and_ln58_75 = and i1 %tmp_9026, i1 %xor_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'and' 'and_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%xor_ln58_154 = xor i1 %tmp_9026, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'xor' 'xor_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%and_ln58_76 = and i1 %tmp_9025, i1 %xor_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'and' 'and_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln58_155 = xor i1 %tmp_9025, i1 %tmp_9026" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'xor' 'xor_ln58_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_156 = xor i1 %xor_ln58_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%or_ln58_36 = or i1 %and_ln58_75, i1 %xor_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%select_ln58_114 = select i1 %xor_ln58_155, i16 32767, i16 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'select' 'select_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_115 = select i1 %and_ln58_76, i16 32768, i16 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'select' 'select_ln58_115' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %or_ln58_36, i16 %select_ln58_114, i16 %select_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'select' 'select_ln58_116' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_77 = sext i16 %select_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i16 %select_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.78ns)   --->   "%add_ln58_52 = add i16 %select_ln42_256, i16 %select_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln58_37 = add i17 %sext_ln58_78, i17 %sext_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_9027 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_37, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_9027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_9028 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_52, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_9028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_157 = xor i1 %tmp_9027, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'xor' 'xor_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%and_ln58_77 = and i1 %tmp_9028, i1 %xor_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'and' 'and_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_118)   --->   "%xor_ln58_158 = xor i1 %tmp_9028, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'xor' 'xor_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_118)   --->   "%and_ln58_78 = and i1 %tmp_9027, i1 %xor_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'and' 'and_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.12ns)   --->   "%xor_ln58_159 = xor i1 %tmp_9027, i1 %tmp_9028" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'xor' 'xor_ln58_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_160 = xor i1 %xor_ln58_159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%or_ln58_37 = or i1 %and_ln58_77, i1 %xor_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'or' 'or_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%select_ln58_117 = select i1 %xor_ln58_159, i16 32767, i16 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'select' 'select_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_118 = select i1 %and_ln58_78, i16 32768, i16 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'select' 'select_ln58_118' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_119 = select i1 %or_ln58_37, i16 %select_ln58_117, i16 %select_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'select' 'select_ln58_119' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i16 %select_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'sext' 'sext_ln58_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i16 %select_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'sext' 'sext_ln58_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_53 = add i16 %select_ln42_260, i16 %select_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.78ns)   --->   "%add_ln58_38 = add i17 %sext_ln58_80, i17 %sext_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_9029 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_38, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'bitselect' 'tmp_9029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_9030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_53, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'bitselect' 'tmp_9030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_161 = xor i1 %tmp_9029, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%and_ln58_79 = and i1 %tmp_9030, i1 %xor_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_121)   --->   "%xor_ln58_162 = xor i1 %tmp_9030, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_121)   --->   "%and_ln58_80 = and i1 %tmp_9029, i1 %xor_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'and' 'and_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.12ns)   --->   "%xor_ln58_163 = xor i1 %tmp_9029, i1 %tmp_9030" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_164 = xor i1 %xor_ln58_163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%or_ln58_38 = or i1 %and_ln58_79, i1 %xor_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'or' 'or_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%select_ln58_120 = select i1 %xor_ln58_163, i16 32767, i16 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_121 = select i1 %and_ln58_80, i16 32768, i16 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'select' 'select_ln58_121' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_122 = select i1 %or_ln58_38, i16 %select_ln58_120, i16 %select_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'select' 'select_ln58_122' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln58_81 = sext i16 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'sext' 'sext_ln58_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln58_82 = sext i16 %select_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'sext' 'sext_ln58_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln58_54 = add i16 %select_ln42_264, i16 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.78ns)   --->   "%add_ln58_39 = add i17 %sext_ln58_82, i17 %sext_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_9031 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_39, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'bitselect' 'tmp_9031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_9032 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_54, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'bitselect' 'tmp_9032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_165 = xor i1 %tmp_9031, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'xor' 'xor_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%and_ln58_81 = and i1 %tmp_9032, i1 %xor_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'and' 'and_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_124)   --->   "%xor_ln58_166 = xor i1 %tmp_9032, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_124)   --->   "%and_ln58_82 = and i1 %tmp_9031, i1 %xor_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln58_167 = xor i1 %tmp_9031, i1 %tmp_9032" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_168 = xor i1 %xor_ln58_167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%or_ln58_39 = or i1 %and_ln58_81, i1 %xor_ln58_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'or' 'or_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%select_ln58_123 = select i1 %xor_ln58_167, i16 32767, i16 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'select' 'select_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_124 = select i1 %and_ln58_82, i16 32768, i16 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'select' 'select_ln58_124' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_125 = select i1 %or_ln58_39, i16 %select_ln58_123, i16 %select_ln58_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_125' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i16 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'sext' 'sext_ln58_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i16 %select_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'sext' 'sext_ln58_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.78ns)   --->   "%add_ln58_55 = add i16 %select_ln42_268, i16 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln58_40 = add i17 %sext_ln58_84, i17 %sext_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_9033 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_40, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'bitselect' 'tmp_9033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_9034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_55, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'bitselect' 'tmp_9034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_169 = xor i1 %tmp_9033, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%and_ln58_83 = and i1 %tmp_9034, i1 %xor_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'and' 'and_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_127)   --->   "%xor_ln58_170 = xor i1 %tmp_9034, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'xor' 'xor_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_127)   --->   "%and_ln58_84 = and i1 %tmp_9033, i1 %xor_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'and' 'and_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln58_171 = xor i1 %tmp_9033, i1 %tmp_9034" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'xor' 'xor_ln58_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_172 = xor i1 %xor_ln58_171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%or_ln58_40 = or i1 %and_ln58_83, i1 %xor_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'or' 'or_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%select_ln58_126 = select i1 %xor_ln58_171, i16 32767, i16 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'select' 'select_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_127 = select i1 %and_ln58_84, i16 32768, i16 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'select' 'select_ln58_127' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_128 = select i1 %or_ln58_40, i16 %select_ln58_126, i16 %select_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'select' 'select_ln58_128' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln58_85 = sext i16 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'sext' 'sext_ln58_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i16 %select_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'sext' 'sext_ln58_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln58_56 = add i16 %select_ln42_272, i16 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln58_41 = add i17 %sext_ln58_86, i17 %sext_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_9035 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_41, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'bitselect' 'tmp_9035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_9036 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_56, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'bitselect' 'tmp_9036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_173 = xor i1 %tmp_9035, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'xor' 'xor_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%and_ln58_85 = and i1 %tmp_9036, i1 %xor_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'and' 'and_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_130)   --->   "%xor_ln58_174 = xor i1 %tmp_9036, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'xor' 'xor_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_130)   --->   "%and_ln58_86 = and i1 %tmp_9035, i1 %xor_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'and' 'and_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.12ns)   --->   "%xor_ln58_175 = xor i1 %tmp_9035, i1 %tmp_9036" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'xor' 'xor_ln58_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_176 = xor i1 %xor_ln58_175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%or_ln58_41 = or i1 %and_ln58_85, i1 %xor_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'or' 'or_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%select_ln58_129 = select i1 %xor_ln58_175, i16 32767, i16 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'select' 'select_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_130 = select i1 %and_ln58_86, i16 32768, i16 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'select' 'select_ln58_130' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_131 = select i1 %or_ln58_41, i16 %select_ln58_129, i16 %select_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'select' 'select_ln58_131' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln58_87 = sext i16 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i16 %select_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'sext' 'sext_ln58_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.78ns)   --->   "%add_ln58_57 = add i16 %select_ln42_276, i16 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%add_ln58_42 = add i17 %sext_ln58_88, i17 %sext_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_9037 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_42, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'bitselect' 'tmp_9037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_9038 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_57, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'bitselect' 'tmp_9038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_177 = xor i1 %tmp_9037, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'xor' 'xor_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%and_ln58_87 = and i1 %tmp_9038, i1 %xor_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'and' 'and_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_133)   --->   "%xor_ln58_178 = xor i1 %tmp_9038, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'xor' 'xor_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_133)   --->   "%and_ln58_88 = and i1 %tmp_9037, i1 %xor_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'and' 'and_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.12ns)   --->   "%xor_ln58_179 = xor i1 %tmp_9037, i1 %tmp_9038" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'xor' 'xor_ln58_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_180 = xor i1 %xor_ln58_179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%or_ln58_42 = or i1 %and_ln58_87, i1 %xor_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'or' 'or_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%select_ln58_132 = select i1 %xor_ln58_179, i16 32767, i16 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'select' 'select_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_133 = select i1 %and_ln58_88, i16 32768, i16 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'select' 'select_ln58_133' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_134 = select i1 %or_ln58_42, i16 %select_ln58_132, i16 %select_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'select' 'select_ln58_134' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln58_89 = sext i16 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i16 %select_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.78ns)   --->   "%add_ln58_58 = add i16 %select_ln42_280, i16 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_43 = add i17 %sext_ln58_90, i17 %sext_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_9039 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_43, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_9039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_9040 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_58, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'bitselect' 'tmp_9040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_181 = xor i1 %tmp_9039, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'xor' 'xor_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%and_ln58_89 = and i1 %tmp_9040, i1 %xor_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'and' 'and_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_136)   --->   "%xor_ln58_182 = xor i1 %tmp_9040, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'xor' 'xor_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_136)   --->   "%and_ln58_90 = and i1 %tmp_9039, i1 %xor_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'and' 'and_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns)   --->   "%xor_ln58_183 = xor i1 %tmp_9039, i1 %tmp_9040" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'xor' 'xor_ln58_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_184 = xor i1 %xor_ln58_183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%or_ln58_43 = or i1 %and_ln58_89, i1 %xor_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'or' 'or_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%select_ln58_135 = select i1 %xor_ln58_183, i16 32767, i16 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'select' 'select_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_136 = select i1 %and_ln58_90, i16 32768, i16 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'select' 'select_ln58_136' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_137 = select i1 %or_ln58_43, i16 %select_ln58_135, i16 %select_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'select' 'select_ln58_137' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i16 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i16 %select_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%add_ln58_59 = add i16 %select_ln42_284, i16 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln58_44 = add i17 %sext_ln58_92, i17 %sext_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_9041 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_44, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'bitselect' 'tmp_9041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_9042 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_59, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'bitselect' 'tmp_9042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_185 = xor i1 %tmp_9041, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'xor' 'xor_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%and_ln58_91 = and i1 %tmp_9042, i1 %xor_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'and' 'and_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_139)   --->   "%xor_ln58_186 = xor i1 %tmp_9042, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'xor' 'xor_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_139)   --->   "%and_ln58_92 = and i1 %tmp_9041, i1 %xor_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'and' 'and_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.12ns)   --->   "%xor_ln58_187 = xor i1 %tmp_9041, i1 %tmp_9042" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'xor' 'xor_ln58_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_188 = xor i1 %xor_ln58_187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%or_ln58_44 = or i1 %and_ln58_91, i1 %xor_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'or' 'or_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%select_ln58_138 = select i1 %xor_ln58_187, i16 32767, i16 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'select' 'select_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_139 = select i1 %and_ln58_92, i16 32768, i16 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'select' 'select_ln58_139' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_140 = select i1 %or_ln58_44, i16 %select_ln58_138, i16 %select_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'select' 'select_ln58_140' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.113ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [31]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [59]  (0.551 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.715 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_376', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.122 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_214', firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_160', firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_379', firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_161', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_216', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_48', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_106', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_107', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_54', firmware/nnet_utils/nnet_dense_latency.h:58) [847]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_124', firmware/nnet_utils/nnet_dense_latency.h:58) [859]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_125', firmware/nnet_utils/nnet_dense_latency.h:58) [860]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
