

================================================================
== Vitis HLS Report for 'matmul_Pipeline_readA'
================================================================
* Date:           Thu Jun 30 15:37:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  81.950 us|  81.950 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |     8193|     8193|        10|          8|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     146|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     145|    -|
|Register         |        -|    -|    1589|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1589|     291|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_146_p2                |         +|   0|  0|  11|          11|           1|
    |add_ln38_fu_192_p2                |         +|   0|  0|  32|          32|           1|
    |add_ln40_fu_230_p2                |         +|   0|  0|  10|          10|          10|
    |j_6_fu_269_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage4_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage6_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage7_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op36_read_state2     |       and|   0|  0|   1|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln34_fu_140_p2               |      icmp|   0|  0|   5|          11|          12|
    |icmp_ln36_fu_186_p2               |      icmp|   0|  0|   5|          11|           6|
    |icmp_ln40_fu_156_p2               |      icmp|   0|  0|   2|           5|           1|
    |i_3_fu_210_p3                     |    select|   0|  0|  32|           1|          32|
    |j_5_fu_198_p3                     |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 146|         117|          90|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  37|          9|    1|          9|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_empty_29_phi_fu_107_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter1_empty_29_reg_104  |   9|          2|  512|       1024|
    |ap_sig_allocacmp_itr_2                 |   9|          2|   11|         22|
    |gmem0_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_72                                |   9|          2|   32|         64|
    |itr_fu_76                              |   9|          2|   11|         22|
    |j_fu_68                                |   9|          2|   11|         22|
    |shiftreg4_fu_64                        |   9|          2|  496|        992|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 145|         33| 1591|       3189|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    8|   0|    8|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_29_reg_104  |  512|   0|  512|          0|
    |gmem0_addr_read_1_reg_341              |   64|   0|   64|          0|
    |gmem0_addr_read_2_reg_346              |   64|   0|   64|          0|
    |gmem0_addr_read_3_reg_351              |   64|   0|   64|          0|
    |gmem0_addr_read_4_reg_356              |   64|   0|   64|          0|
    |gmem0_addr_read_5_reg_361              |   64|   0|   64|          0|
    |gmem0_addr_read_6_reg_366              |   64|   0|   64|          0|
    |gmem0_addr_read_7_reg_376              |   64|   0|   64|          0|
    |gmem0_addr_read_reg_336                |   64|   0|   64|          0|
    |i_fu_72                                |   32|   0|   32|          0|
    |icmp_ln34_reg_323                      |    1|   0|    1|          0|
    |icmp_ln34_reg_323_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln40_reg_327                      |    1|   0|    1|          0|
    |icmp_ln40_reg_327_pp0_iter1_reg        |    1|   0|    1|          0|
    |itr_fu_76                              |   11|   0|   11|          0|
    |j_fu_68                                |   11|   0|   11|          0|
    |shiftreg4_fu_64                        |  496|   0|  496|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1589|   0| 1589|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readA|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   32|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   32|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                  gmem0|       pointer|
|sext_ln34             |   in|   29|     ap_none|              sext_ln34|        scalar|
|A_V_address0          |  out|   10|   ap_memory|                    A_V|         array|
|A_V_ce0               |  out|    1|   ap_memory|                    A_V|         array|
|A_V_we0               |  out|    1|   ap_memory|                    A_V|         array|
|A_V_d0                |  out|   16|   ap_memory|                    A_V|         array|
+----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shiftreg4 = alloca i32 1"   --->   Operation 13 'alloca' 'shiftreg4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%itr = alloca i32 1"   --->   Operation 16 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sext_ln34"   --->   Operation 17 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i29 %sext_ln34_read"   --->   Operation 18 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %itr"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg4"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%itr_2 = load i11 %itr"   --->   Operation 25 'load' 'itr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln34 = icmp_eq  i11 %itr_2, i11 1024" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 26 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.48ns)   --->   "%add_ln34 = add i11 %itr_2, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 27 'add' 'add_ln34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split28, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 28 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_30 = trunc i11 %itr_2"   --->   Operation 29 'trunc' 'empty_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%icmp_ln40 = icmp_eq  i5 %empty_30, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 30 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln34 = store i11 %add_ln34, i11 %itr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 31 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i32 %sext_ln34_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 33 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 36 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (7.30ns)   --->   "%gmem0_addr_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 37 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 38 [1/1] (7.30ns)   --->   "%gmem0_addr_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 38 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 39 [1/1] (7.30ns)   --->   "%gmem0_addr_read_3 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 39 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 40 [1/1] (7.30ns)   --->   "%gmem0_addr_read_4 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 40 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 41 [1/1] (7.30ns)   --->   "%gmem0_addr_read_5 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 41 'read' 'gmem0_addr_read_5' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 42 [1/1] (7.30ns)   --->   "%gmem0_addr_read_6 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 42 'read' 'gmem0_addr_read_6' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%shiftreg4_load = load i496 %shiftreg4"   --->   Operation 43 'load' 'shiftreg4_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%shiftreg4_cast = zext i496 %shiftreg4_load"   --->   Operation 44 'zext' 'shiftreg4_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (1.29ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split28._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 45 'br' 'br_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.29>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%gmem0_addr_read_7 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem0_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 46 'read' 'gmem0_addr_read_7' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i11 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:38]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 49 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln36 = icmp_eq  i11 %j_load, i11 32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 50 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (1.89ns)   --->   "%add_ln38 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:38]   --->   Operation 51 'add' 'add_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.79ns)   --->   "%j_5 = select i1 %icmp_ln36, i11 0, i11 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 52 'select' 'j_5' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i11 %j_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 53 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.70ns)   --->   "%i_3 = select i1 %icmp_ln36, i32 %add_ln38, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 54 'select' 'i_3' <Predicate = (!icmp_ln34)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %i_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 55 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln40, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 56 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.41ns)   --->   "%add_ln40 = add i10 %tmp_1_cast, i10 %trunc_ln36" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 57 'add' 'add_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %add_ln40" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 58 'zext' 'zext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i16 %A_V, i32 0, i32 %zext_ln40" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 59 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln40_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %gmem0_addr_read_7, i64 %gmem0_addr_read_6, i64 %gmem0_addr_read_5, i64 %gmem0_addr_read_4, i64 %gmem0_addr_read_3, i64 %gmem0_addr_read_2, i64 %gmem0_addr_read_1, i64 %gmem0_addr_read" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 60 'bitconcatenate' 'or_ln40_6' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.29ns)   --->   "%br_ln40 = br void %.split28._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 61 'br' 'br_ln40' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 1.29>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_29 = phi i512 %or_ln40_6, void, i512 %shiftreg4_cast, void %.split28" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 62 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i512 %empty_29" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 63 'trunc' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_29, i32 16, i32 511" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 64 'partselect' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %trunc_ln40_2, i10 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 65 'store' 'store_ln40' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 66 [1/1] (1.48ns)   --->   "%j_6 = add i11 %j_5, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 66 'add' 'j_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %i_3, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 67 'store' 'store_ln36' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln34 = store i11 %j_6, i11 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 68 'store' 'store_ln34' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln40 = store i496 %trunc_ln40_1, i496 %shiftreg4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 69 'store' 'store_ln40' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg4         (alloca           ) [ 01111111111]
j                 (alloca           ) [ 01111111111]
i                 (alloca           ) [ 01111111111]
itr               (alloca           ) [ 01000000000]
sext_ln34_read    (read             ) [ 00000000000]
sext_ln34_cast    (sext             ) [ 00100000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
itr_2             (load             ) [ 00000000000]
icmp_ln34         (icmp             ) [ 01111111111]
add_ln34          (add              ) [ 00000000000]
br_ln34           (br               ) [ 00000000000]
empty_30          (trunc            ) [ 00000000000]
icmp_ln40         (icmp             ) [ 01111111111]
store_ln34        (store            ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
gmem0_addr        (getelementptr    ) [ 01011111110]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
empty             (speclooptripcount) [ 00000000000]
gmem0_addr_read   (read             ) [ 01111111111]
gmem0_addr_read_1 (read             ) [ 01101111111]
gmem0_addr_read_2 (read             ) [ 01100111111]
gmem0_addr_read_3 (read             ) [ 01100011111]
gmem0_addr_read_4 (read             ) [ 01100001111]
gmem0_addr_read_5 (read             ) [ 01100000111]
gmem0_addr_read_6 (read             ) [ 01100000011]
shiftreg4_load    (load             ) [ 00000000000]
shiftreg4_cast    (zext             ) [ 01100000011]
br_ln40           (br               ) [ 01100000011]
gmem0_addr_read_7 (read             ) [ 00100000001]
j_load            (load             ) [ 00000000000]
i_load            (load             ) [ 00000000000]
specloopname_ln34 (specloopname     ) [ 00000000000]
icmp_ln36         (icmp             ) [ 00000000000]
add_ln38          (add              ) [ 00000000000]
j_5               (select           ) [ 00000000000]
trunc_ln36        (trunc            ) [ 00000000000]
i_3               (select           ) [ 00000000000]
trunc_ln40        (trunc            ) [ 00000000000]
tmp_1_cast        (bitconcatenate   ) [ 00000000000]
add_ln40          (add              ) [ 00000000000]
zext_ln40         (zext             ) [ 00000000000]
A_V_addr          (getelementptr    ) [ 00000000000]
or_ln40_6         (bitconcatenate   ) [ 00000000000]
br_ln40           (br               ) [ 00000000000]
empty_29          (phi              ) [ 00100000001]
trunc_ln40_2      (trunc            ) [ 00000000000]
trunc_ln40_1      (partselect       ) [ 00000000000]
store_ln40        (store            ) [ 00000000000]
j_6               (add              ) [ 00000000000]
store_ln36        (store            ) [ 00000000000]
store_ln34        (store            ) [ 00000000000]
store_ln40        (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
ret_ln0           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln34">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="shiftreg4_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="itr_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln34_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="29" slack="0"/>
<pin id="82" dir="0" index="1" bw="29" slack="0"/>
<pin id="83" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln34_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 gmem0_addr_read_1/3 gmem0_addr_read_2/4 gmem0_addr_read_3/5 gmem0_addr_read_4/6 gmem0_addr_read_5/7 gmem0_addr_read_6/8 gmem0_addr_read_7/9 "/>
</bind>
</comp>

<comp id="91" class="1004" name="A_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln40_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/10 "/>
</bind>
</comp>

<comp id="104" class="1005" name="empty_29_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="106" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_29 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_29_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="512" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="496" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_29/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln34_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="29" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="496" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="itr_2_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln34_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln34_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_30_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln40_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln34_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem0_addr_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shiftreg4_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="496" slack="8"/>
<pin id="175" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg4_load/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shiftreg4_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="496" slack="0"/>
<pin id="178" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg4_cast/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="9"/>
<pin id="182" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="9"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln36_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln38_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln36_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln40_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_1_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln40_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln40_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln40_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="512" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="1"/>
<pin id="244" dir="0" index="2" bw="64" slack="2"/>
<pin id="245" dir="0" index="3" bw="64" slack="3"/>
<pin id="246" dir="0" index="4" bw="64" slack="4"/>
<pin id="247" dir="0" index="5" bw="64" slack="5"/>
<pin id="248" dir="0" index="6" bw="64" slack="6"/>
<pin id="249" dir="0" index="7" bw="64" slack="7"/>
<pin id="250" dir="0" index="8" bw="64" slack="8"/>
<pin id="251" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_6/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln40_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="512" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_2/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln40_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="496" slack="0"/>
<pin id="261" dir="0" index="1" bw="512" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="10" slack="0"/>
<pin id="264" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="j_6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln36_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="9"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln34_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="9"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln40_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="496" slack="0"/>
<pin id="287" dir="0" index="1" bw="496" slack="9"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="shiftreg4_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="496" slack="0"/>
<pin id="292" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="j_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="311" class="1005" name="itr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="318" class="1005" name="sext_ln34_cast_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_cast "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln34_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln40_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="331" class="1005" name="gmem0_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="gmem0_addr_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="8"/>
<pin id="338" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="gmem0_addr_read_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="7"/>
<pin id="343" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="gmem0_addr_read_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="6"/>
<pin id="348" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="gmem0_addr_read_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="5"/>
<pin id="353" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="gmem0_addr_read_4_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="4"/>
<pin id="358" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_4 "/>
</bind>
</comp>

<comp id="361" class="1005" name="gmem0_addr_read_5_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="3"/>
<pin id="363" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="gmem0_addr_read_6_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="2"/>
<pin id="368" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_6 "/>
</bind>
</comp>

<comp id="371" class="1005" name="shiftreg4_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="512" slack="1"/>
<pin id="373" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shiftreg4_cast "/>
</bind>
</comp>

<comp id="376" class="1005" name="gmem0_addr_read_7_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="80" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="146" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="167" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="186" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="192" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="183" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="206" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="241" pin="9"/><net_sink comp="107" pin=0"/></net>

<net id="257"><net_src comp="107" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="107" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="198" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="210" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="259" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="64" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="300"><net_src comp="68" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="307"><net_src comp="72" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="314"><net_src comp="76" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="321"><net_src comp="113" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="326"><net_src comp="140" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="156" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="167" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="339"><net_src comp="86" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="241" pin=8"/></net>

<net id="344"><net_src comp="86" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="241" pin=7"/></net>

<net id="349"><net_src comp="86" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="354"><net_src comp="86" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="359"><net_src comp="86" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="364"><net_src comp="86" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="369"><net_src comp="86" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="374"><net_src comp="176" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="379"><net_src comp="86" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="241" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: A_V | {10 }
 - Input state : 
	Port: matmul_Pipeline_readA : gmem0 | {2 3 4 5 6 7 8 9 }
	Port: matmul_Pipeline_readA : sext_ln34 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		itr_2 : 1
		icmp_ln34 : 2
		add_ln34 : 2
		br_ln34 : 3
		empty_30 : 2
		icmp_ln40 : 3
		store_ln34 : 3
	State 2
		gmem0_addr_read : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		shiftreg4_cast : 1
	State 10
		icmp_ln36 : 1
		add_ln38 : 1
		j_5 : 2
		trunc_ln36 : 3
		i_3 : 2
		trunc_ln40 : 3
		tmp_1_cast : 4
		add_ln40 : 5
		zext_ln40 : 6
		A_V_addr : 7
		empty_29 : 1
		trunc_ln40_2 : 2
		trunc_ln40_1 : 2
		store_ln40 : 8
		j_6 : 3
		store_ln36 : 3
		store_ln34 : 4
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln34_fu_146      |    0    |    11   |
|    add   |      add_ln38_fu_192      |    0    |    32   |
|          |      add_ln40_fu_230      |    0    |    10   |
|          |         j_6_fu_269        |    0    |    11   |
|----------|---------------------------|---------|---------|
|  select  |         j_5_fu_198        |    0    |    11   |
|          |         i_3_fu_210        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln34_fu_140     |    0    |    5    |
|   icmp   |      icmp_ln40_fu_156     |    0    |    2    |
|          |      icmp_ln36_fu_186     |    0    |    5    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln34_read_read_fu_80 |    0    |    0    |
|          |       grp_read_fu_86      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln34_cast_fu_113   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_30_fu_152      |    0    |    0    |
|   trunc  |     trunc_ln36_fu_206     |    0    |    0    |
|          |     trunc_ln40_fu_218     |    0    |    0    |
|          |    trunc_ln40_2_fu_254    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   shiftreg4_cast_fu_176   |    0    |    0    |
|          |      zext_ln40_fu_236     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     tmp_1_cast_fu_222     |    0    |    0    |
|          |      or_ln40_6_fu_241     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln40_1_fu_259    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   119   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_29_reg_104    |   512  |
|gmem0_addr_read_1_reg_341|   64   |
|gmem0_addr_read_2_reg_346|   64   |
|gmem0_addr_read_3_reg_351|   64   |
|gmem0_addr_read_4_reg_356|   64   |
|gmem0_addr_read_5_reg_361|   64   |
|gmem0_addr_read_6_reg_366|   64   |
|gmem0_addr_read_7_reg_376|   64   |
| gmem0_addr_read_reg_336 |   64   |
|    gmem0_addr_reg_331   |   64   |
|        i_reg_304        |   32   |
|    icmp_ln34_reg_323    |    1   |
|    icmp_ln40_reg_327    |    1   |
|       itr_reg_311       |   11   |
|        j_reg_297        |   11   |
|  sext_ln34_cast_reg_318 |   32   |
|  shiftreg4_cast_reg_371 |   512  |
|    shiftreg4_reg_290    |   496  |
+-------------------------+--------+
|          Total          |  2184  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| grp_read_fu_86 |  p1  |   2  |  64  |   128  ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   128  ||  1.298  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2184  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2184  |   128  |
+-----------+--------+--------+--------+
