//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33191640
// Cuda compilation tools, release 12.2, V12.2.140
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z28matrix_multiplication_kernelPKiS0_Piiii

.visible .entry _Z28matrix_multiplication_kernelPKiS0_Piiii(
	.param .u64 _Z28matrix_multiplication_kernelPKiS0_Piiii_param_0,
	.param .u64 _Z28matrix_multiplication_kernelPKiS0_Piiii_param_1,
	.param .u64 _Z28matrix_multiplication_kernelPKiS0_Piiii_param_2,
	.param .u32 _Z28matrix_multiplication_kernelPKiS0_Piiii_param_3,
	.param .u32 _Z28matrix_multiplication_kernelPKiS0_Piiii_param_4,
	.param .u32 _Z28matrix_multiplication_kernelPKiS0_Piiii_param_5
)
{
	.reg .pred 	%p<9>;
    .reg .pred      mycondition;
    .reg .u32       mystoreSMID;
    .reg .u32       mystorelaneID;
    .reg .u32       mystoreCTAx;
    .reg .u32       mystoreCTAy;
    .reg .u32       mystorewarpID;
	.reg .b32 	%r<91>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd4, [_Z28matrix_multiplication_kernelPKiS0_Piiii_param_0];
	ld.param.u64 	%rd5, [_Z28matrix_multiplication_kernelPKiS0_Piiii_param_1];
	ld.param.u64 	%rd3, [_Z28matrix_multiplication_kernelPKiS0_Piiii_param_2];
	ld.param.u32 	%r41, [_Z28matrix_multiplication_kernelPKiS0_Piiii_param_3];
	ld.param.u32 	%r42, [_Z28matrix_multiplication_kernelPKiS0_Piiii_param_4];
	ld.param.u32 	%r43, [_Z28matrix_multiplication_kernelPKiS0_Piiii_param_5];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r44, %ntid.x;
	mov.u32 	%r45, %ctaid.x;
	mov.u32 	%r46, %tid.x;
	mad.lo.s32 	%r1, %r45, %r44, %r46;
	mov.u32 	%r47, %ntid.y;
	mov.u32 	%r48, %ctaid.y;
	mul.lo.s32 	%r2, %r48, %r47;
	mov.u32 	%r3, %tid.y;
	add.s32 	%r4, %r2, %r3;
	setp.ge.u32 	%p1, %r1, %r41;
	setp.ge.u32 	%p2, %r4, %r43;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_9;

	setp.eq.s32 	%p4, %r42, 0;
	mov.u32 	%r90, 0;
	mul.lo.s32 	%r5, %r1, %r41;
	@%p4 bra 	$L__BB0_8;

	add.s32 	%r53, %r42, -1;
	and.b32  	%r89, %r42, 3;
	setp.lt.u32 	%p5, %r53, 3;
	mov.u32 	%r84, 0;
	mov.u32 	%r90, %r84;
	@%p5 bra 	$L__BB0_5;

	add.s32 	%r80, %r5, 3;
	add.s32 	%r56, %r3, %r43;
	add.s32 	%r79, %r56, %r2;
	shl.b32 	%r9, %r43, 2;
	shl.b32 	%r57, %r43, 1;
	add.s32 	%r78, %r4, %r57;
	mad.lo.s32 	%r77, %r43, 3, %r4;
	sub.s32 	%r12, %r89, %r42;
	mov.u32 	%r76, %r4;

$L__BB0_4:
	add.s32 	%r58, %r80, -3;
	mul.wide.u32 	%rd6, %r58, 4;
	add.s64 	%rd7, %rd2, %rd6;
	mul.wide.u32 	%rd8, %r76, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.u32 	%r59, [%rd9];
	ld.global.u32 	%r60, [%rd7];
	mad.lo.s32 	%r61, %r59, %r60, %r90;
	add.s32 	%r62, %r80, -2;
	mul.wide.u32 	%rd10, %r62, 4;
	add.s64 	%rd11, %rd2, %rd10;
	mul.wide.u32 	%rd12, %r79, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u32 	%r63, [%rd13];
	ld.global.u32 	%r64, [%rd11];
	mad.lo.s32 	%r65, %r63, %r64, %r61;
	add.s32 	%r66, %r80, -1;
	mul.wide.u32 	%rd14, %r66, 4;
	add.s64 	%rd15, %rd2, %rd14;
	mul.wide.u32 	%rd16, %r78, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.u32 	%r67, [%rd17];
	ld.global.u32 	%r68, [%rd15];
	mad.lo.s32 	%r69, %r67, %r68, %r65;
	mul.wide.u32 	%rd18, %r80, 4;
	add.s64 	%rd19, %rd2, %rd18;
	mul.wide.u32 	%rd20, %r77, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.u32 	%r70, [%rd21];
	ld.global.u32 	%r71, [%rd19];
	mad.lo.s32 	%r90, %r70, %r71, %r69;
	add.s32 	%r80, %r80, 4;
	add.s32 	%r79, %r79, %r9;
	add.s32 	%r78, %r78, %r9;
	add.s32 	%r77, %r77, %r9;
	add.s32 	%r76, %r76, %r9;
	add.s32 	%r84, %r84, 4;
	add.s32 	%r72, %r12, %r84;
	setp.ne.s32 	%p6, %r72, 0;
	@%p6 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p7, %r89, 0;
	@%p7 bra 	$L__BB0_8;

	mad.lo.s32 	%r87, %r84, %r43, %r4;
	add.s32 	%r86, %r84, %r5;

$L__BB0_7:
	.pragma "nounroll";
	mul.wide.u32 	%rd22, %r86, 4;
	add.s64 	%rd23, %rd2, %rd22;
	mul.wide.u32 	%rd24, %r87, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.u32 	%r73, [%rd25];
	ld.global.u32 	%r74, [%rd23];
	mad.lo.s32 	%r90, %r73, %r74, %r90;
	add.s32 	%r87, %r87, %r43;
	add.s32 	%r86, %r86, 1;
	add.s32 	%r89, %r89, -1;
	setp.ne.s32 	%p8, %r89, 0;
	@%p8 bra 	$L__BB0_7;

$L__BB0_8:
	add.s32 	%r75, %r5, %r4;
	cvta.to.global.u64 	%rd26, %rd3;
	mul.wide.u32 	%rd27, %r75, 4;
	add.s64 	%rd28, %rd26, %rd27;
        mov.u32         mystoreCTAx, %ctaid.x;
        mov.u32         mystoreCTAy, %ctaid.y;
       mov.u32         mystorewarpID, %warpid;
       mov.u32         mystorelaneID, %laneid;
       setp.lt.u32     mycondition, mystoreCTAx,1;
@mycondition setp.lt.u32     mycondition, mystoreCTAy,1;
@mycondition setp.eq.u32     mycondition, mystorewarpID,0;
@mycondition setp.lt.u32     mycondition, mystorelaneID,0;
@mycondition    xor.b64         %rd28, %rd28, 1048576;
	st.global.u32 	[%rd28], %r90;

$L__BB0_9:
	ret;

}

