* ******************************************************************************

* iCEcube Router

* Version:            2016.12.27910

* Build Date:         Dec 21 2016 17:50:05

* File Generated:     Mar 12 2017 13:18:18

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : i_start_tx_0
T_5_3_wire_logic_cluster/lc_3/out
T_6_3_sp4_h_l_6
T_10_3_sp4_h_l_9
T_11_3_lc_trk_g2_1
T_11_3_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_6_3_sp4_h_l_6
T_10_3_sp4_h_l_9
T_11_3_lc_trk_g2_1
T_11_3_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_6_3_sp4_h_l_6
T_10_3_sp4_h_l_9
T_11_3_lc_trk_g2_1
T_11_3_wire_logic_cluster/lc_2/in_3

End 

Net : uut2.serial_data_RNOZ0Z_0
T_11_3_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_40
T_12_4_sp4_h_l_11
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

End 

Net : i_start_tx_9
T_4_4_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g2_0
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : shift_reg1Z0Z_0
T_4_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : shift_reg1Z0Z_1
T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_2/in_3

End 

Net : shift_reg1Z0Z_3
T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g1_3
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

T_4_4_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_7/in_3

End 

Net : i_start_tx_10
T_5_2_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_3/in_3

End 

Net : shift_reg1Z0Z_11
T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_7/in_3

End 

Net : G_7_a0_1
T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g3_6
T_8_3_wire_logic_cluster/lc_5/in_0

End 

Net : count_RNIH42R1Z0Z_2
T_8_3_wire_logic_cluster/lc_5/out
T_9_3_sp4_h_l_10
T_11_3_lc_trk_g3_7
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

T_8_3_wire_logic_cluster/lc_5/out
T_8_0_span12_vert_14
T_9_8_sp12_h_l_1
T_13_8_lc_trk_g0_1
T_13_8_wire_gbuf/in

End 

Net : countZ0Z_1
T_7_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_6/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_2/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : shift_reg1Z0Z_2
T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_0/in_3

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_3/in_0

End 

Net : shift_reg1Z0Z_12
T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g2_7
T_5_2_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_0/in_3

End 

Net : shift_reg1Z0Z_9
T_4_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_2/in_3

End 

Net : shift_reg1Z0Z_8
T_4_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g0_6
T_5_2_input_2_0
T_5_2_wire_logic_cluster/lc_0/in_2

T_4_2_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g2_6
T_4_2_wire_logic_cluster/lc_7/in_3

End 

Net : shift_reg1Z0Z_15
T_5_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g0_4
T_5_2_wire_logic_cluster/lc_0/in_0

End 

Net : shift_reg1Z0Z_14
T_4_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_input_2_6
T_5_2_wire_logic_cluster/lc_6/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_4/in_0

End 

Net : shift_reg1Z0Z_10
T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g3_2
T_5_2_wire_logic_cluster/lc_0/in_3

T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g3_2
T_5_2_wire_logic_cluster/lc_5/in_0

End 

Net : i_start_tx_11
T_5_2_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_3/in_0

End 

Net : countZ0Z_0
T_7_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_6/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_0/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_1/in_3

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_3/in_3

End 

Net : clk_countZ0Z_2
T_8_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g1_1
T_8_3_input_2_6
T_8_3_wire_logic_cluster/lc_6/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_39
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_4/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g1_1
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_1/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_39
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_7/in_3

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_6/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g1_1
T_8_3_wire_logic_cluster/lc_3/in_1

End 

Net : shift_reg1Z0Z_13
T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_6/in_3

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_1/in_3

End 

Net : N_123_g
T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_6_wire_logic_cluster/lc_4/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_6_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_5_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_3_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_3_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_2_wire_logic_cluster/lc_7/cen

End 

Net : G_7_a0_0
T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_5/in_3

End 

Net : CLKOS_i
T_7_2_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_7/in_3

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_4/in_1

T_7_2_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_input_2_7
T_7_2_wire_logic_cluster/lc_7/in_2

End 

Net : clk_countZ0Z_4
T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_6/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_43
T_7_2_lc_trk_g0_6
T_7_2_input_2_4
T_7_2_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g3_3
T_8_4_wire_logic_cluster/lc_3/in_1

T_8_4_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_43
T_7_2_lc_trk_g0_6
T_7_2_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g3_3
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : count_i_3
T_7_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g1_0
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

T_7_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_0/in_3

End 

Net : CLKOS3_3
T_8_3_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_7/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_3/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_6/in_3

End 

Net : clk_countZ0Z_1
T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_4/in_0

T_8_3_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_2/in_0

End 

Net : N_95_g
T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_0/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_0/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_0/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_2_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_2_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_2_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_2_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_1/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_4_wire_logic_cluster/lc_0/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_4_wire_logic_cluster/lc_0/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_4_wire_logic_cluster/lc_0/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_4_wire_logic_cluster/lc_0/cen

End 

Net : CLKOS_RNI7KOJZ0Z1
T_7_2_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_37
T_3_0_span4_horz_r_2
T_6_0_lc_trk_g1_6
T_6_0_wire_gbuf/in

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_1/in_3

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_3/in_3

End 

Net : clk_countZ0Z_0
T_9_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_wire_logic_cluster/lc_7/in_3

End 

Net : clk_countZ0Z_3
T_8_4_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g0_6
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : clk_countZ0Z_5
T_8_4_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : shift_reg1Z0Z_5
T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_6/in_0

End 

Net : i_start_tx_8_cascade_
T_5_3_wire_logic_cluster/lc_2/ltout
T_5_3_wire_logic_cluster/lc_3/in_2

End 

Net : shift_reg1Z0Z_6
T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_2/in_3

End 

Net : shift_reg1Z0Z_7
T_4_2_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g2_2
T_5_3_input_2_2
T_5_3_wire_logic_cluster/lc_2/in_2

T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g3_2
T_4_2_wire_logic_cluster/lc_6/in_3

End 

Net : shift_reg1Z0Z_4
T_5_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_5/in_0

End 

Net : CLKOS3_3_cascade_
T_8_3_wire_logic_cluster/lc_4/ltout
T_8_3_wire_logic_cluster/lc_5/in_2

End 

Net : countZ0Z_2
T_7_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_wire_logic_cluster/lc_5/in_1

T_7_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_2/in_3

End 

Net : uut1.rx_sampling_clock_RNOZ0
T_8_3_wire_logic_cluster/lc_1/out
T_7_3_sp4_h_l_10
T_11_3_sp4_h_l_6
T_10_0_span4_vert_30
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

End 

Net : uut1.rx_sampling_clock_regZ0Z1
T_9_7_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : uut1.rx_sample_en
T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_37
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_37
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_2/in_1

End 

Net : uut1.rx_data_7_m_9
T_9_8_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : uut1.rx_data_13_m_7
T_8_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : uut1.rx_sampling_clock_regZ0Z2
T_9_7_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_40
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

End 

Net : uut1.rx_data_16_m_6
T_8_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : uut1.rx_sampling_clock_cnv_1_cascade_
T_8_3_wire_logic_cluster/lc_0/ltout
T_8_3_wire_logic_cluster/lc_1/in_2

End 

Net : uut1.rx_data_25_m_3
T_8_6_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_4/in_0

End 

Net : uut1.stateZ0Z_0
T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_6/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_6/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_5/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g0_6
T_9_4_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.rx_data_19_m_5
T_8_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : uut1.modem_serial_dataZ0
T_8_2_wire_logic_cluster/lc_5/out
T_8_1_sp4_v_t_42
T_9_5_sp4_h_l_1
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_43
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_0/in_0

T_8_2_wire_logic_cluster/lc_5/out
T_8_1_sp4_v_t_42
T_9_5_sp4_h_l_1
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_5/out
T_8_0_span12_vert_13
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_5/out
T_8_0_span12_vert_13
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_8_0_span12_vert_13
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_0/in_0

T_8_2_wire_logic_cluster/lc_5/out
T_8_1_sp4_v_t_42
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_43
T_9_5_sp4_v_t_44
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_5/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_43
T_9_4_lc_trk_g0_3
T_9_4_input_2_5
T_9_4_wire_logic_cluster/lc_5/in_2

T_8_2_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_43
T_9_5_lc_trk_g1_6
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

End 

Net : uut1.state_ns_a2_0_0_2
T_8_5_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_43
T_8_7_lc_trk_g0_6
T_8_7_input_2_2
T_8_7_wire_logic_cluster/lc_2/in_2

T_8_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_2/in_0

End 

Net : uut1.N_221_0
T_8_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : uut1.stateZ0Z_11
T_8_7_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_4/in_0

T_8_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g1_0
T_8_8_input_2_5
T_8_8_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_41
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_41
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g1_0
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : uut1.N_219_0
T_8_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_6/in_3

End 

Net : uut1.N_221_0_5
T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_3/in_1

End 

Net : uut1.stateZ0Z_7
T_7_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_8_4_sp4_v_t_46
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_2/in_3

End 

Net : uut1.stateZ0Z_8
T_7_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_37
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_5/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_4/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_0/in_0

End 

Net : uut1.N_220_0
T_8_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_6/in_3

End 

Net : uut1.N_217_0_4
T_7_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.N_217_0
T_8_8_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.N_221_0_2
T_8_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.stateZ0Z_3
T_7_6_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g0_7
T_7_7_wire_logic_cluster/lc_3/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_sp4_h_l_3
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_6/in_3

End 

Net : uut1.stateZ0Z_5
T_7_6_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_0/in_0

T_7_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_4/in_3

End 

Net : uut1.rx_data_22_m_4
T_8_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_6/in_3

End 

Net : uut1.rx_sampling_startZ0
T_9_4_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_1/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_wire_logic_cluster/lc_6/in_1

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_5/in_0

End 

Net : uut1.stateZ0Z_6
T_7_6_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_4/in_3

T_7_6_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_5/in_0

T_7_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_1/in_3

End 

Net : uut1.stateZ0Z_4
T_7_6_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_7_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_3/in_0

T_7_6_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.stateZ0Z_2
T_8_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_44
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_44
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_7/in_3

End 

Net : uut1.stateZ0Z_1
T_9_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_2
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_7/in_3

T_9_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_6/in_3

T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_5/in_1

End 

Net : clk_count_RNO_0Z0Z_3
T_8_4_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_6/in_1

End 

Net : un3_clk_count_cry_2
T_8_4_wire_logic_cluster/lc_1/cout
T_8_4_wire_logic_cluster/lc_2/in_3

Net : uut2.stateZ0Z_11
T_11_2_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g1_1
T_11_3_wire_logic_cluster/lc_0/in_0

T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : uut2.stateZ0Z_0
T_11_3_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_0/in_1

T_11_3_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_2/in_1

T_11_3_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g3_2
T_11_3_input_2_3
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : rx_rdy_14
T_4_1_wire_logic_cluster/lc_5/out
T_4_0_span4_vert_42
T_4_4_lc_trk_g0_7
T_4_4_wire_logic_cluster/lc_7/in_0

End 

Net : shift_reg2Z0Z_15
T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g1_0
T_4_1_wire_logic_cluster/lc_5/in_0

T_4_1_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_32
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_1/in_1

End 

Net : shift_reg2Z0Z_14
T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_0/in_0

End 

Net : shift_reg2Z0Z_19
T_5_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g2_1
T_4_1_input_2_5
T_4_1_wire_logic_cluster/lc_5/in_2

End 

Net : uut1.rx_dataZ0Z_3
T_8_7_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_36
T_8_6_lc_trk_g2_4
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_7/in_3

End 

Net : shift_reg2Z0Z_17
T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_0/in_3

End 

Net : rx_rdy_13
T_5_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_6/in_0

End 

Net : rx_rdy_16_cascade_
T_4_4_wire_logic_cluster/lc_6/ltout
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : uut1.rx_sampling_counterZ0Z_2
T_8_2_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_5/in_0

T_8_2_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_wire_logic_cluster/lc_3/in_0

End 

Net : uut1.rx_sampling_counter_1_sqmuxa
T_9_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_3/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g3_6
T_8_2_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g3_6
T_8_2_wire_logic_cluster/lc_2/in_3

End 

Net : uut1.rx_sampling_counter16_cascade_
T_9_3_wire_logic_cluster/lc_5/ltout
T_9_3_wire_logic_cluster/lc_6/in_2

End 

Net : uut1.rx_sampling_counterZ0Z_1
T_8_2_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_5/in_1

T_8_2_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_4/in_3

T_8_2_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g0_0
T_8_2_input_2_0
T_8_2_wire_logic_cluster/lc_0/in_2

End 

Net : uut1.N_218_0_cascade_
T_7_5_wire_logic_cluster/lc_3/ltout
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : shift_reg2Z0Z_16
T_4_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_2/in_0

End 

Net : shift_reg2Z0Z_13
T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g1_7
T_4_1_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g1_7
T_4_1_wire_logic_cluster/lc_2/in_0

End 

Net : uut1.rx_dataZ0Z_5
T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_8_6_lc_trk_g2_7
T_8_6_input_2_7
T_8_6_wire_logic_cluster/lc_7/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g0_5
T_8_7_input_2_5
T_8_7_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.rx_dataZ0Z_9
T_9_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_40
T_9_8_lc_trk_g3_5
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_2/in_3

End 

Net : uut1.rx_sampling_counterZ0Z_3
T_8_2_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g3_2
T_9_3_input_2_5
T_9_3_wire_logic_cluster/lc_5/in_2

T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g3_2
T_8_2_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g1_2
T_9_2_wire_logic_cluster/lc_0/in_3

End 

Net : shift_reg2Z0Z_18
T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_1/in_3

End 

Net : uut2.serial_data_24_iv_4
T_12_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g3_5
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

End 

Net : uut2.tx_dataZ0Z_4
T_12_6_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_36
T_12_4_lc_trk_g3_4
T_12_4_input_2_5
T_12_4_wire_logic_cluster/lc_5/in_2

End 

Net : uut1.N_216_0_cascade_
T_7_7_wire_logic_cluster/lc_5/ltout
T_7_7_wire_logic_cluster/lc_6/in_2

End 

Net : shift_reg2Z0Z_1
T_5_4_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_5/in_0

End 

Net : rx_rdy_5
T_5_5_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g3_4
T_4_4_wire_logic_cluster/lc_6/in_3

End 

Net : uut1.rx_sampling_counterZ0Z_0
T_8_2_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g0_1
T_8_2_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g0_1
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : shift_reg2Z0Z_0
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.N_215_0
T_7_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_4/in_3

End 

Net : uut1.N_221_0_5_cascade_
T_8_6_wire_logic_cluster/lc_2/ltout
T_8_6_wire_logic_cluster/lc_3/in_2

End 

Net : uut1.N_217_0_4_cascade_
T_7_7_wire_logic_cluster/lc_3/ltout
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : uut1.N_221_0_2_cascade_
T_8_5_wire_logic_cluster/lc_5/ltout
T_8_5_wire_logic_cluster/lc_6/in_2

End 

Net : shift_reg2Z0Z_2
T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_4/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : uut1.state_RNID38FZ0Z_1
T_8_6_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : from_ir_regZ0Z1
T_6_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g0_5
T_7_2_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g2_5
T_6_2_wire_logic_cluster/lc_4/in_3

End 

Net : uut2.tx_dataZ0Z_5
T_12_5_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_0/in_0

End 

Net : count_extZ0Z_3
T_7_1_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g1_2
T_7_2_wire_logic_cluster/lc_1/in_0

T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g1_2
T_7_1_wire_logic_cluster/lc_2/in_1

End 

Net : count_ext13
T_7_2_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g0_6
T_7_1_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g1_6
T_7_1_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g1_6
T_7_1_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_0/in_3

End 

Net : uut2.serial_data_24_iv_3
T_11_5_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_0/in_0

End 

Net : count_ext_RNIEM1QZ0Z_1
T_7_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g2_1
T_8_1_wire_logic_cluster/lc_0/in_1

End 

Net : uut2.stateZ0Z_7
T_12_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_0/in_1

T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g2_5
T_12_5_wire_logic_cluster/lc_4/in_3

End 

Net : from_ir_regZ0Z2
T_6_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_6/in_1

End 

Net : count_extZ0Z_1
T_6_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g0_0
T_7_2_wire_logic_cluster/lc_1/in_1

T_6_2_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g3_0
T_7_1_wire_logic_cluster/lc_0/in_1

T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_0/in_1

End 

Net : shift_reg2Z0Z_7
T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_0/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_6/in_0

End 

Net : uut2.tx_dataZ0Z_0
T_12_5_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g1_2
T_12_4_wire_logic_cluster/lc_1/in_0

End 

Net : rx_rdy_11
T_4_5_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_7/in_1

End 

Net : uut2.serial_data_24_iv_2
T_12_4_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g2_1
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : count_extZ0Z_4
T_7_1_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_3/in_1

T_7_1_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g3_3
T_8_2_wire_logic_cluster/lc_5/in_3

End 

Net : uut2.tx_dataZ0Z_6
T_11_6_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

End 

Net : uut1.CO2
T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

End 

Net : uut1.N_5
T_9_3_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g3_4
T_8_2_input_2_3
T_8_2_wire_logic_cluster/lc_3/in_2

End 

Net : uut2.tx_dataZ0Z_3
T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g0_3
T_12_4_wire_logic_cluster/lc_5/in_0

End 

Net : uut1.rx_data_10_m_8_cascade_
T_9_6_wire_logic_cluster/lc_5/ltout
T_9_6_wire_logic_cluster/lc_6/in_2

End 

Net : uut2.stateZ0Z_2
T_12_3_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_1/in_1

T_12_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_7/in_3

End 

Net : shift_reg2Z0Z_6
T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : count_extZ0Z_2
T_7_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_1/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_lc_trk_g3_1
T_7_1_wire_logic_cluster/lc_1/in_1

End 

Net : uut2.stateZ0Z_6
T_12_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_7/out
T_12_5_lc_trk_g1_7
T_12_5_wire_logic_cluster/lc_5/in_3

End 

Net : uut1.rx_dataZ0Z_7
T_7_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g0_6
T_8_5_input_2_2
T_8_5_wire_logic_cluster/lc_2/in_2

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_sp4_h_l_1
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g0_6
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : uut2.tx_dataZ0Z_1
T_12_5_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g0_1
T_12_4_input_2_1
T_12_4_wire_logic_cluster/lc_1/in_2

End 

Net : shift_reg2Z0Z_8
T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_input_2_0
T_4_5_wire_logic_cluster/lc_0/in_2

T_4_5_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_36
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_4/in_3

End 

Net : uut2.stateZ0Z_5
T_12_3_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g0_2
T_12_4_wire_logic_cluster/lc_5/in_1

T_12_3_wire_logic_cluster/lc_2/out
T_12_2_sp4_v_t_36
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_7/in_3

End 

Net : un1_rst_countlt21_0_i
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_2_7_sp4_h_l_9
T_0_7_span4_horz_37
T_0_7_span4_vert_t_14
T_0_9_lc_trk_g1_2
T_0_9_wire_gbuf/in

End 

Net : un1_rst_countlt21_0_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_3_wire_logic_cluster/lc_0/cen

End 

Net : un1_rst_countlt17
T_6_2_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_0/in_3

End 

Net : un1_rst_countlt18_0
T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_6/in_0

End 

Net : rst_countZ0Z_7
T_6_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g1_6
T_7_3_wire_logic_cluster/lc_4/in_3

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g1_6
T_6_3_wire_logic_cluster/lc_6/in_1

End 

Net : un1_rst_countlt9_0
T_7_3_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g3_4
T_6_2_wire_logic_cluster/lc_6/in_3

End 

Net : un1_rst_countlt14_0_cascade_
T_6_2_wire_logic_cluster/lc_6/ltout
T_6_2_wire_logic_cluster/lc_7/in_2

End 

Net : shift_reg2Z0Z_11
T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_2/in_0

End 

Net : uut2.stateZ0Z_13
T_11_3_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g3_3
T_12_4_wire_logic_cluster/lc_2/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_1/in_3

End 

Net : uut2.serial_data_24_iv_1
T_12_4_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_0/in_3

End 

Net : rx_rdy_10
T_4_3_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : rst_countZ0Z_8
T_6_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g0_7
T_7_3_wire_logic_cluster/lc_4/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_7/in_1

End 

Net : shift_reg2Z0Z_5
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_5/in_0

End 

Net : uut2.stateZ0Z_1
T_12_3_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g1_1
T_12_4_wire_logic_cluster/lc_1/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_5/in_3

End 

Net : uut2.stateZ0Z_4
T_12_3_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_5/in_3

T_12_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g0_3
T_12_3_wire_logic_cluster/lc_2/in_3

End 

Net : shift_reg2Z0Z_10
T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_5/in_0

End 

Net : uut2.stateZ0Z_8
T_12_5_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_2/in_1

T_12_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_45
T_12_3_lc_trk_g3_0
T_12_3_wire_logic_cluster/lc_0/in_3

End 

Net : uut2.tx_dataZ0Z_2
T_12_5_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g0_6
T_12_4_input_2_2
T_12_4_wire_logic_cluster/lc_2/in_2

End 

Net : shift_reg2Z0Z_12
T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g0_2
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

T_4_3_wire_logic_cluster/lc_2/out
T_4_0_span4_vert_28
T_4_1_lc_trk_g2_4
T_4_1_wire_logic_cluster/lc_7/in_3

End 

Net : uut1.rx_dataZ0Z_6
T_7_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g0_4
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_8_5_sp12_h_l_0
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_8_5_sp12_h_l_0
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_3

End 

Net : uut1.rx_dataZ0Z_4
T_7_7_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g2_6
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_9_7_lc_trk_g2_4
T_9_7_wire_logic_cluster/lc_7/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_6/in_1

End 

Net : shift_reg2Z0Z_9
T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g1_4
T_4_3_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g1_4
T_4_3_wire_logic_cluster/lc_0/in_3

End 

Net : uut2.stateZ0Z_3
T_12_3_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g0_7
T_12_4_wire_logic_cluster/lc_2/in_3

T_12_3_wire_logic_cluster/lc_7/out
T_12_3_lc_trk_g1_7
T_12_3_wire_logic_cluster/lc_3/in_3

End 

Net : un3_clk_count_cry_4
T_8_4_wire_logic_cluster/lc_3/cout
T_8_4_wire_logic_cluster/lc_4/in_3

End 

Net : rst_countZ0Z_10
T_6_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_43
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_6/in_0

T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_1/in_1

End 

Net : rst_countZ0Z_9
T_6_4_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_40
T_6_2_lc_trk_g3_0
T_6_2_wire_logic_cluster/lc_6/in_1

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_0/in_1

End 

Net : rst_countZ0Z_11
T_6_4_wire_logic_cluster/lc_2/out
T_6_1_sp4_v_t_44
T_6_2_lc_trk_g2_4
T_6_2_input_2_6
T_6_2_wire_logic_cluster/lc_6/in_2

T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_2/in_1

End 

Net : uut1.data_validationZ0
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_9
T_8_5_sp4_v_t_38
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_3_sp12_v_t_23
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_5/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_9_3_sp12_v_t_23
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_9_3_sp12_v_t_23
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g0_2
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g0_2
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_0/in_3

End 

Net : uut1.rx_sample_en_cascade_
T_9_6_wire_logic_cluster/lc_4/ltout
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : uut1.rx_data_35_0_0_6_cascade_
T_7_5_wire_logic_cluster/lc_2/ltout
T_7_5_wire_logic_cluster/lc_3/in_2

End 

Net : uut1.rx_data_ready_regZ0Z2
T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_5_4_sp4_h_l_4
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_4/in_1

End 

Net : un3_clk_count_cry_3
T_8_4_wire_logic_cluster/lc_2/cout
T_8_4_wire_logic_cluster/lc_3/in_3

Net : un5_count_ext_cry_3
T_7_1_wire_logic_cluster/lc_2/cout
T_7_1_wire_logic_cluster/lc_3/in_3

End 

Net : rst_countZ0Z_14
T_6_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_47
T_6_2_lc_trk_g3_2
T_6_2_wire_logic_cluster/lc_7/in_0

T_6_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_5/in_1

End 

Net : rst_countZ0Z_13
T_6_4_wire_logic_cluster/lc_4/out
T_6_0_span4_vert_45
T_6_2_lc_trk_g2_0
T_6_2_wire_logic_cluster/lc_7/in_1

T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_4/in_1

End 

Net : count_extZ0Z_0
T_8_1_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_16
T_5_2_sp4_h_l_10
T_6_2_lc_trk_g2_2
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g2_0
T_7_1_input_2_0
T_7_1_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g0_0
T_8_1_wire_logic_cluster/lc_0/in_0

End 

Net : rst_countZ0Z_12
T_6_4_wire_logic_cluster/lc_3/out
T_6_1_sp4_v_t_46
T_6_2_lc_trk_g2_6
T_6_2_wire_logic_cluster/lc_7/in_3

T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_3/in_1

End 

Net : o_rx_data_0
T_9_7_wire_logic_cluster/lc_2/out
T_9_5_sp12_v_t_23
T_10_5_sp12_h_l_0
T_12_5_lc_trk_g0_7
T_12_5_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_sp4_h_l_9
T_12_7_sp4_v_t_44
T_12_11_lc_trk_g0_1
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : uut1.rx_data_ready_regZ0Z1
T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_5_4_sp4_h_l_1
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_4/in_3

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_9_4_lc_trk_g1_0
T_9_4_wire_logic_cluster/lc_6/in_3

End 

Net : un5_count_ext_cry_2
T_7_1_wire_logic_cluster/lc_1/cout
T_7_1_wire_logic_cluster/lc_2/in_3

Net : o_rx_data_6
T_8_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_47
T_10_6_sp4_h_l_3
T_11_6_lc_trk_g3_3
T_11_6_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_0_7_span12_horz_6
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_7/in_3

End 

Net : o_rx_data_4
T_9_7_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_43
T_11_6_sp4_h_l_6
T_12_6_lc_trk_g3_6
T_12_6_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_9_7_sp12_h_l_1
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_4/in_1

End 

Net : o_rx_data_5
T_9_7_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_0
T_12_5_lc_trk_g3_0
T_12_5_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_6
T_7_3_sp4_v_t_46
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : un5_count_ext_cry_1
T_7_1_wire_logic_cluster/lc_0/cout
T_7_1_wire_logic_cluster/lc_1/in_3

Net : un3_clk_count_cry_1
T_8_4_wire_logic_cluster/lc_0/cout
T_8_4_wire_logic_cluster/lc_1/in_3

Net : uut1.rx_sampling_clockZ0
T_9_2_wire_logic_cluster/lc_0/out
T_9_0_span12_vert_19
T_9_7_lc_trk_g2_7
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : rst_countZ0Z_17
T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_0/in_1

End 

Net : uut1.rx_dataZ0Z_8
T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : clk_count_RNO_0Z0Z_1_cascade_
T_8_3_wire_logic_cluster/lc_2/ltout
T_8_3_wire_logic_cluster/lc_3/in_2

End 

Net : shift_reg2Z0Z_3
T_5_5_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_4/in_3

End 

Net : shift_reg2Z0Z_4
T_4_5_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g0_4
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_3/in_3

End 

Net : rst_countZ0Z_15
T_6_4_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_0/in_0

T_6_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_6/in_1

End 

Net : rst_countZ0Z_16
T_6_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g3_7
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_7/in_1

End 

Net : o_rx_data_1
T_9_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_0
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_0/out
T_9_5_sp4_h_l_5
T_12_5_sp4_v_t_40
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_6/in_0

End 

Net : o_rx_data_2
T_9_5_wire_logic_cluster/lc_1/out
T_10_5_sp4_h_l_2
T_12_5_lc_trk_g2_7
T_12_5_wire_logic_cluster/lc_6/in_3

T_9_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_7
T_12_5_sp4_v_t_42
T_12_9_sp4_v_t_42
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_3/in_3

End 

Net : o_rx_data_3
T_9_5_wire_logic_cluster/lc_3/out
T_10_5_sp4_h_l_6
T_12_5_lc_trk_g3_3
T_12_5_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_11
T_12_5_sp4_v_t_41
T_12_7_lc_trk_g3_4
T_12_7_wire_logic_cluster/lc_1/in_0

End 

Net : uut2.stateZ0Z_10
T_12_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_2/in_0

End 

Net : rst_count_1_cry_19
T_6_5_wire_logic_cluster/lc_2/cout
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : rst_countZ0Z_1
T_6_5_wire_logic_cluster/lc_6/out
T_6_2_sp4_v_t_36
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_6/in_3

End 

Net : rst_countZ0Z_0
T_6_5_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_45
T_6_3_lc_trk_g2_0
T_6_3_input_2_0
T_6_3_wire_logic_cluster/lc_0/in_2

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_4/in_3

End 

Net : rst_count_1_cry_18
T_6_5_wire_logic_cluster/lc_1/cout
T_6_5_wire_logic_cluster/lc_2/in_3

Net : rst_count_1_cry_17
T_6_5_wire_logic_cluster/lc_0/cout
T_6_5_wire_logic_cluster/lc_1/in_3

Net : rst_countZ0Z_20
T_6_5_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_6_5_0_
T_6_5_wire_logic_cluster/carry_in_mux/cout
T_6_5_wire_logic_cluster/lc_0/in_3

Net : rst_countZ0Z_19
T_6_5_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g2_2
T_5_4_input_2_6
T_5_4_wire_logic_cluster/lc_6/in_2

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g1_2
T_6_5_wire_logic_cluster/lc_2/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_2_6_lc_trk_g3_2
T_2_6_wire_logic_cluster/lc_1/in_0

End 

Net : rst_countZ0Z_18
T_6_5_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_1/in_1

End 

Net : rst_countZ0Z_2
T_6_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_1/in_1

End 

Net : rst_countZ0Z_3
T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : rst_count_1_cry_15
T_6_4_wire_logic_cluster/lc_6/cout
T_6_4_wire_logic_cluster/lc_7/in_3

Net : rst_countZ0Z_4
T_6_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : rst_count_1_cry_14
T_6_4_wire_logic_cluster/lc_5/cout
T_6_4_wire_logic_cluster/lc_6/in_3

Net : rst_countZ0Z_5
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_4/in_1

End 

Net : rst_count_1_cry_13
T_6_4_wire_logic_cluster/lc_4/cout
T_6_4_wire_logic_cluster/lc_5/in_3

Net : rst_countZ0Z_6
T_6_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_5/in_1

End 

Net : rst_count_1_cry_12
T_6_4_wire_logic_cluster/lc_3/cout
T_6_4_wire_logic_cluster/lc_4/in_3

Net : rst_count_1_cry_11
T_6_4_wire_logic_cluster/lc_2/cout
T_6_4_wire_logic_cluster/lc_3/in_3

Net : rst_count_1_cry_10
T_6_4_wire_logic_cluster/lc_1/cout
T_6_4_wire_logic_cluster/lc_2/in_3

Net : rst_count_1_cry_9
T_6_4_wire_logic_cluster/lc_0/cout
T_6_4_wire_logic_cluster/lc_1/in_3

Net : bfn_6_4_0_
T_6_4_wire_logic_cluster/carry_in_mux/cout
T_6_4_wire_logic_cluster/lc_0/in_3

Net : rst_count_1_cry_7
T_6_3_wire_logic_cluster/lc_6/cout
T_6_3_wire_logic_cluster/lc_7/in_3

Net : rst_count_1_cry_6
T_6_3_wire_logic_cluster/lc_5/cout
T_6_3_wire_logic_cluster/lc_6/in_3

Net : rst_count_1_cry_5
T_6_3_wire_logic_cluster/lc_4/cout
T_6_3_wire_logic_cluster/lc_5/in_3

Net : rst_count_1_cry_4
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

Net : rst_count_1_cry_3
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : rst_count_1_cry_2
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : rst_count_1_cry_1
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : CONSTANT_ONE_NET
T_7_4_wire_logic_cluster/lc_3/out
T_7_4_sp4_h_l_11
T_3_4_sp4_h_l_7
T_2_0_span4_vert_37
T_2_0_lc_trk_g0_5
T_6_0_wire_pll/RESET

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_sp4_h_l_11
T_3_4_sp4_h_l_7
T_2_0_span4_vert_37
T_0_1_span4_vert_b_10
T_0_2_lc_trk_g0_6
T_0_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : rst_count_i_g_19
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_glb2local_0
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_3/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

End 

Net : rst_count_i_19
T_2_6_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_47
T_0_8_span4_horz_34
T_0_8_lc_trk_g1_2
T_0_8_wire_gbuf/in

End 

Net : GB_BUFFER_rst_count_i_g_19_THRU_CO
T_5_1_wire_logic_cluster/lc_3/out
T_5_0_lc_trk_g0_3
T_5_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : test1_c
T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_17_span4_horz_r_0
T_4_17_lc_trk_g0_4
T_4_17_wire_io_cluster/io_0/D_OUT_0

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_3_sp4_v_t_47
T_1_0_span4_vert_25
T_1_0_span4_horz_r_0
T_4_0_lc_trk_g1_4
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : test2_c
T_13_15_wire_io_cluster/io_0/D_IN_0
T_9_15_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_1_sp4_v_t_47
T_8_2_lc_trk_g2_7
T_8_2_wire_logic_cluster/lc_5/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_13_15_span12_horz_0
T_12_3_sp12_v_t_23
T_0_3_span12_horz_0
T_8_3_sp4_h_l_9
T_7_0_span4_vert_26
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_5/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_9_15_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_1_sp4_v_t_47
T_8_0_span4_vert_1
T_4_0_span4_horz_r_0
T_5_0_lc_trk_g0_4
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : GB_BUFFER_clk_in_c_g_THRU_CO
T_5_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_5
T_0_1_span4_horz_5
T_0_1_lc_trk_g0_5
T_6_0_wire_pll/REFERENCECLK

End 

Net : o_serial_data_c
T_11_4_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_23
T_0_12_span12_horz_3
T_0_12_lc_trk_g1_3
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_rx_data_i_6
T_2_7_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_38
T_0_8_span4_horz_32
T_0_8_lc_trk_g0_0
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_rx_data_i_5
T_6_6_wire_logic_cluster/lc_5/out
T_0_6_span12_horz_6
T_0_6_lc_trk_g0_6
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_rx_data_i_4
T_12_7_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_37
T_13_9_span4_horz_0
T_13_9_lc_trk_g1_0
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_rx_data_i_3
T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_11_7_sp4_v_t_42
T_12_11_sp4_h_l_1
T_13_11_lc_trk_g0_4
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_rx_data_i_2
T_12_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_rx_data_i_1
T_12_9_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_44
T_13_12_span4_horz_3
T_13_12_lc_trk_g1_3
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_rx_data_i_0
T_12_11_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLKOP_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

End 

Net : ice_pll_inst.CLKOP
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : clk_in_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_glb2local_2
T_5_1_lc_trk_g0_6
T_5_1_wire_logic_cluster/lc_0/in_0

End 

