<!DOCTYPE html SYSTEM "about:legacy-compat">
<html lang="en-US" data-preset="contrast" data-primary-color="#307FFF"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta charset="UTF-8"><meta name="robots" content="noindex"><meta name="built-on" content="2024-03-15T02:21:08.5162398"><title>Verilog | NotiteFacooltate</title><script type="application/json" id="virtual-toc-data">[{"id":"generalities","level":0,"title":"Generalities","anchor":"#generalities"},{"id":"verilog","level":0,"title":"Verilog","anchor":"#verilog"},{"id":"logical-operations","level":0,"title":"Logical operations","anchor":"#logical-operations"},{"id":"bitwise-operations-just-like-c","level":0,"title":"Bitwise operations (just like C)","anchor":"#bitwise-operations-just-like-c"},{"id":"parameters","level":0,"title":"Parameters","anchor":"#parameters"},{"id":"data-types","level":0,"title":"Data types","anchor":"#data-types"},{"id":"arrays","level":0,"title":"Arrays","anchor":"#arrays"},{"id":"number-formats","level":0,"title":"Number formats","anchor":"#number-formats"},{"id":"concatenation","level":0,"title":"Concatenation","anchor":"#concatenation"},{"id":"casting","level":0,"title":"Casting","anchor":"#casting"},{"id":"functions","level":0,"title":"Functions","anchor":"#functions"}]</script><script type="application/json" id="topic-shortcuts"></script><link href="https://resources.jetbrains.com/writerside/apidoc/6.6.6-b224/app.css" rel="stylesheet"><link rel="manifest" href="site.webmanifest"><meta name="msapplication-TileColor" content="#000000"><link rel="apple-touch-icon" sizes="180x180" href="https://jetbrains.com/apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="https://jetbrains.com/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="https://jetbrains.com/favicon-16x16.png"><meta name="msapplication-TileImage" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-144x144.png"><meta name="msapplication-square70x70logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-70x70.png"><meta name="msapplication-square150x150logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-150x150.png"><meta name="msapplication-wide310x150logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-310x150.png"><meta name="msapplication-square310x310logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-310x310.png"><meta name="image" content=""><!-- Open Graph --><meta property="og:title" content="Verilog | NotiteFacooltate"><meta property="og:description" content=""><meta property="og:image" content=""><meta property="og:site_name" content="NotiteFacooltate Help"><meta property="og:type" content="website"><meta property="og:locale" content="en_US"><meta property="og:url" content="writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-1.html"><!-- End Open Graph --><!-- Twitter Card --><meta name="twitter:card" content="summary_large_image"><meta name="twitter:site" content=""><meta name="twitter:title" content="Verilog | NotiteFacooltate"><meta name="twitter:description" content=""><meta name="twitter:creator" content=""><meta name="twitter:image:src" content=""><!-- End Twitter Card --><!-- Schema.org WebPage --><script type="application/ld+json">{
    "@context": "http://schema.org",
    "@type": "WebPage",
    "@id": "writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-1.html#webpage",
    "url": "writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-1.html",
    "name": "Verilog | NotiteFacooltate",
    "description": "",
    "image": "",
    "inLanguage":"en-US"
}</script><!-- End Schema.org --><!-- Schema.org WebSite --><script type="application/ld+json">{
    "@type": "WebSite",
    "@id": "writerside-documentationjtmaston.github.io/NotiteFacooltate/#website",
    "url": "writerside-documentationjtmaston.github.io/NotiteFacooltate/",
    "name": "NotiteFacooltate Help"
}</script><!-- End Schema.org --></head><body data-id="Chapter-1" data-main-title="Verilog" data-article-props="{&quot;seeAlsoStyle&quot;:&quot;links&quot;}" data-template="article" data-breadcrumbs="Extra-FPGAs.md|Extra - FPGAs"><div class="wrapper"><main class="panel _main"><header class="panel__header"><div class="container"><h3>NotiteFacooltate 1.0 Help</h3><div class="panel-trigger"></div></div></header><section class="panel__content"><div class="container"><article class="article" data-shortcut-switcher="inactive"><h1 data-toc="Chapter-1" id="Chapter-1.md">Verilog</h1><section class="chapter"><h2 id="generalities" data-toc="generalities">Generalities</h2><p id="ljnfjz_223">ASIC - Fixed-function hardware, application-specific-integrated-circuit<br> FPGA - Flexible-function hw, field-programmable gate array</p><p id="ljnfjz_225">ASIC &amp; FPGA steps:</p><ul class="list _bullet" id="ljnfjz_226"><li class="list__item" id="ljnfjz_227"><p>Design</p></li><li class="list__item" id="ljnfjz_228"><p>Simulation</p></li><li class="list__item" id="ljnfjz_229"><p>Place and route</p></li><li class="list__item" id="ljnfjz_230"><p>Static Timing analysis</p></li><li class="list__item" id="ljnfjz_231"><p>Lab debug</p></li></ul><p id="ljnfjz_232">FPGAs allow us to retrace back to Place &amp; Route, without the need to re-start the process.</p></section><section class="chapter"><h2 id="verilog" data-toc="verilog">Verilog</h2><p id="ljnfjz_233"><code class="code" id="ljnfjz_234">assign a = b;</code>-&gt; Assign the value of b to a, where in can be a signal, function or operation. Out is any signal declared. <br><code class="code" id="ljnfjz_236">//comment or /**/</code>-&gt; self-explanatory <code class="code" id="ljnfjz_237">if (condition) event</code>-&gt; if statement</p></section><section class="chapter"><h2 id="logical-operations" data-toc="logical-operations">Logical operations</h2><p id="ljnfjz_238"><code class="code" id="ljnfjz_239">NOT = !</code>, eg <code class="code" id="ljnfjz_240">assign a = !b;</code><br><code class="code" id="ljnfjz_242">AND = &amp;&amp;</code>, eg <code class="code" id="ljnfjz_243">assign c = a &amp;&amp; b;</code><br><code class="code" id="ljnfjz_245">OR = ||</code>, eg <code class="code" id="ljnfjz_246">assign c = a || b;</code><br><code class="code" id="ljnfjz_248">XOR = ^</code>, eg <code class="code" id="ljnfjz_249">assign c = a ^ b;</code><br> Chaining operations: <code class="code" id="ljnfjz_251">assign delta = ((a &amp;&amp; b) | c) ^ d</code></p></section><section class="chapter"><h2 id="bitwise-operations-just-like-c" data-toc="bitwise-operations-just-like-c">Bitwise operations (just like C)</h2><p id="ljnfjz_252"><code class="code" id="ljnfjz_253">Bitwise and = &amp;</code>, eg <code class="code" id="ljnfjz_254">assign a = !b;</code><br><code class="code" id="ljnfjz_256">Bitwise or = |</code>, eg <code class="code" id="ljnfjz_257">assign a = !b;</code></p><section class="chapter"><h3 id="modules" data-toc="modules">Modules</h3><p id="ljnfjz_258">Represent &quot;programs&quot; associated with FPGAs</p><div class="code-block" data-lang="none">
module top(input clk_25mhz,
           input [6:0] btn,
           output [7:0] led,
           output wifi_gpio0);

    wire i_clk;

    // Tie GPIO0, keep board from rebooting
    assign wifi_gpio0 = 1'b1;
    assign i_clk= clk_25mhz;
    reg [7:0] o_led;
    assign led= o_led;
    localparam ctr_width = 32;
    reg [ctr_width-1:0] ctr = 0;

    always @(posedge i_clk) begin
               ctr &lt;= ctr + 1;
          o_led[7] &lt;= 1;
          o_led[6] &lt;= btn[1];
        o_led[5:0] &lt;= ctr[23:18];
    end

endmodule

</div><p id="ljnfjz_260"><code class="code" id="ljnfjz_261">timescale [unit]/[precision]</code>: sets timescale associated to the program. Associated values are <code class="code" id="ljnfjz_262">s</code>, <code class="code" id="ljnfjz_263">ms</code>... <code class="code" id="ljnfjz_264">fs</code>. <br><code class="code" id="ljnfjz_266">module block</code>: contains the port list, with input and output ports<br><code class="code" id="ljnfjz_268">#(parameter)</code>: if marked with #, represents a parameter list, which can be used to define parameters used.</p></section></section><section class="chapter"><h2 id="parameters" data-toc="parameters">Parameters</h2><ul class="list _bullet" id="ljnfjz_269"><li class="list__item" id="ljnfjz_270"><p>Parameters help clean up code</p></li><li class="list__item" id="ljnfjz_271"><p>Parameters can be integers, strings, or types (similar to typedef, one can write) <code class="code" id="ljnfjz_272">#(parameter type LED = logic unsigned [5:0]</code></p></li></ul></section><section class="chapter"><h2 id="data-types" data-toc="data-types">Data types</h2><ul class="list _bullet" id="ljnfjz_273"><li class="list__item" id="ljnfjz_274"><p><code class="code" id="ljnfjz_275">logic</code>: (true, false, x for undefined, z for tri-state)</p></li><li class="list__item" id="ljnfjz_276"><p><code class="code" id="ljnfjz_277">bit</code>: stores a 1 or a zero</p></li><li class="list__item" id="ljnfjz_278"><p><code class="code" id="ljnfjz_279">byte</code>: 8 bits</p></li><li class="list__item" id="ljnfjz_280"><p><code class="code" id="ljnfjz_281">shortint</code>: 16 bits</p></li><li class="list__item" id="ljnfjz_282"><p><code class="code" id="ljnfjz_283">int</code>: 32 bits</p></li><li class="list__item" id="ljnfjz_284"><p><code class="code" id="ljnfjz_285">longint</code>: 64 bits</p></li></ul></section><section class="chapter"><h2 id="arrays" data-toc="arrays">Arrays</h2><ul class="list _bullet" id="ljnfjz_286"><li class="list__item" id="ljnfjz_287"><p>Packed and unpacked types</p></li><li class="list__item" id="ljnfjz_288"><p>Packed: <code class="code" id="ljnfjz_289">bit [31:0] dword</code></p></li><li class="list__item" id="ljnfjz_290"><p>Unpacked: <code class="code" id="ljnfjz_291">bit [32] dword</code></p></li></ul><section class="chapter"><h3 id="query-functions" data-toc="query-functions">Query functions</h3><ul class="list _bullet" id="ljnfjz_292"><li class="list__item" id="ljnfjz_293"><p><code class="code" id="ljnfjz_294">$left(array, [dimension])</code>: dimensions of an array</p></li><li class="list__item" id="ljnfjz_295"><p><code class="code" id="ljnfjz_296">$right(array, [dimension])</code>: leftmost value</p></li><li class="list__item" id="ljnfjz_297"><p><code class="code" id="ljnfjz_298">$high(array, [dimension])</code>: largest value in the dimension's range</p></li><li class="list__item" id="ljnfjz_299"><p><code class="code" id="ljnfjz_300">$low(array, [dimension])</code>: smallest value in the dimension's range</p></li><li class="list__item" id="ljnfjz_301"><p><code class="code" id="ljnfjz_302">$size(array)</code></p></li><li class="list__item" id="ljnfjz_303"><p><code class="code" id="ljnfjz_304">$bits()</code>: number of bits used</p></li><li class="list__item" id="ljnfjz_305"><p><code class="code" id="ljnfjz_306">$clog2()</code>: size of an array that can hold the number of items passed</p></li></ul></section><section class="chapter"><h3 id="array-assigning" data-toc="array-assigning">Array assigning</h3><ul class="list _bullet" id="ljnfjz_307"><li class="list__item" id="ljnfjz_308"><p><code class="code" id="ljnfjz_309">logic [7:0] data; assign data = '1;</code>-&gt; gets filled with 1</p></li><li class="list__item" id="ljnfjz_310"><p><code class="code" id="ljnfjz_311">logic [7:0] data; assign data = '0;</code>-&gt; gets filled with 0</p></li><li class="list__item" id="ljnfjz_312"><p><code class="code" id="ljnfjz_313">logic [7:0] data; assign data = 'z;</code>-&gt; gets filled with z</p></li><li class="list__item" id="ljnfjz_314"><p><code class="code" id="ljnfjz_315">logic [7:0] data; assign data = 0;</code>-&gt; first 32 bits set to 0 (<span class="control" id="ljnfjz_316">default size is 32!</span>)</p></li></ul></section></section><section class="chapter"><h2 id="number-formats" data-toc="number-formats">Number formats</h2><ul class="list _bullet" id="ljnfjz_317"><li class="list__item" id="ljnfjz_318"><p>Signed &amp; unsigned: <code class="code" id="ljnfjz_319">bit [un]signed[31:0] [un]signed_vector;</code> creates a value, with two's complement</p></li></ul></section><section class="chapter"><h2 id="concatenation" data-toc="concatenation">Concatenation</h2><ul class="list _bullet" id="ljnfjz_320"><li class="list__item" id="ljnfjz_321"><p>Done using the <code class="code" id="ljnfjz_322">{}</code> operator: add and replicate bits</p></li><li class="list__item" id="ljnfjz_323"><p><code class="code" id="ljnfjz_324">{1'b0, unsigned_vect}</code> merges the values, <code class="code" id="ljnfjz_325">{2{unsigned_vect}}</code> creates two concatenated copies of unsigned_vect</p></li></ul></section><section class="chapter"><h2 id="casting" data-toc="casting">Casting</h2><ul class="list _bullet" id="ljnfjz_326"><li class="list__item" id="ljnfjz_327"><p>Done via the <code class="code" id="ljnfjz_328">signed'</code> keyword</p></li></ul></section><section class="chapter"><h2 id="functions" data-toc="functions">Functions</h2><ul class="list _bullet" id="ljnfjz_329"><li class="list__item" id="ljnfjz_330"><p><code class="code" id="ljnfjz_331">function [data:size] name(input [data:size] arg);</code></p></li></ul></section><div class="last-modified">Last modified: 15 March 2024</div><div data-feedback-placeholder="true"></div><div class="navigation-links _bottom"><a href="chapter-6-place-route-flash.html" class="navigation-links__prev">Chapter 6: Place, route, flash!</a><a href="an-3-sem-1.html" class="navigation-links__next">An 3 Sem 1</a></div></article><div id="disqus_thread"></div></div></section></main></div><script src="https://resources.jetbrains.com/writerside/apidoc/6.6.6-b224/app.js"></script></body></html>