<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_mem_single_access_seq</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic553"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_mem_single_access_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype553"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_mem_single_access_seq</div></div></div>
 <div class="CBody"><p>Verify the accessibility of a memory by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the written value.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot;, &quot;NO_MEM_TESTS&quot;, or &quot;NO_MEM_ACCESS_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the memory, the memory is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.mem0.get_full_name()},<br />                           &quot;NO_MEM_TESTS&quot;, 1, this);</pre><p>Memories without an available backdoor cannot be tested.</p><p>The DUT should be idle and not modify the memory during this test.</p></div>
</div>

<a name="Variables"></a><a name="Topic554"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="mem"></a><a name="Topic555"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">mem</div>
 <div id="NDPrototype555" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#SystemVerilogClass:uvm_mem" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,851);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem</a> mem</div></div>
 <div class="CBody"><p>The memory to be tested</p></div>
</div>

</body></html>