Start time: 14:50:50 on Mar 31,2023
qverilog r_top.sv r_fifo.sv r_fsm.sv r_sync.sv r_register.sv 
-- Compiling module r_top
-- Compiling module r_fifo
-- Compiling module r_fsm
-- Compiling module r_sync
-- Compiling module r_reg

Top level modules:
	r_top
# vsim -lib work work.r_top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.r_top(fast)
# run -all
#  quit -f
# End time: 14:51:00 on Mar 31,2023, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
