[2021-09-09 09:53:19,775]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 09:53:19,775]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:53:20,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; ".

Peak memory: 14094336 bytes

[2021-09-09 09:53:20,742]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:53:20,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34910208 bytes

[2021-09-09 09:53:20,938]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 09:53:20,938]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:53:21,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :293
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :293
score:100
	Report mapping result:
		klut_size()     :332
		klut.num_gates():293
		max delay       :6
		max area        :293
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :236
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 9326592 bytes

[2021-09-09 09:53:21,020]mapper_test.py:220:[INFO]: area: 293 level: 6
[2021-09-09 11:48:51,270]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 11:48:51,271]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:48:52,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; ".

Peak memory: 14458880 bytes

[2021-09-09 11:48:52,228]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:48:52,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34660352 bytes

[2021-09-09 11:48:52,372]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 11:48:52,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:48:54,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :293
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :389
score:100
	Report mapping result:
		klut_size()     :427
		klut.num_gates():388
		max delay       :5
		max area        :389
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :58
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :305
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18087936 bytes

[2021-09-09 11:48:54,444]mapper_test.py:220:[INFO]: area: 388 level: 5
[2021-09-09 13:19:07,037]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 13:19:07,037]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:19:07,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; ".

Peak memory: 14532608 bytes

[2021-09-09 13:19:07,938]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:19:08,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 35033088 bytes

[2021-09-09 13:19:08,124]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 13:19:08,125]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:19:10,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :298
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :422
		klut.num_gates():383
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :300
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18075648 bytes

[2021-09-09 13:19:10,194]mapper_test.py:220:[INFO]: area: 383 level: 5
[2021-09-09 15:02:34,700]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 15:02:34,700]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:34,701]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:34,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34922496 bytes

[2021-09-09 15:02:34,854]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 15:02:34,854]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:37,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18198528 bytes

[2021-09-09 15:02:37,148]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-09 15:31:39,533]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 15:31:39,534]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:39,534]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:39,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 35024896 bytes

[2021-09-09 15:31:39,688]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 15:31:39,688]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:41,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18235392 bytes

[2021-09-09 15:31:42,000]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-09 16:09:41,671]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 16:09:41,671]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:41,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:41,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34910208 bytes

[2021-09-09 16:09:41,858]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 16:09:41,859]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:44,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18206720 bytes

[2021-09-09 16:09:44,163]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-09 16:44:24,290]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 16:44:24,290]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:24,290]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:24,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 16:44:24,488]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 16:44:24,488]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:26,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18300928 bytes

[2021-09-09 16:44:26,744]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-09 17:20:48,165]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-09 17:20:48,165]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:48,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:48,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34828288 bytes

[2021-09-09 17:20:48,320]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-09 17:20:48,320]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:50,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18223104 bytes

[2021-09-09 17:20:50,613]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-13 23:26:41,489]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-13 23:26:41,490]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:41,490]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:41,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34672640 bytes

[2021-09-13 23:26:41,635]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-13 23:26:41,635]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:43,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :413
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :413
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :108
		LUT fanins:3	 numbers :141
		LUT fanins:4	 numbers :153
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 16175104 bytes

[2021-09-13 23:26:43,678]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-13 23:41:42,461]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-13 23:41:42,461]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:42,461]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:42,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34639872 bytes

[2021-09-13 23:41:42,603]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-13 23:41:42,604]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:42,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 8622080 bytes

[2021-09-13 23:41:42,676]mapper_test.py:220:[INFO]: area: 308 level: 6
[2021-09-14 08:56:11,475]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-14 08:56:11,476]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:11,476]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:11,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34590720 bytes

[2021-09-14 08:56:11,658]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-14 08:56:11,658]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:13,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 18206720 bytes

[2021-09-14 08:56:13,663]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-14 09:20:40,532]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-14 09:20:40,532]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:40,532]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:40,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34557952 bytes

[2021-09-14 09:20:40,673]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-14 09:20:40,673]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:40,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 9388032 bytes

[2021-09-14 09:20:40,750]mapper_test.py:220:[INFO]: area: 308 level: 6
[2021-09-15 15:30:21,356]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-15 15:30:21,357]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:21,357]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:21,504]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34795520 bytes

[2021-09-15 15:30:21,507]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-15 15:30:21,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:23,315]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 16932864 bytes

[2021-09-15 15:30:23,316]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-15 15:54:07,071]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-15 15:54:07,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:07,071]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:07,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34574336 bytes

[2021-09-15 15:54:07,201]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-15 15:54:07,202]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:07,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 9060352 bytes

[2021-09-15 15:54:07,267]mapper_test.py:220:[INFO]: area: 308 level: 6
[2021-09-18 14:00:50,517]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-18 14:00:50,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:50,518]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:50,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34648064 bytes

[2021-09-18 14:00:50,696]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-18 14:00:50,696]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:52,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :109
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 14843904 bytes

[2021-09-18 14:00:52,518]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-18 16:25:29,277]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-18 16:25:29,278]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:29,278]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:29,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34582528 bytes

[2021-09-18 16:25:29,459]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-18 16:25:29,459]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:31,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :405
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :405
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :107
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 14352384 bytes

[2021-09-18 16:25:31,271]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-22 08:57:10,182]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-22 08:57:10,183]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:10,183]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:10,309]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34701312 bytes

[2021-09-22 08:57:10,313]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-22 08:57:10,313]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:11,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13160448 bytes

[2021-09-22 08:57:11,249]mapper_test.py:220:[INFO]: area: 308 level: 6
[2021-09-22 11:24:13,444]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-22 11:24:13,445]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:13,445]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:13,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34648064 bytes

[2021-09-22 11:24:13,629]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-22 11:24:13,629]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:15,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13713408 bytes

[2021-09-22 11:24:15,449]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-23 16:42:58,136]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-23 16:42:58,136]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:58,137]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:58,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34553856 bytes

[2021-09-23 16:42:58,266]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-23 16:42:58,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:43:00,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 14114816 bytes

[2021-09-23 16:43:00,116]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-23 17:06:13,500]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-23 17:06:13,500]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:13,500]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:13,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34545664 bytes

[2021-09-23 17:06:13,628]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-23 17:06:13,628]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:15,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13463552 bytes

[2021-09-23 17:06:15,490]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-23 18:07:36,318]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-23 18:07:36,319]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:36,319]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:36,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34643968 bytes

[2021-09-23 18:07:36,509]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-23 18:07:36,509]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:38,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13955072 bytes

[2021-09-23 18:07:38,332]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-27 16:34:46,343]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-27 16:34:46,344]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:46,344]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:46,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34775040 bytes

[2021-09-27 16:34:46,547]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-27 16:34:46,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:48,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13778944 bytes

[2021-09-27 16:34:48,488]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-27 17:41:33,252]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-27 17:41:33,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:33,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:33,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34398208 bytes

[2021-09-27 17:41:33,379]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-27 17:41:33,380]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:35,212]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
balancing!
	current map manager:
		current min nodes:628
		current min depth:11
rewriting!
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13783040 bytes

[2021-09-27 17:41:35,213]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-28 02:07:48,555]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-28 02:07:48,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:48,555]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:48,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34291712 bytes

[2021-09-28 02:07:48,685]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-28 02:07:48,685]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:50,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 14024704 bytes

[2021-09-28 02:07:50,587]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-28 16:47:22,176]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-28 16:47:22,176]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:22,176]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:22,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34856960 bytes

[2021-09-28 16:47:22,307]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-28 16:47:22,308]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:24,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13533184 bytes

[2021-09-28 16:47:24,139]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-09-28 17:26:23,016]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-09-28 17:26:23,017]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:23,017]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:23,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34635776 bytes

[2021-09-28 17:26:23,145]mapper_test.py:156:[INFO]: area: 236 level: 6
[2021-09-28 17:26:23,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:25,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 14651392 bytes

[2021-09-28 17:26:25,012]mapper_test.py:220:[INFO]: area: 402 level: 5
[2021-10-09 10:41:09,646]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-09 10:41:09,646]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:09,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:09,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34467840 bytes

[2021-10-09 10:41:09,772]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-09 10:41:09,773]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:09,964]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 8949760 bytes

[2021-10-09 10:41:09,964]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-09 11:23:44,761]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-09 11:23:44,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:44,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:44,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34484224 bytes

[2021-10-09 11:23:44,890]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-09 11:23:44,890]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:45,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :404
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :404
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 9138176 bytes

[2021-10-09 11:23:45,080]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-09 16:31:31,923]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-09 16:31:31,924]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:31,924]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:32,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34377728 bytes

[2021-10-09 16:31:32,109]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-09 16:31:32,109]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:33,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-10-09 16:31:33,012]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-09 16:48:40,499]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-09 16:48:40,499]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:40,499]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:40,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34476032 bytes

[2021-10-09 16:48:40,632]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-09 16:48:40,632]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:41,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 11931648 bytes

[2021-10-09 16:48:41,512]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-12 10:57:30,874]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-12 10:57:30,874]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:30,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:31,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34668544 bytes

[2021-10-12 10:57:31,013]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-12 10:57:31,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:33,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13406208 bytes

[2021-10-12 10:57:33,014]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-12 11:17:54,122]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-12 11:17:54,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:54,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:54,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34590720 bytes

[2021-10-12 11:17:54,257]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-12 11:17:54,257]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:54,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 8835072 bytes

[2021-10-12 11:17:54,461]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-12 13:32:58,694]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-12 13:32:58,694]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:58,694]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:58,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34340864 bytes

[2021-10-12 13:32:58,877]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-12 13:32:58,877]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:33:00,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13688832 bytes

[2021-10-12 13:33:00,829]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-12 15:03:38,900]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-12 15:03:38,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:38,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:39,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34496512 bytes

[2021-10-12 15:03:39,033]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-12 15:03:39,033]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:40,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 13365248 bytes

[2021-10-12 15:03:40,985]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-12 18:48:30,792]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-12 18:48:30,792]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:30,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:30,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 18:48:30,928]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-12 18:48:30,928]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:32,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12840960 bytes

[2021-10-12 18:48:32,854]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-18 11:41:59,298]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-18 11:41:59,298]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:59,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:59,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-10-18 11:41:59,439]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-18 11:41:59,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:42:01,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12722176 bytes

[2021-10-18 11:42:01,366]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-18 12:03:47,870]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-18 12:03:47,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:47,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:48,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34648064 bytes

[2021-10-18 12:03:48,006]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-18 12:03:48,007]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:48,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 6914048 bytes

[2021-10-18 12:03:48,056]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-19 14:11:45,043]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-19 14:11:45,044]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:45,044]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:45,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34537472 bytes

[2021-10-19 14:11:45,225]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-19 14:11:45,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:45,280]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 7073792 bytes

[2021-10-19 14:11:45,280]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-22 13:32:54,179]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-22 13:32:54,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:54,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:54,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34799616 bytes

[2021-10-22 13:32:54,362]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-22 13:32:54,363]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:54,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 10117120 bytes

[2021-10-22 13:32:54,523]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-22 13:53:47,265]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-22 13:53:47,266]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:47,266]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:47,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34455552 bytes

[2021-10-22 13:53:47,404]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-22 13:53:47,405]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:47,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 10072064 bytes

[2021-10-22 13:53:47,600]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-22 14:02:05,819]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-22 14:02:05,819]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:05,819]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:05,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34598912 bytes

[2021-10-22 14:02:05,954]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-22 14:02:05,955]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:06,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 7000064 bytes

[2021-10-22 14:02:06,003]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-22 14:05:26,826]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-22 14:05:26,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:26,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:26,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34545664 bytes

[2021-10-22 14:05:26,974]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-22 14:05:26,974]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:27,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 7114752 bytes

[2021-10-22 14:05:27,021]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-23 13:31:40,264]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-23 13:31:40,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:40,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:40,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34545664 bytes

[2021-10-23 13:31:40,396]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-23 13:31:40,397]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:42,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :410
score:100
	Report mapping result:
		klut_size()     :449
		klut.num_gates():410
		max delay       :6
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :114
		LUT fanins:3	 numbers :130
		LUT fanins:4	 numbers :166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12529664 bytes

[2021-10-23 13:31:42,290]mapper_test.py:224:[INFO]: area: 410 level: 6
[2021-10-24 17:43:11,698]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-24 17:43:11,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:11,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:11,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34410496 bytes

[2021-10-24 17:43:11,885]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-24 17:43:11,885]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:13,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :410
score:100
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12750848 bytes

[2021-10-24 17:43:13,789]mapper_test.py:224:[INFO]: area: 308 level: 6
[2021-10-24 18:03:38,794]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-24 18:03:38,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:38,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:38,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-10-24 18:03:38,983]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-24 18:03:38,983]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:40,903]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
	current map manager:
		current min nodes:628
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :308
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :403
score:100
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12726272 bytes

[2021-10-24 18:03:40,904]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-26 10:25:17,597]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-26 10:25:17,598]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:17,598]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:17,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34365440 bytes

[2021-10-26 10:25:17,738]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-26 10:25:17,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:17,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	current map manager:
		current min nodes:628
		current min depth:13
	Report mapping result:
		klut_size()     :352
		klut.num_gates():313
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :153
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 6938624 bytes

[2021-10-26 10:25:17,801]mapper_test.py:224:[INFO]: area: 313 level: 6
[2021-10-26 11:01:21,197]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-26 11:01:21,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:21,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:21,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34267136 bytes

[2021-10-26 11:01:21,333]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-26 11:01:21,334]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:23,262]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :415
		klut.num_gates():376
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :135
		LUT fanins:4	 numbers :166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12640256 bytes

[2021-10-26 11:01:23,263]mapper_test.py:224:[INFO]: area: 376 level: 5
[2021-10-26 11:22:19,428]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-26 11:22:19,428]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:19,428]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:19,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34418688 bytes

[2021-10-26 11:22:19,562]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-26 11:22:19,562]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:21,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :417
		klut.num_gates():378
		max delay       :6
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :130
		LUT fanins:4	 numbers :180
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-10-26 11:22:21,449]mapper_test.py:224:[INFO]: area: 378 level: 6
[2021-10-26 12:20:24,164]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-26 12:20:24,164]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:24,164]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:24,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34594816 bytes

[2021-10-26 12:20:24,297]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-26 12:20:24,297]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:26,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 12582912 bytes

[2021-10-26 12:20:26,249]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-26 14:12:49,015]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-26 14:12:49,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:49,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:49,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34775040 bytes

[2021-10-26 14:12:49,149]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-26 14:12:49,149]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:49,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :352
		klut.num_gates():313
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :153
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 6778880 bytes

[2021-10-26 14:12:49,201]mapper_test.py:224:[INFO]: area: 313 level: 6
[2021-10-29 16:09:53,997]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-10-29 16:09:53,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:53,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:54,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34783232 bytes

[2021-10-29 16:09:54,132]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-10-29 16:09:54,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:54,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :474
		klut.num_gates():435
		max delay       :6
		max area        :435
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :212
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
Peak memory: 6877184 bytes

[2021-10-29 16:09:54,185]mapper_test.py:224:[INFO]: area: 435 level: 6
[2021-11-03 09:51:30,266]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-03 09:51:30,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:30,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:30,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34521088 bytes

[2021-11-03 09:51:30,400]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-03 09:51:30,400]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:30,485]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :474
		klut.num_gates():435
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :212
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig_output.v
	Peak memory: 7888896 bytes

[2021-11-03 09:51:30,485]mapper_test.py:226:[INFO]: area: 435 level: 6
[2021-11-03 10:03:38,326]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-03 10:03:38,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:38,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:38,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34664448 bytes

[2021-11-03 10:03:38,465]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-03 10:03:38,465]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:38,556]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :474
		klut.num_gates():435
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :223
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig_output.v
	Peak memory: 8388608 bytes

[2021-11-03 10:03:38,557]mapper_test.py:226:[INFO]: area: 435 level: 6
[2021-11-03 13:43:37,788]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-03 13:43:37,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:37,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:37,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34430976 bytes

[2021-11-03 13:43:37,923]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-03 13:43:37,923]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:38,010]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :474
		klut.num_gates():435
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :223
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig_output.v
	Peak memory: 8421376 bytes

[2021-11-03 13:43:38,011]mapper_test.py:226:[INFO]: area: 435 level: 6
[2021-11-03 13:49:53,607]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-03 13:49:53,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:53,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:53,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34279424 bytes

[2021-11-03 13:49:53,750]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-03 13:49:53,750]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:53,837]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :474
		klut.num_gates():435
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :223
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig_output.v
	Peak memory: 8421376 bytes

[2021-11-03 13:49:53,838]mapper_test.py:226:[INFO]: area: 435 level: 6
[2021-11-04 15:56:47,404]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-04 15:56:47,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:47,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:47,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34623488 bytes

[2021-11-04 15:56:47,543]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-04 15:56:47,543]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:47,680]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig_output.v
	Peak memory: 7995392 bytes

[2021-11-04 15:56:47,680]mapper_test.py:226:[INFO]: area: 305 level: 6
[2021-11-16 12:27:57,487]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-16 12:27:57,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:57,488]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:57,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34238464 bytes

[2021-11-16 12:27:57,623]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-16 12:27:57,623]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:57,676]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.013328 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6946816 bytes

[2021-11-16 12:27:57,677]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-16 14:16:54,022]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-16 14:16:54,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:54,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:54,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34390016 bytes

[2021-11-16 14:16:54,159]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-16 14:16:54,159]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:54,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.013188 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 7004160 bytes

[2021-11-16 14:16:54,216]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-16 14:23:14,017]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-16 14:23:14,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:14,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:14,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34721792 bytes

[2021-11-16 14:23:14,201]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-16 14:23:14,201]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:14,283]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.019771 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6995968 bytes

[2021-11-16 14:23:14,283]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-17 16:35:54,194]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-17 16:35:54,194]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:54,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:54,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34418688 bytes

[2021-11-17 16:35:54,335]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-17 16:35:54,336]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:54,418]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.020094 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6877184 bytes

[2021-11-17 16:35:54,418]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-18 10:18:25,977]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-18 10:18:25,977]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:25,977]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:26,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34557952 bytes

[2021-11-18 10:18:26,118]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-18 10:18:26,118]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:26,183]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.023953 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 7720960 bytes

[2021-11-18 10:18:26,184]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-23 16:11:16,583]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-23 16:11:16,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:16,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:16,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34791424 bytes

[2021-11-23 16:11:16,725]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-23 16:11:16,725]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:16,796]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.023704 secs
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 7254016 bytes

[2021-11-23 16:11:16,797]mapper_test.py:228:[INFO]: area: 308 level: 6
[2021-11-23 16:42:14,719]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-23 16:42:14,719]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:14,719]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:14,854]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34357248 bytes

[2021-11-23 16:42:14,858]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-23 16:42:14,858]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:14,958]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.03585 secs
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 7471104 bytes

[2021-11-23 16:42:14,958]mapper_test.py:228:[INFO]: area: 308 level: 6
[2021-11-24 11:38:39,889]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 11:38:39,889]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:39,889]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:40,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34439168 bytes

[2021-11-24 11:38:40,024]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 11:38:40,024]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:40,067]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.000625 secs
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6881280 bytes

[2021-11-24 11:38:40,067]mapper_test.py:228:[INFO]: area: 308 level: 6
[2021-11-24 12:01:54,216]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 12:01:54,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:54,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:54,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34799616 bytes

[2021-11-24 12:01:54,394]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 12:01:54,395]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:54,436]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.000663 secs
	Report mapping result:
		klut_size()     :347
		klut.num_gates():308
		max delay       :6
		max area        :308
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :139
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6983680 bytes

[2021-11-24 12:01:54,437]mapper_test.py:228:[INFO]: area: 308 level: 6
[2021-11-24 12:05:34,173]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 12:05:34,173]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:34,173]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:34,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34639872 bytes

[2021-11-24 12:05:34,304]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 12:05:34,305]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:34,358]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.012744 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6897664 bytes

[2021-11-24 12:05:34,359]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-24 12:11:15,481]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 12:11:15,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:15,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:15,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34459648 bytes

[2021-11-24 12:11:15,614]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 12:11:15,614]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:15,657]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00398 secs
	Report mapping result:
		klut_size()     :267
		klut.num_gates():228
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 7467008 bytes

[2021-11-24 12:11:15,658]mapper_test.py:228:[INFO]: area: 228 level: 9
[2021-11-24 12:57:32,705]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 12:57:32,705]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:32,705]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:32,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34439168 bytes

[2021-11-24 12:57:32,838]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 12:57:32,838]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:32,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.012735 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 6868992 bytes

[2021-11-24 12:57:32,892]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-24 13:08:33,878]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 13:08:33,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:33,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:34,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34586624 bytes

[2021-11-24 13:08:34,065]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 13:08:34,066]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:35,991]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.01248 secs
Mapping time: 0.015759 secs
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 12636160 bytes

[2021-11-24 13:08:35,991]mapper_test.py:228:[INFO]: area: 402 level: 5
[2021-11-24 13:31:38,937]mapper_test.py:79:[INFO]: run case "b11_comb"
[2021-11-24 13:31:38,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:38,938]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:39,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     590.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =     308.0.  Edge =      984.  Cut =     3371.  T =     0.00 sec
P:  Del =    6.00.  Ar =     261.0.  Edge =      944.  Cut =     3310.  T =     0.00 sec
P:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
E:  Del =    6.00.  Ar =     244.0.  Edge =      876.  Cut =     3338.  T =     0.00 sec
F:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
E:  Del =    6.00.  Ar =     237.0.  Edge =      852.  Cut =     2775.  T =     0.00 sec
A:  Del =    6.00.  Ar =     237.0.  Edge =      811.  Cut =     2767.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2767.  T =     0.00 sec
A:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
E:  Del =    6.00.  Ar =     236.0.  Edge =      810.  Cut =     2604.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %
Peak memory: 34467840 bytes

[2021-11-24 13:31:39,111]mapper_test.py:160:[INFO]: area: 236 level: 6
[2021-11-24 13:31:39,111]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:41,009]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
Mapping time: 0.000613 secs
Mapping time: 0.00078 secs
	Report mapping result:
		klut_size()     :441
		klut.num_gates():402
		max delay       :5
		max area        :403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :142
		LUT fanins:4	 numbers :154
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v
	Peak memory: 12656640 bytes

[2021-11-24 13:31:41,009]mapper_test.py:228:[INFO]: area: 402 level: 5
