Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_logicF_behav xil_defaultlib.tb_logicF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder2to4
Compiling module xil_defaultlib.twoToOnemux_beh
Compiling module xil_defaultlib.fourToOnemux_beh
Compiling module xil_defaultlib.mux8to1
Compiling module xil_defaultlib.logicF
Compiling module xil_defaultlib.tb_logicF
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_logicF_behav
