Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/Desktop/CAD/HW4/Generator/test_isim_beh.exe -prj Z:/Desktop/CAD/HW4/Generator/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Desktop/CAD/HW4/Generator/signal_generator.vhd" into library work
Parsing VHDL file "Z:/Desktop/CAD/HW4/Generator/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture moore of entity Sequenece [sequenece_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable Z:/Desktop/CAD/HW4/Generator/test_isim_beh.exe
Fuse Memory Usage: 31364 KB
Fuse CPU Usage: 312 ms
