#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27aa8c0 .scope module, "zap_top" "zap_top" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_clk_2x"
    .port_info 2 /INPUT 1 "i_reset"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_fiq"
    .port_info 5 /OUTPUT 1 "o_dram_wr_en"
    .port_info 6 /OUTPUT 1 "o_dram_rd_en"
    .port_info 7 /OUTPUT 32 "o_dram_data"
    .port_info 8 /OUTPUT 32 "o_dram_addr"
    .port_info 9 /OUTPUT 4 "o_dram_ben"
    .port_info 10 /INPUT 32 "i_dram_data"
    .port_info 11 /INPUT 1 "i_dram_stall"
    .port_info 12 /OUTPUT 1 "o_iram_rd_en"
    .port_info 13 /INPUT 32 "i_iram_data"
    .port_info 14 /OUTPUT 32 "o_iram_addr"
    .port_info 15 /INPUT 1 "i_iram_stall"
P_0x28a9520 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28a9560 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28a95a0 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28a95e0 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28a9620 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28a9660 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28a96a0 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28a96e0 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28a9720 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28a9760 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28a97a0 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28a97e0 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28a9820 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28a9860 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28a98a0 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28a98e0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28a9920 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28a9960 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28a99a0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28a99e0 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28a9a20 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28a9a60 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28a9aa0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28a9ae0 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28a9b20 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28a9b60 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28a9ba0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28a9be0 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28a9c20 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28a9c60 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28a9ca0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28a9ce0 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28a9d20 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28a9d60 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28a9da0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28a9de0 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28a9e20 .param/l "PHY_REGS" 1 2 36, +C4<00000000000000000000000000101001>;
P_0x28a9e60 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28a9ea0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28a9ee0 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28a9f20 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28a9f60 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28a9fa0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28a9fe0 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28aa020 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28aa060 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28aa0a0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28aa0e0 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28aa120 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28aa160 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28aa1a0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28aa1e0 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28aa220 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28aa260 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28aa2a0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28aa2e0 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28aa320 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28aa360 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28aa3a0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28aa3e0 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28aa420 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28aa460 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28aa4a0 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28aa4e0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28aa520 .param/l "UND" 0 3 8, C4<11011>;
P_0x28aa560 .param/l "USR" 0 3 6, C4<10000>;
v0x28f7360_0 .net "DRAM_ADDR", 31 0, v0x290d710_0;  1 drivers
v0x290f3b0_0 .net "DRAM_BEN", 3 0, v0x290d7e0_0;  1 drivers
v0x290f4c0_0 .net "DRAM_RDATA", 31 0, v0x26f2140_0;  1 drivers
v0x290f5b0_0 .net "DRAM_REN", 0 0, v0x290d8b0_0;  1 drivers
v0x290f6a0_0 .net "DRAM_STALL", 0 0, v0x26f3910_0;  1 drivers
v0x290f790_0 .net "DRAM_WDATA", 31 0, v0x290d980_0;  1 drivers
v0x290f8a0_0 .net "DRAM_WEN", 0 0, v0x290da50_0;  1 drivers
v0x290f990_0 .net "IRAM_ADDR", 31 0, v0x28f3990_0;  1 drivers
v0x290faa0_0 .net "IRAM_DATA", 31 0, v0x285b920_0;  1 drivers
v0x290fbf0_0 .net "IRAM_REN", 0 0, v0x28f3a30_0;  1 drivers
v0x290fce0_0 .net "IRAM_STALL", 0 0, v0x2882d50_0;  1 drivers
v0x290fd80_0 .net *"_s3", 26 0, L_0x2936230;  1 drivers
L_0x7f5ef6601a38 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x290fe60_0 .net/2u *"_s4", 4 0, L_0x7f5ef6601a38;  1 drivers
v0x290ff40_0 .net *"_s7", 4 0, L_0x2936330;  1 drivers
v0x2910020_0 .net *"_s8", 4 0, L_0x2936400;  1 drivers
v0x2910100_0 .net "addr", 31 0, L_0x2912c40;  1 drivers
v0x2910210_0 .net "addr_nxt", 31 0, v0x27c25e0_0;  1 drivers
v0x29103c0_0 .net "ben", 3 0, v0x285d060_0;  1 drivers
v0x2910460_0 .var "clear", 0 0;
v0x2910500_0 .net "clear_from_alu", 0 0, L_0x2933360;  1 drivers
v0x29105a0_0 .net "clear_from_decode", 0 0, L_0x29336c0;  1 drivers
v0x2910690_0 .net "clear_from_writeback", 0 0, L_0x2933260;  1 drivers
v0x2910730_0 .net "cp_dav", 0 0, v0x27c5f60_0;  1 drivers
v0x29107d0_0 .net "cp_done", 0 0, v0x2905aa0_0;  1 drivers
v0x2910870_0 .net "cp_rdata", 31 0, v0x28c2950_0;  1 drivers
v0x2910910_0 .net "cp_reg_en", 0 0, v0x2905e60_0;  1 drivers
v0x2910a40_0 .net "cp_rindex", 5 0, v0x2905f00_0;  1 drivers
v0x2910b90_0 .net "cp_wdata", 31 0, v0x29060b0_0;  1 drivers
v0x2910ce0_0 .net "cp_windex", 5 0, v0x2906150_0;  1 drivers
v0x2910e30_0 .net "cp_word", 31 0, v0x27c5070_0;  1 drivers
v0x2910ef0_0 .net "cpsr", 31 0, L_0x24f7f00;  1 drivers
v0x2910fb0_0 .net "data_abort", 0 0, v0x290d670_0;  1 drivers
v0x29110e0_0 .net "data_stall", 0 0, v0x290de10_0;  1 drivers
v0x29102b0_0 .net "force_user", 0 0, v0x280d860_0;  1 drivers
o0x7f5ef664a018 .functor BUFZ 1, C4<z>; HiZ drive
v0x2911390_0 .net "i_clk", 0 0, o0x7f5ef664a018;  0 drivers
o0x7f5ef6655508 .functor BUFZ 1, C4<z>; HiZ drive
v0x28cbe00_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  0 drivers
o0x7f5ef664a168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x28cbea0_0 .net "i_dram_data", 31 0, o0x7f5ef664a168;  0 drivers
o0x7f5ef664a198 .functor BUFZ 1, C4<z>; HiZ drive
v0x28cbf60_0 .net "i_dram_stall", 0 0, o0x7f5ef664a198;  0 drivers
o0x7f5ef6654d28 .functor BUFZ 1, C4<z>; HiZ drive
v0x2911840_0 .net "i_fiq", 0 0, o0x7f5ef6654d28;  0 drivers
o0x7f5ef664a7c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29118e0_0 .net "i_iram_data", 31 0, o0x7f5ef664a7c8;  0 drivers
o0x7f5ef664a7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2911980_0 .net "i_iram_stall", 0 0, o0x7f5ef664a7f8;  0 drivers
o0x7f5ef6654d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2911a20_0 .net "i_irq", 0 0, o0x7f5ef6654d58;  0 drivers
o0x7f5ef664a1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2911ac0_0 .net "i_reset", 0 0, o0x7f5ef664a1c8;  0 drivers
v0x2911b60_0 .net "instr", 31 0, v0x28f3ad0_0;  1 drivers
v0x2911c00_0 .net "instr_abort", 0 0, v0x28f1c30_0;  1 drivers
v0x2911ca0_0 .net "instr_valid_n", 0 0, v0x28f3b70_0;  1 drivers
v0x2911d40_0 .net "o_dram_addr", 31 0, v0x27a9be0_0;  1 drivers
v0x2911de0_0 .net "o_dram_ben", 3 0, v0x27c0df0_0;  1 drivers
v0x2911e80_0 .net "o_dram_data", 31 0, v0x27c09a0_0;  1 drivers
v0x2911f20_0 .net "o_dram_rd_en", 0 0, v0x27d7a50_0;  1 drivers
v0x2911fc0_0 .net "o_dram_wr_en", 0 0, v0x27d7610_0;  1 drivers
v0x2912060_0 .net "o_iram_addr", 31 0, v0x28666b0_0;  1 drivers
v0x2912100_0 .net "o_iram_rd_en", 0 0, v0x286a550_0;  1 drivers
v0x29121a0_0 .net "pc", 31 0, v0x28c2ef0_0;  1 drivers
v0x29122d0_0 .net "pc_nxt", 31 0, v0x28c2f90_0;  1 drivers
v0x2912370_0 .net "rdata", 31 0, v0x290daf0_0;  1 drivers
v0x2912410_0 .net "ren", 0 0, L_0x2929920;  1 drivers
v0x29124b0_0 .net "stall_from_decode", 0 0, L_0x227efd0;  1 drivers
v0x2912550_0 .net "stall_from_issue", 0 0, L_0x2933440;  1 drivers
v0x29125f0_0 .net "stall_from_shifter", 0 0, L_0x29333d0;  1 drivers
v0x2912690_0 .net "sync_reset", 0 0, L_0x2933860;  1 drivers
v0x2912730_0 .net "wdata", 31 0, v0x2810de0_0;  1 drivers
v0x2912860_0 .net "wen", 0 0, v0x280d7a0_0;  1 drivers
L_0x29337c0 .reduce/nor v0x28f3b70_0;
L_0x2936230 .part L_0x24f7f00, 5, 27;
L_0x2936330 .part L_0x24f7f00, 0, 5;
L_0x2936400 .functor MUXZ 5, L_0x2936330, L_0x7f5ef6601a38, v0x280d860_0, C4<>;
L_0x29365a0 .concat [ 5 27 0 0], L_0x2936400, L_0x2936230;
L_0x2936730 .reduce/nor v0x26f3910_0;
L_0x293a400 .reduce/nor v0x2882d50_0;
S_0x25d63b0 .scope module, "U_ZAP_MEM_SHM" "zap_mem_shm" 2 200, 5 3 0, S_0x27aa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpu_address"
    .port_info 3 /INPUT 32 "i_cpu_data"
    .port_info 4 /INPUT 1 "i_cpu_ren"
    .port_info 5 /INPUT 1 "i_cpu_wen"
    .port_info 6 /OUTPUT 32 "o_cpu_data"
    .port_info 7 /OUTPUT 1 "o_cpu_stall"
    .port_info 8 /INPUT 1 "i_cpu_flush"
    .port_info 9 /INPUT 4 "i_cpu_ben"
    .port_info 10 /OUTPUT 32 "o_ram_addr"
    .port_info 11 /OUTPUT 1 "o_ram_rd_en"
    .port_info 12 /OUTPUT 1 "o_ram_wr_en"
    .port_info 13 /OUTPUT 4 "o_ram_ben"
    .port_info 14 /OUTPUT 32 "o_ram_data"
    .port_info 15 /INPUT 32 "i_ram_data"
    .port_info 16 /INPUT 1 "i_ram_stall"
P_0x24f8010 .param/l "BUSY" 1 5 30, C4<1>;
P_0x24f8050 .param/l "IDLE" 1 5 29, C4<0>;
v0x28a62e0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x26b70f0_0 .net "i_cpu_address", 31 0, v0x290d710_0;  alias, 1 drivers
v0x2777d80_0 .net "i_cpu_ben", 3 0, v0x290d7e0_0;  alias, 1 drivers
v0x2732100_0 .net "i_cpu_data", 31 0, v0x290d980_0;  alias, 1 drivers
L_0x7f5ef6601a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26b94c0_0 .net "i_cpu_flush", 0 0, L_0x7f5ef6601a80;  1 drivers
v0x26b9000_0 .net "i_cpu_ren", 0 0, v0x290d8b0_0;  alias, 1 drivers
v0x26bd2e0_0 .net "i_cpu_wen", 0 0, v0x290da50_0;  alias, 1 drivers
v0x2792590_0 .net "i_ram_data", 31 0, o0x7f5ef664a168;  alias, 0 drivers
v0x2791b40_0 .net "i_ram_stall", 0 0, o0x7f5ef664a198;  alias, 0 drivers
v0x26d5ff0_0 .net "i_reset", 0 0, o0x7f5ef664a1c8;  alias, 0 drivers
v0x26f2140_0 .var "o_cpu_data", 31 0;
v0x26f3910_0 .var "o_cpu_stall", 0 0;
v0x27a9be0_0 .var "o_ram_addr", 31 0;
v0x27c0df0_0 .var "o_ram_ben", 3 0;
v0x27c09a0_0 .var "o_ram_data", 31 0;
v0x27d7a50_0 .var "o_ram_rd_en", 0 0;
v0x27d7610_0 .var "o_ram_wr_en", 0 0;
v0x27ee5d0_0 .var "state", 0 0;
E_0x2809820 .event edge, v0x27ee5d0_0, v0x26b9000_0, v0x26bd2e0_0, v0x2791b40_0;
E_0x2874680 .event edge, v0x2792590_0;
E_0x2815580 .event posedge, v0x28a62e0_0;
S_0x28a75a0 .scope module, "U_ZAP_MEM_SHM_CODE" "zap_mem_shm" 2 275, 5 3 0, S_0x27aa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpu_address"
    .port_info 3 /INPUT 32 "i_cpu_data"
    .port_info 4 /INPUT 1 "i_cpu_ren"
    .port_info 5 /INPUT 1 "i_cpu_wen"
    .port_info 6 /OUTPUT 32 "o_cpu_data"
    .port_info 7 /OUTPUT 1 "o_cpu_stall"
    .port_info 8 /INPUT 1 "i_cpu_flush"
    .port_info 9 /INPUT 4 "i_cpu_ben"
    .port_info 10 /OUTPUT 32 "o_ram_addr"
    .port_info 11 /OUTPUT 1 "o_ram_rd_en"
    .port_info 12 /OUTPUT 1 "o_ram_wr_en"
    .port_info 13 /OUTPUT 4 "o_ram_ben"
    .port_info 14 /OUTPUT 32 "o_ram_data"
    .port_info 15 /INPUT 32 "i_ram_data"
    .port_info 16 /INPUT 1 "i_ram_stall"
P_0x24f76a0 .param/l "BUSY" 1 5 30, C4<1>;
P_0x24f76e0 .param/l "IDLE" 1 5 29, C4<0>;
v0x27ee190_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27f26f0_0 .net "i_cpu_address", 31 0, v0x28f3990_0;  alias, 1 drivers
L_0x7f5ef6601d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x28001b0_0 .net "i_cpu_ben", 3 0, L_0x7f5ef6601d08;  1 drivers
L_0x7f5ef6601c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f32e0_0 .net "i_cpu_data", 31 0, L_0x7f5ef6601c78;  1 drivers
v0x2759530_0 .net "i_cpu_flush", 0 0, v0x2910460_0;  1 drivers
v0x2760c80_0 .net "i_cpu_ren", 0 0, v0x28f3a30_0;  alias, 1 drivers
L_0x7f5ef6601cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2861b50_0 .net "i_cpu_wen", 0 0, L_0x7f5ef6601cc0;  1 drivers
v0x2861030_0 .net "i_ram_data", 31 0, o0x7f5ef664a7c8;  alias, 0 drivers
v0x2873220_0 .net "i_ram_stall", 0 0, o0x7f5ef664a7f8;  alias, 0 drivers
v0x285c5a0_0 .net "i_reset", 0 0, o0x7f5ef664a1c8;  alias, 0 drivers
v0x285b920_0 .var "o_cpu_data", 31 0;
v0x2882d50_0 .var "o_cpu_stall", 0 0;
v0x28666b0_0 .var "o_ram_addr", 31 0;
v0x2865b10_0 .var "o_ram_ben", 3 0;
v0x286b190_0 .var "o_ram_data", 31 0;
v0x286a550_0 .var "o_ram_rd_en", 0 0;
v0x28a4af0_0 .var "o_ram_wr_en", 0 0;
v0x28a3fe0_0 .var "state", 0 0;
E_0x2443b30 .event edge, v0x28a3fe0_0, v0x2760c80_0, v0x2861b50_0, v0x2873220_0;
E_0x2443950 .event edge, v0x2861030_0;
S_0x2818910 .scope module, "u_reset_sync" "reset_sync" 2 158, 6 4 0, S_0x27aa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /OUTPUT 1 "o_reset"
L_0x2933860 .functor BUFZ 1, v0x28a37a0_0, C4<0>, C4<0>, C4<0>;
v0x28a3bc0_0 .var "flop1", 0 0;
v0x28a37a0_0 .var "flop2", 0 0;
v0x28a3340_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x2888860_0 .net "i_reset", 0 0, o0x7f5ef664a1c8;  alias, 0 drivers
v0x2810990_0 .net "o_reset", 0 0, L_0x2933860;  alias, 1 drivers
E_0x23f01e0 .event posedge, v0x26d5ff0_0, v0x28a62e0_0;
S_0x2814e00 .scope module, "u_zap_core" "zap_core" 2 81, 7 21 0, S_0x27aa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_clk_2x"
    .port_info 2 /INPUT 1 "i_reset"
    .port_info 3 /INPUT 32 "i_instruction"
    .port_info 4 /INPUT 1 "i_valid"
    .port_info 5 /INPUT 1 "i_instr_abort"
    .port_info 6 /OUTPUT 1 "o_read_en"
    .port_info 7 /OUTPUT 1 "o_write_en"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /OUTPUT 1 "o_mem_translate"
    .port_info 10 /INPUT 1 "i_data_stall"
    .port_info 11 /INPUT 1 "i_data_abort"
    .port_info 12 /INPUT 32 "i_rd_data"
    .port_info 13 /OUTPUT 32 "o_wr_data"
    .port_info 14 /OUTPUT 4 "o_ben"
    .port_info 15 /INPUT 1 "i_fiq"
    .port_info 16 /INPUT 1 "i_irq"
    .port_info 17 /INPUT 1 "i_copro_done"
    .port_info 18 /OUTPUT 1 "o_copro_dav"
    .port_info 19 /OUTPUT 32 "o_copro_word"
    .port_info 20 /INPUT 1 "i_copro_reg_en"
    .port_info 21 /INPUT 6 "i_copro_reg_wr_index"
    .port_info 22 /INPUT 6 "i_copro_reg_rd_index"
    .port_info 23 /INPUT 32 "i_copro_reg_wr_data"
    .port_info 24 /OUTPUT 32 "o_copro_reg_rd_data"
    .port_info 25 /OUTPUT 32 "o_pc"
    .port_info 26 /OUTPUT 32 "o_cpsr"
    .port_info 27 /OUTPUT 32 "o_address_nxt"
    .port_info 28 /OUTPUT 32 "o_pc_nxt"
    .port_info 29 /OUTPUT 1 "o_clear_from_alu"
    .port_info 30 /OUTPUT 1 "o_stall_from_shifter"
    .port_info 31 /OUTPUT 1 "o_stall_from_issue"
    .port_info 32 /OUTPUT 1 "o_stall_from_decode"
    .port_info 33 /OUTPUT 1 "o_clear_from_decode"
    .port_info 34 /OUTPUT 1 "o_clear_from_writeback"
P_0x28aa5b0 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28aa5f0 .param/l "AL" 0 8 16, C4<1110>;
P_0x28aa630 .param/l "ALU_OPS" 1 7 114, +C4<00000000000000000000000000100000>;
P_0x28aa670 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28aa6b0 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28aa6f0 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28aa730 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28aa770 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28aa7b0 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28aa7f0 .param/l "ARCH_REGS" 1 7 110, +C4<00000000000000000000000000100000>;
P_0x28aa830 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28aa870 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28aa8b0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28aa8f0 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28aa930 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28aa970 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28aa9b0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28aa9f0 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28aaa30 .param/l "CC" 0 8 5, C4<0011>;
P_0x28aaa70 .param/l "CS" 0 8 4, C4<0010>;
P_0x28aaab0 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28aaaf0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28aab30 .param/l "FLAG_WDT" 1 7 125, +C4<00000000000000000000000000100000>;
P_0x28aab70 .param/l "GE" 0 8 12, C4<1010>;
P_0x28aabb0 .param/l "GT" 0 8 14, C4<1100>;
P_0x28aabf0 .param/l "HI" 0 8 10, C4<1000>;
P_0x28aac30 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28aac70 .param/l "LE" 0 8 15, C4<1101>;
P_0x28aacb0 .param/l "LS" 0 8 11, C4<1001>;
P_0x28aacf0 .param/l "LT" 0 8 13, C4<1011>;
P_0x28aad30 .param/l "MI" 0 8 6, C4<0100>;
P_0x28aad70 .param/l "NE" 0 8 3, C4<0001>;
P_0x28aadb0 .param/l "NV" 0 8 17, C4<1111>;
P_0x28aadf0 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28aae30 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28aae70 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28aaeb0 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28aaef0 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28aaf30 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28aaf70 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28aafb0 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28aaff0 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28ab030 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28ab070 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28ab0b0 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28ab0f0 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28ab130 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28ab170 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28ab1b0 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28ab1f0 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28ab230 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28ab270 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28ab2b0 .param/l "PHY_REGS" 1 7 122, +C4<00000000000000000000000000101001>;
P_0x28ab2f0 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28ab330 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28ab370 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28ab3b0 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28ab3f0 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28ab430 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28ab470 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28ab4b0 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28ab4f0 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28ab530 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28ab570 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28ab5b0 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28ab5f0 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28ab630 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28ab670 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28ab6b0 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28ab6f0 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28ab730 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28ab770 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28ab7b0 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28ab7f0 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28ab830 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28ab870 .param/l "PL" 0 8 7, C4<0101>;
P_0x28ab8b0 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28ab8f0 .param/l "SHIFT_OPS" 1 7 118, +C4<00000000000000000000000000000111>;
P_0x28ab930 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28ab970 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28ab9b0 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28ab9f0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28aba30 .param/l "UND" 0 3 8, C4<11011>;
P_0x28aba70 .param/l "USR" 0 3 6, C4<10000>;
P_0x28abab0 .param/l "VC" 0 8 9, C4<0111>;
P_0x28abaf0 .param/l "VS" 0 8 8, C4<0110>;
L_0x24f7f00 .functor BUFZ 32, v0x26ba290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x29247c0 .functor OR 1, v0x279fde0_0, L_0x2924a80, C4<0>, C4<0>;
L_0x2924d90 .functor OR 1, L_0x29247c0, L_0x2924cc0, C4<0>, C4<0>;
L_0x2924fc0 .functor OR 1, L_0x2924d90, L_0x2924ed0, C4<0>, C4<0>;
L_0x29250d0 .functor OR 1, L_0x2924fc0, v0x2793990_0, C4<0>, C4<0>;
L_0x2925220 .functor OR 1, L_0x29250d0, v0x27ec9c0_0, C4<0>, C4<0>;
L_0x2929920 .functor BUFZ 1, v0x2818420_0, C4<0>, C4<0>, C4<0>;
L_0x2933260 .functor BUFZ 1, v0x28c27a0_0, C4<0>, C4<0>, C4<0>;
L_0x2933360 .functor BUFZ 1, v0x285f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x29333d0 .functor BUFZ 1, v0x28ca950_0, C4<0>, C4<0>, C4<0>;
L_0x2933440 .functor BUFZ 1, v0x27e5720_0, C4<0>, C4<0>, C4<0>;
L_0x227efd0 .functor BUFZ 1, v0x279e100_0, C4<0>, C4<0>, C4<0>;
L_0x29336c0 .functor BUFZ 1, v0x27a1270_0, C4<0>, C4<0>, C4<0>;
v0x28c5480_0 .net *"_s10", 0 0, L_0x2924a80;  1 drivers
v0x28c5560_0 .net *"_s12", 0 0, L_0x29247c0;  1 drivers
L_0x7f5ef6601258 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x28cff10_0 .net/2u *"_s14", 3 0, L_0x7f5ef6601258;  1 drivers
v0x28cffb0_0 .net *"_s16", 0 0, L_0x2924cc0;  1 drivers
v0x28d0050_0 .net *"_s18", 0 0, L_0x2924d90;  1 drivers
L_0x7f5ef66012a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x28d0140_0 .net/2u *"_s20", 3 0, L_0x7f5ef66012a0;  1 drivers
v0x28d0220_0 .net *"_s22", 0 0, L_0x2924ed0;  1 drivers
v0x28d02e0_0 .net *"_s24", 0 0, L_0x2924fc0;  1 drivers
v0x28d03a0_0 .net *"_s26", 0 0, L_0x29250d0;  1 drivers
v0x28d04f0_0 .net *"_s3", 29 0, L_0x2912ba0;  1 drivers
L_0x7f5ef6601018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28d05d0_0 .net/2u *"_s4", 1 0, L_0x7f5ef6601018;  1 drivers
L_0x7f5ef6601210 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x28d06b0_0 .net/2u *"_s8", 3 0, L_0x7f5ef6601210;  1 drivers
v0x28d0790_0 .net "alu_abt_ff", 0 0, v0x2410e40_0;  1 drivers
v0x28d0830_0 .net "alu_address_ff", 31 0, v0x280d230_0;  1 drivers
v0x28d08f0_0 .net "alu_alu_result_ff", 31 0, v0x2815840_0;  1 drivers
v0x28d0990_0 .net "alu_alu_result_nxt", 31 0, v0x2819350_0;  1 drivers
v0x28d0a50_0 .net "alu_cpsr_nxt", 31 0, v0x26b66f0_0;  1 drivers
v0x28d0c00_0 .net "alu_dav_ff", 0 0, v0x2793990_0;  1 drivers
v0x28d0ca0_0 .net "alu_dav_nxt", 0 0, v0x2793a30_0;  1 drivers
v0x28d0d40_0 .net "alu_destination_index_ff", 5 0, v0x26d7e90_0;  1 drivers
v0x28d0de0_0 .net "alu_fiq_ff", 0 0, v0x26ba1d0_0;  1 drivers
v0x28d0ed0_0 .net "alu_flags_ff", 31 0, v0x26ba290_0;  1 drivers
v0x28d0f90_0 .net "alu_hijack_sum", 32 0, L_0x2929550;  1 drivers
v0x28d10a0_0 .net "alu_irq_ff", 0 0, v0x280d170_0;  1 drivers
v0x28d1190_0 .net "alu_mem_load_ff", 0 0, v0x2818420_0;  1 drivers
v0x28d1230_0 .net "alu_mem_srcdest_index_ff", 5 0, v0x28149b0_0;  1 drivers
v0x28d12f0_0 .net "alu_pc_plus_8_ff", 31 0, v0x2828a30_0;  1 drivers
v0x28d1400_0 .net "alu_sbyte_ff", 0 0, v0x28184e0_0;  1 drivers
v0x28d14f0_0 .net "alu_shalf_ff", 0 0, v0x2814910_0;  1 drivers
v0x28d15e0_0 .net "alu_swi_ff", 0 0, v0x2828320_0;  1 drivers
v0x28d16d0_0 .net "alu_ubyte_ff", 0 0, v0x28156a0_0;  1 drivers
v0x28d17c0_0 .net "alu_uhalf_ff", 0 0, v0x2815740_0;  1 drivers
v0x28d18b0_0 .net "alu_und_ff", 0 0, v0x28283e0_0;  1 drivers
v0x28d0b40_0 .net "clear_from_alu", 0 0, v0x285f4e0_0;  1 drivers
v0x28d1b60_0 .net "clear_from_decode", 0 0, v0x27a1270_0;  1 drivers
v0x28d1c00_0 .net "clear_from_writeback", 0 0, v0x28c27a0_0;  1 drivers
v0x28d1ca0_0 .net "confirm_from_alu", 0 0, v0x285f5a0_0;  1 drivers
v0x28d1d90_0 .net "cpsr_nxt", 31 0, v0x28c29f0_0;  1 drivers
v0x28d1e80_0 .net "decode_abt_ff", 0 0, v0x27caa00_0;  1 drivers
v0x28d1f70_0 .net "decode_alu_operation_ff", 4 0, v0x27ca2f0_0;  1 drivers
v0x28d2080_0 .net "decode_alu_source_ff", 32 0, v0x27c9be0_0;  1 drivers
v0x28d2190_0 .net "decode_condition_code", 3 0, v0x27c8d20_0;  1 drivers
v0x28d22a0_0 .net "decode_destination_index", 5 0, v0x27c7f00_0;  1 drivers
v0x28d23b0_0 .net "decode_fiq_ff", 0 0, v0x27c77f0_0;  1 drivers
v0x28d24a0_0 .net "decode_flag_update_ff", 0 0, v0x27c70e0_0;  1 drivers
v0x28d2590_0 .net "decode_force32_ff", 0 0, v0x27c69d0_0;  1 drivers
v0x28d2680_0 .net "decode_irq_ff", 0 0, v0x27c6a70_0;  1 drivers
v0x28d2770_0 .net "decode_mem_load_ff", 0 0, v0x27c2ae0_0;  1 drivers
v0x28d2860_0 .net "decode_mem_pre_index_ff", 0 0, v0x27c5bb0_0;  1 drivers
v0x28d2950_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0x27c54a0_0;  1 drivers
v0x28d2a40_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0x27c4d90_0;  1 drivers
v0x28d2b30_0 .net "decode_mem_srcdest_index_ff", 5 0, v0x27c4680_0;  1 drivers
v0x28d2c40_0 .net "decode_mem_store_ff", 0 0, v0x27d6280_0;  1 drivers
v0x28d2d30_0 .net "decode_mem_translate_ff", 0 0, v0x27d5b60_0;  1 drivers
v0x28d2e20_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0x27d5440_0;  1 drivers
v0x28d2f10_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0x27d4d20_0;  1 drivers
v0x28d3000_0 .net "decode_pc_ff", 31 0, v0x27d4600_0;  1 drivers
v0x28d3110_0 .net "decode_pc_plus_8_ff", 31 0, v0x27d46a0_0;  1 drivers
v0x28d3220_0 .net "decode_shift_length_ff", 32 0, v0x27d3ee0_0;  1 drivers
v0x28d3330_0 .net "decode_shift_operation_ff", 2 0, v0x27c3f70_0;  1 drivers
v0x28d3440_0 .net "decode_shift_source_ff", 32 0, v0x27d37c0_0;  1 drivers
v0x28d3550_0 .net "decode_swi_ff", 0 0, v0x27d30a0_0;  1 drivers
v0x28d3640_0 .net "decode_switch_ff", 0 0, v0x27d2980_0;  1 drivers
v0x28d3730_0 .net "decode_taken_ff", 1 0, v0x27d2260_0;  1 drivers
v0x28d3840_0 .net "decode_und_ff", 0 0, v0x27d2320_0;  1 drivers
v0x28d1950_0 .net "fetch_bp_state", 1 0, v0x27b7e20_0;  1 drivers
v0x28d1a10_0 .net "fetch_instr_abort", 0 0, v0x27b3070_0;  1 drivers
v0x28d3cf0_0 .net "fetch_instruction", 31 0, v0x27b3110_0;  1 drivers
v0x28d3d90_0 .net "fetch_pc_ff", 31 0, v0x27b2960_0;  1 drivers
v0x28d3e30_0 .net "fetch_pc_plus_8_ff", 31 0, v0x27b2a20_0;  1 drivers
v0x28d3f20_0 .net "fetch_valid", 0 0, v0x27b2310_0;  1 drivers
v0x28d3fc0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28d4060_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x28d4100_0 .net "i_copro_done", 0 0, v0x2905aa0_0;  alias, 1 drivers
v0x28d41f0_0 .net "i_copro_reg_en", 0 0, v0x2905e60_0;  alias, 1 drivers
v0x28d4290_0 .net "i_copro_reg_rd_index", 5 0, v0x2905f00_0;  alias, 1 drivers
v0x28d4330_0 .net "i_copro_reg_wr_data", 31 0, v0x29060b0_0;  alias, 1 drivers
v0x28d43d0_0 .net "i_copro_reg_wr_index", 5 0, v0x2906150_0;  alias, 1 drivers
v0x28d4470_0 .net "i_data_abort", 0 0, v0x290d670_0;  alias, 1 drivers
v0x28d4560_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x28d4600_0 .net "i_fiq", 0 0, o0x7f5ef6654d28;  alias, 0 drivers
v0x28d46a0_0 .net "i_instr_abort", 0 0, v0x28f1c30_0;  alias, 1 drivers
v0x28d4740_0 .net "i_instruction", 31 0, v0x28f3ad0_0;  alias, 1 drivers
v0x28d47e0_0 .net "i_irq", 0 0, o0x7f5ef6654d58;  alias, 0 drivers
v0x28d4880_0 .net "i_rd_data", 31 0, v0x290daf0_0;  alias, 1 drivers
v0x28d4920_0 .net "i_reset", 0 0, o0x7f5ef664a1c8;  alias, 0 drivers
v0x28d4a50_0 .net "i_valid", 0 0, L_0x29337c0;  1 drivers
v0x28d4af0_0 .net "issue_abt_ff", 0 0, v0x27a3a00_0;  1 drivers
v0x28d4b90_0 .net "issue_alu_operation_ff", 4 0, v0x27a3aa0_0;  1 drivers
v0x28d4c30_0 .net "issue_alu_source_ff", 32 0, v0x2794350_0;  1 drivers
v0x28d4d20_0 .net "issue_alu_source_value_ff", 31 0, v0x27943f0_0;  1 drivers
v0x28d4dc0_0 .net "issue_condition_code_ff", 3 0, v0x26773c0_0;  1 drivers
v0x28d4eb0_0 .net "issue_destination_index_ff", 5 0, v0x26d66b0_0;  1 drivers
v0x28d4fa0_0 .net "issue_fiq_ff", 0 0, v0x26d6750_0;  1 drivers
v0x28d5090_0 .net "issue_flag_update_ff", 0 0, v0x26e3030_0;  1 drivers
v0x28d5180_0 .net "issue_force32_ff", 0 0, v0x26e30d0_0;  1 drivers
v0x28d5270_0 .net "issue_irq_ff", 0 0, v0x26bac20_0;  1 drivers
v0x28d5360_0 .net "issue_mem_load_ff", 0 0, v0x26bacc0_0;  1 drivers
v0x28d5450_0 .net "issue_mem_pre_index_ff", 0 0, v0x2774700_0;  1 drivers
v0x28d5540_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0x27747a0_0;  1 drivers
v0x28d5630_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0x27e22d0_0;  1 drivers
v0x28d5720_0 .net "issue_mem_srcdest_index_ff", 5 0, v0x27e2390_0;  1 drivers
v0x28d5810_0 .net "issue_mem_srcdest_value_ff", 31 0, v0x287d350_0;  1 drivers
v0x28d58b0_0 .net "issue_mem_store_ff", 0 0, v0x279e530_0;  1 drivers
v0x28d59a0_0 .net "issue_mem_translate_ff", 0 0, v0x279e5f0_0;  1 drivers
v0x28d5a90_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0x25e34a0_0;  1 drivers
v0x28d5b80_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0x25e3540_0;  1 drivers
v0x28d5c70_0 .net "issue_pc_ff", 31 0, v0x2752820_0;  1 drivers
v0x28d5d60_0 .net "issue_pc_plus_8_ff", 31 0, v0x2752900_0;  1 drivers
v0x28d5e50_0 .net "issue_shift_length_value_ff", 31 0, v0x27e7370_0;  1 drivers
v0x28d5ef0_0 .net "issue_shift_operation_ff", 2 0, v0x27e6c50_0;  1 drivers
v0x28d5f90_0 .net "issue_shift_source_ff", 32 0, v0x27e6d30_0;  1 drivers
v0x28d6080_0 .net "issue_shift_source_value_ff", 31 0, v0x27e6540_0;  1 drivers
v0x28d61b0_0 .net "issue_shifter_disable_ff", 0 0, v0x27e5e30_0;  1 drivers
v0x28d6250_0 .net "issue_swi_ff", 0 0, v0x27e57c0_0;  1 drivers
v0x28d6340_0 .net "issue_switch_ff", 0 0, v0x27e5010_0;  1 drivers
v0x28d6430_0 .net "issue_taken_ff", 1 0, v0x27e50d0_0;  1 drivers
v0x28d6520_0 .net "issue_und_ff", 0 0, v0x27e4900_0;  1 drivers
v0x28d6610_0 .net "memory_alu_result_ff", 31 0, v0x27ec8f0_0;  1 drivers
v0x28d66b0_0 .net "memory_data_abt_ff", 0 0, v0x27eb450_0;  1 drivers
v0x28d67a0_0 .net "memory_dav_ff", 0 0, v0x27ec9c0_0;  1 drivers
v0x28d6840_0 .net "memory_destination_index_ff", 5 0, v0x27ec1d0_0;  1 drivers
v0x28d68e0_0 .net "memory_fiq_ff", 0 0, v0x27ec2a0_0;  1 drivers
v0x28d69d0_0 .net "memory_flags_ff", 31 0, v0x27ebab0_0;  1 drivers
v0x28d6ac0_0 .net "memory_instr_abort_ff", 0 0, v0x27ebb50_0;  1 drivers
v0x28d6bb0_0 .net "memory_irq_ff", 0 0, v0x27eb390_0;  1 drivers
v0x28d6ca0_0 .net "memory_mem_load_ff", 0 0, v0x27eac70_0;  1 drivers
v0x28d6d40_0 .net "memory_mem_rd_data", 31 0, v0x27ead40_0;  1 drivers
v0x28d6de0_0 .net "memory_mem_srcdest_index_ff", 5 0, v0x27ea550_0;  1 drivers
v0x28d38e0_0 .net "memory_pc_plus_8_ff", 31 0, v0x27ea620_0;  1 drivers
v0x28d39f0_0 .net "memory_swi_ff", 0 0, v0x27e9e30_0;  1 drivers
v0x28d3ae0_0 .net "memory_und_ff", 0 0, v0x27e9ef0_0;  1 drivers
v0x28d3bd0_0 .net "o_address", 31 0, L_0x2912c40;  alias, 1 drivers
v0x28d7690_0 .net "o_address_nxt", 31 0, v0x27c25e0_0;  alias, 1 drivers
v0x28d7730_0 .net "o_ben", 3 0, v0x285d060_0;  alias, 1 drivers
v0x28d77d0_0 .net "o_clear_from_alu", 0 0, L_0x2933360;  alias, 1 drivers
v0x28d7870_0 .net "o_clear_from_decode", 0 0, L_0x29336c0;  alias, 1 drivers
v0x28d7910_0 .net "o_clear_from_writeback", 0 0, L_0x2933260;  alias, 1 drivers
v0x28d79b0_0 .net "o_copro_dav", 0 0, v0x27c5f60_0;  alias, 1 drivers
v0x28d7a50_0 .net "o_copro_reg_rd_data", 31 0, v0x28c2950_0;  alias, 1 drivers
v0x28d7af0_0 .net "o_copro_word", 31 0, v0x27c5070_0;  alias, 1 drivers
v0x28d7b90_0 .net "o_cpsr", 31 0, L_0x24f7f00;  alias, 1 drivers
v0x28d7c30_0 .net "o_fiq_ack", 0 0, v0x28c2a90_0;  1 drivers
v0x28d7cd0_0 .net "o_irq_ack", 0 0, v0x28c2e50_0;  1 drivers
v0x28d7d70_0 .net "o_mem_translate", 0 0, v0x280d860_0;  alias, 1 drivers
v0x28d7e10_0 .net "o_pc", 31 0, v0x28c2ef0_0;  alias, 1 drivers
v0x28d7eb0_0 .net "o_pc_nxt", 31 0, v0x28c2f90_0;  alias, 1 drivers
v0x28d7f50_0 .net "o_read_en", 0 0, L_0x2929920;  alias, 1 drivers
v0x28d7ff0_0 .net "o_stall_from_decode", 0 0, L_0x227efd0;  alias, 1 drivers
v0x28d8090_0 .net "o_stall_from_issue", 0 0, L_0x2933440;  alias, 1 drivers
v0x28d8130_0 .net "o_stall_from_shifter", 0 0, L_0x29333d0;  alias, 1 drivers
v0x28d81d0_0 .net "o_wr_data", 31 0, v0x2810de0_0;  alias, 1 drivers
v0x28d8270_0 .net "o_write_en", 0 0, v0x280d7a0_0;  alias, 1 drivers
v0x28d8310_0 .net "pc_from_alu", 31 0, v0x2811bd0_0;  1 drivers
v0x28d83b0_0 .net "pc_from_decode", 31 0, v0x279e810_0;  1 drivers
v0x28d84a0_0 .net "predecode_abt", 0 0, v0x27a1980_0;  1 drivers
v0x28d8540_0 .net "predecode_fiq", 0 0, v0x27a0c30_0;  1 drivers
v0x28d85e0_0 .net "predecode_force32", 0 0, v0x27a04f0_0;  1 drivers
v0x28d86d0_0 .net "predecode_inst", 35 0, v0x2795b90_0;  1 drivers
v0x28d8770_0 .net "predecode_irq", 0 0, v0x279f6d0_0;  1 drivers
v0x28d8810_0 .net "predecode_pc", 31 0, v0x279eff0_0;  1 drivers
v0x28d8900_0 .net "predecode_pc_plus_8", 31 0, v0x279e8b0_0;  1 drivers
v0x28d89f0_0 .net "predecode_taken", 1 0, v0x279e1a0_0;  1 drivers
v0x28d8ae0_0 .net "predecode_und", 0 0, v0x279da10_0;  1 drivers
v0x28d8bd0_0 .net "predecode_val", 0 0, v0x279fde0_0;  1 drivers
v0x28d8c70_0 .net "rd_data_0", 31 0, v0x28c06e0_0;  1 drivers
v0x28d8d10_0 .net "rd_data_1", 31 0, v0x28c0780_0;  1 drivers
v0x28d8db0_0 .net "rd_data_2", 31 0, v0x28c0820_0;  1 drivers
v0x28d8e50_0 .net "rd_data_3", 31 0, v0x28c09d0_0;  1 drivers
v0x28d8ef0_0 .net "rd_index_0", 5 0, v0x2751c00_0;  1 drivers
v0x28d8fe0_0 .net "rd_index_1", 5 0, v0x2751cc0_0;  1 drivers
v0x28d9080_0 .net "rd_index_2", 5 0, v0x274ff00_0;  1 drivers
v0x28d9120_0 .net "rd_index_3", 5 0, v0x274ffe0_0;  1 drivers
v0x28d91c0_0 .net "reset", 0 0, L_0x2912d30;  1 drivers
v0x28d9260_0 .net "shifter_abt_ff", 0 0, v0x28cda50_0;  1 drivers
v0x28d9350_0 .net "shifter_alu_operation_ff", 4 0, v0x28cdb20_0;  1 drivers
v0x28d9440_0 .net "shifter_alu_source_value_ff", 31 0, v0x28cdbf0_0;  1 drivers
v0x28d9530_0 .net "shifter_condition_code_ff", 3 0, v0x28cdcc0_0;  1 drivers
v0x28d9620_0 .net "shifter_destination_index_ff", 5 0, v0x28cdd90_0;  1 drivers
v0x28d96c0_0 .net "shifter_fiq_ff", 0 0, v0x28cde80_0;  1 drivers
v0x28d97b0_0 .net "shifter_flag_update_ff", 0 0, v0x28cdf20_0;  1 drivers
v0x28d98a0_0 .net "shifter_force32_ff", 0 0, v0x28cdff0_0;  1 drivers
v0x28d9990_0 .net "shifter_irq_ff", 0 0, v0x28ce0c0_0;  1 drivers
v0x28d9a80_0 .net "shifter_mem_load_ff", 0 0, v0x28ce190_0;  1 drivers
v0x28d9b20_0 .net "shifter_mem_pre_index_ff", 0 0, v0x28ce280_0;  1 drivers
v0x28d9c10_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0x28ce320_0;  1 drivers
v0x28d9d00_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0x28ce3f0_0;  1 drivers
v0x28d9df0_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0x28ce4c0_0;  1 drivers
v0x28d9e90_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0x28ce5b0_0;  1 drivers
v0x28d9f80_0 .net "shifter_mem_store_ff", 0 0, v0x28ce650_0;  1 drivers
v0x28da070_0 .net "shifter_mem_translate_ff", 0 0, v0x28ce720_0;  1 drivers
v0x28da160_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0x28ce7f0_0;  1 drivers
v0x28da250_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0x28ce8c0_0;  1 drivers
v0x28da340_0 .net "shifter_nozero_ff", 0 0, v0x28ccf30_0;  1 drivers
v0x28da430_0 .net "shifter_pc_ff", 31 0, v0x28cd000_0;  1 drivers
v0x28da4d0_0 .net "shifter_pc_plus_8_ff", 31 0, v0x28ced70_0;  1 drivers
v0x28da5c0_0 .net "shifter_shift_carry_ff", 0 0, v0x28cee10_0;  1 drivers
v0x28da6b0_0 .net "shifter_shifted_source_value_ff", 31 0, v0x28ceeb0_0;  1 drivers
v0x28da7a0_0 .net "shifter_swi_ff", 0 0, v0x28cf100_0;  1 drivers
v0x28da890_0 .net "shifter_switch_ff", 0 0, v0x28cf1a0_0;  1 drivers
v0x28da980_0 .net "shifter_taken_ff", 1 0, v0x28cf240_0;  1 drivers
v0x28daa20_0 .net "shifter_und_ff", 0 0, v0x28cf2e0_0;  1 drivers
v0x28dab10_0 .net "stall_from_decode", 0 0, v0x279e100_0;  1 drivers
v0x28dabb0_0 .net "stall_from_issue", 0 0, v0x27e5720_0;  1 drivers
v0x28dac50_0 .net "stall_from_shifter", 0 0, v0x28ca950_0;  1 drivers
v0x28dacf0_0 .net "wb_hijack", 0 0, v0x28c2b30_0;  1 drivers
v0x28dade0_0 .net "wb_hijack_cin", 0 0, v0x28c2bd0_0;  1 drivers
v0x28daed0_0 .net "wb_hijack_op1", 31 0, v0x28c2c70_0;  1 drivers
v0x28dafc0_0 .net "wb_hijack_op2", 31 0, v0x28c2d10_0;  1 drivers
L_0x2912ba0 .part v0x280d230_0, 2, 30;
L_0x2912c40 .concat [ 2 30 0 0], L_0x7f5ef6601018, L_0x2912ba0;
L_0x2924a80 .cmp/ne 4, v0x27c8d20_0, L_0x7f5ef6601210;
L_0x2924cc0 .cmp/ne 4, v0x26773c0_0, L_0x7f5ef6601258;
L_0x2924ed0 .cmp/ne 4, v0x28cdcc0_0, L_0x7f5ef66012a0;
L_0x2929d40 .part v0x280d230_0, 0, 2;
L_0x2932fe0 .reduce/nor L_0x29337c0;
S_0x2874120 .scope module, "U_RST_SYNC" "reset_sync" 7 333, 6 4 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /OUTPUT 1 "o_reset"
L_0x2912d30 .functor BUFZ 1, v0x281ef30_0, C4<0>, C4<0>, C4<0>;
v0x280fe00_0 .var "flop1", 0 0;
v0x281ef30_0 .var "flop2", 0 0;
v0x280c220_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x280b510_0 .net "i_reset", 0 0, o0x7f5ef664a1c8;  alias, 0 drivers
v0x2832730_0 .net "o_reset", 0 0, L_0x2912d30;  alias, 1 drivers
S_0x286ce40 .scope module, "u_zap_alu_main" "zap_alu_main" 7 721, 9 25 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_hijack"
    .port_info 1 /INPUT 32 "i_hijack_op1"
    .port_info 2 /INPUT 32 "i_hijack_op2"
    .port_info 3 /INPUT 1 "i_hijack_cin"
    .port_info 4 /OUTPUT 33 "o_hijack_sum"
    .port_info 5 /INPUT 1 "i_clk"
    .port_info 6 /INPUT 1 "i_reset"
    .port_info 7 /INPUT 2 "i_taken_ff"
    .port_info 8 /INPUT 32 "i_pc_ff"
    .port_info 9 /INPUT 1 "i_nozero_ff"
    .port_info 10 /INPUT 32 "i_cpsr_nxt"
    .port_info 11 /INPUT 1 "i_switch_ff"
    .port_info 12 /INPUT 1 "i_clear_from_writeback"
    .port_info 13 /INPUT 1 "i_data_stall"
    .port_info 14 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 15 /INPUT 32 "i_alu_source_value_ff"
    .port_info 16 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 17 /INPUT 1 "i_shift_carry_ff"
    .port_info 18 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 19 /INPUT 1 "i_abt_ff"
    .port_info 20 /INPUT 1 "i_irq_ff"
    .port_info 21 /INPUT 1 "i_fiq_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 24 /INPUT 1 "i_mem_load_ff"
    .port_info 25 /INPUT 1 "i_mem_store_ff"
    .port_info 26 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 27 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 28 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 29 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 30 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 31 /INPUT 1 "i_mem_translate_ff"
    .port_info 32 /INPUT 4 "i_condition_code_ff"
    .port_info 33 /INPUT 6 "i_destination_index_ff"
    .port_info 34 /INPUT 5 "i_alu_operation_ff"
    .port_info 35 /INPUT 1 "i_flag_update_ff"
    .port_info 36 /INPUT 1 "i_force32align_ff"
    .port_info 37 /INPUT 1 "i_und_ff"
    .port_info 38 /OUTPUT 1 "o_und_ff"
    .port_info 39 /INPUT 1 "i_data_mem_fault"
    .port_info 40 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 41 /OUTPUT 32 "o_alu_result_ff"
    .port_info 42 /OUTPUT 1 "o_abt_ff"
    .port_info 43 /OUTPUT 1 "o_irq_ff"
    .port_info 44 /OUTPUT 1 "o_fiq_ff"
    .port_info 45 /OUTPUT 1 "o_swi_ff"
    .port_info 46 /OUTPUT 1 "o_dav_ff"
    .port_info 47 /OUTPUT 1 "o_dav_nxt"
    .port_info 48 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 49 /OUTPUT 32 "o_mem_address_ff"
    .port_info 50 /OUTPUT 1 "o_clear_from_alu"
    .port_info 51 /OUTPUT 32 "o_pc_from_alu"
    .port_info 52 /OUTPUT 6 "o_destination_index_ff"
    .port_info 53 /OUTPUT 32 "o_flags_ff"
    .port_info 54 /OUTPUT 32 "o_flags_nxt"
    .port_info 55 /OUTPUT 1 "o_confirm_from_alu"
    .port_info 56 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 57 /OUTPUT 1 "o_mem_load_ff"
    .port_info 58 /OUTPUT 1 "o_mem_store_ff"
    .port_info 59 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 60 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 61 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 63 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 64 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 65 /OUTPUT 4 "o_ben_ff"
    .port_info 66 /OUTPUT 32 "o_address_nxt"
P_0x28abb40 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28abb80 .param/l "ADC" 0 10 13, C4<0101>;
P_0x28abbc0 .param/l "ADD" 0 10 12, C4<0100>;
P_0x28abc00 .param/l "AL" 0 8 16, C4<1110>;
P_0x28abc40 .param/l "ALU_OPS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0x28abc80 .param/l "AND" 0 10 8, C4<0000>;
P_0x28abcc0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28abd00 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28abd40 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28abd80 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28abdc0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28abe00 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28abe40 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28abe80 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28abec0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28abf00 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28abf40 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28abf80 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28abfc0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28ac000 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28ac040 .param/l "BIC" 0 10 22, C4<1110>;
P_0x28ac080 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28ac0c0 .param/l "CC" 0 8 5, C4<0011>;
P_0x28ac100 .param/l "CLZ" 0 10 41, C4<11000>;
P_0x28ac140 .param/l "CMN" 0 10 19, C4<1011>;
P_0x28ac180 .param/l "CMP" 0 10 18, C4<1010>;
P_0x28ac1c0 .param/l "CS" 0 8 4, C4<0010>;
P_0x28ac200 .param/l "EOR" 0 10 9, C4<0001>;
P_0x28ac240 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28ac280 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28ac2c0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28ac300 .param/l "FLAG_WDT" 0 9 29, +C4<00000000000000000000000000100000>;
P_0x28ac340 .param/l "FMOV" 0 10 32, C4<10010>;
P_0x28ac380 .param/l "GE" 0 8 12, C4<1010>;
P_0x28ac3c0 .param/l "GT" 0 8 14, C4<1100>;
P_0x28ac400 .param/l "HI" 0 8 10, C4<1000>;
P_0x28ac440 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28ac480 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28ac4c0 .param/l "LE" 0 8 15, C4<1101>;
P_0x28ac500 .param/l "LS" 0 8 11, C4<1001>;
P_0x28ac540 .param/l "LT" 0 8 13, C4<1011>;
P_0x28ac580 .param/l "MI" 0 8 6, C4<0100>;
P_0x28ac5c0 .param/l "MLA" 0 10 30, C4<10001>;
P_0x28ac600 .param/l "MMOV" 0 10 33, C4<10011>;
P_0x28ac640 .param/l "MOV" 0 10 21, C4<1101>;
P_0x28ac680 .param/l "MUL" 0 10 29, C4<10000>;
P_0x28ac6c0 .param/l "MVN" 0 10 23, C4<1111>;
P_0x28ac700 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28ac740 .param/l "NE" 0 8 3, C4<0001>;
P_0x28ac780 .param/l "NV" 0 8 17, C4<1111>;
P_0x28ac7c0 .param/l "ORR" 0 10 20, C4<1100>;
P_0x28ac800 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28ac840 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28ac880 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28ac8c0 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28ac900 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28ac940 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28ac980 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28ac9c0 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28aca00 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28aca40 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28aca80 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28acac0 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28acb00 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28acb40 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28acb80 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28acbc0 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28acc00 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28acc40 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28acc80 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28accc0 .param/l "PHY_REGS" 0 9 26, +C4<00000000000000000000000000101001>;
P_0x28acd00 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28acd40 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28acd80 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28acdc0 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28ace00 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28ace40 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28ace80 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28acec0 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28acf00 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28acf40 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28acf80 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28acfc0 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28ad000 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28ad040 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28ad080 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28ad0c0 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28ad100 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28ad140 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28ad180 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28ad1c0 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28ad200 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28ad240 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28ad280 .param/l "PL" 0 8 7, C4<0101>;
P_0x28ad2c0 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28ad300 .param/l "RSB" 0 10 11, C4<0011>;
P_0x28ad340 .param/l "RSC" 0 10 15, C4<0111>;
P_0x28ad380 .param/l "SBC" 0 10 14, C4<0110>;
P_0x28ad3c0 .param/l "SHIFT_OPS" 0 9 27, +C4<00000000000000000000000000000111>;
P_0x28ad400 .param/l "SMLALH" 0 10 39, C4<10111>;
P_0x28ad440 .param/l "SMLALL" 0 10 38, C4<10110>;
P_0x28ad480 .param/l "SNT" 1 9 150, C4<00>;
P_0x28ad4c0 .param/l "ST" 1 9 153, C4<11>;
P_0x28ad500 .param/l "SUB" 0 10 10, C4<0010>;
P_0x28ad540 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28ad580 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28ad5c0 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28ad600 .param/l "TEQ" 0 10 17, C4<1001>;
P_0x28ad640 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28ad680 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28ad6c0 .param/l "TST" 0 10 16, C4<1000>;
P_0x28ad700 .param/l "UMLALH" 0 10 36, C4<10101>;
P_0x28ad740 .param/l "UMLALL" 0 10 35, C4<10100>;
P_0x28ad780 .param/l "UND" 0 3 8, C4<11011>;
P_0x28ad7c0 .param/l "USR" 0 3 6, C4<10000>;
P_0x28ad800 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28ad840 .param/l "VC" 0 8 9, C4<0111>;
P_0x28ad880 .param/l "VS" 0 8 8, C4<0110>;
P_0x28ad8c0 .param/l "WNT" 1 9 151, C4<01>;
P_0x28ad900 .param/l "WT" 1 9 152, C4<10>;
P_0x28ad940 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
P_0x28ad980 .param/l "_C" 1 9 146, +C4<00000000000000000000000000000001>;
P_0x28ad9c0 .param/l "_N" 1 9 144, +C4<00000000000000000000000000000011>;
P_0x28ada00 .param/l "_V" 1 9 147, +C4<00000000000000000000000000000000>;
P_0x28ada40 .param/l "_Z" 1 9 145, +C4<00000000000000000000000000000010>;
L_0x29293e0 .functor NOT 32, v0x2829850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2929480 .functor NOT 32, v0x2829910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2929550 .functor BUFZ 33, L_0x2929b70, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
v0x2252c40_0 .var "cin", 0 0;
v0x27c1410_0 .var "flags_ff", 31 0;
v0x2709870_0 .var "flags_nxt", 31 0;
v0x26d78c0_0 .net "i_abt_ff", 0 0, v0x28cda50_0;  alias, 1 drivers
v0x279dee0_0 .net "i_alu_operation_ff", 4 0, v0x28cdb20_0;  alias, 1 drivers
v0x27aa500_0 .net "i_alu_source_value_ff", 31 0, v0x28cdbf0_0;  alias, 1 drivers
v0x27c1290_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x274e390_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x275e1d0_0 .net "i_condition_code_ff", 3 0, v0x28cdcc0_0;  alias, 1 drivers
v0x2800b30_0 .net "i_cpsr_nxt", 31 0, v0x28c29f0_0;  alias, 1 drivers
v0x2800e90_0 .net "i_data_mem_fault", 0 0, v0x290d670_0;  alias, 1 drivers
v0x26b6270_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x285f780_0 .net "i_destination_index_ff", 5 0, v0x28cdd90_0;  alias, 1 drivers
v0x285fe60_0 .net "i_fiq_ff", 0 0, v0x28cde80_0;  alias, 1 drivers
v0x2864040_0 .net "i_flag_update_ff", 0 0, v0x28cdf20_0;  alias, 1 drivers
v0x2868af0_0 .net "i_force32align_ff", 0 0, v0x28cdff0_0;  alias, 1 drivers
v0x2868870_0 .net "i_hijack", 0 0, v0x28c2b30_0;  alias, 1 drivers
v0x280e310_0 .net "i_hijack_cin", 0 0, v0x28c2bd0_0;  alias, 1 drivers
v0x2827460_0 .net "i_hijack_op1", 31 0, v0x28c2c70_0;  alias, 1 drivers
v0x2812080_0 .net "i_hijack_op2", 31 0, v0x28c2d10_0;  alias, 1 drivers
v0x2815b50_0 .net "i_irq_ff", 0 0, v0x28ce0c0_0;  alias, 1 drivers
v0x28161c0_0 .net "i_mem_load_ff", 0 0, v0x28ce190_0;  alias, 1 drivers
v0x280c740_0 .net "i_mem_pre_index_ff", 0 0, v0x28ce280_0;  alias, 1 drivers
v0x280dc00_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x28ce320_0;  alias, 1 drivers
v0x280df90_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x28ce3f0_0;  alias, 1 drivers
v0x2811300_0 .net "i_mem_srcdest_index_ff", 5 0, v0x28ce4c0_0;  alias, 1 drivers
v0x28191f0_0 .net "i_mem_srcdest_value_ff", 31 0, v0x28ce5b0_0;  alias, 1 drivers
v0x281f9a0_0 .net "i_mem_store_ff", 0 0, v0x28ce650_0;  alias, 1 drivers
v0x2852bf0_0 .net "i_mem_translate_ff", 0 0, v0x28ce720_0;  alias, 1 drivers
v0x28a5220_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x28ce7f0_0;  alias, 1 drivers
v0x28a7350_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x28ce8c0_0;  alias, 1 drivers
v0x22ec2f0_0 .net "i_nozero_ff", 0 0, v0x28ccf30_0;  alias, 1 drivers
v0x28277a0_0 .net "i_pc_ff", 31 0, v0x28cd000_0;  alias, 1 drivers
v0x286d350_0 .net "i_pc_plus_8_ff", 31 0, v0x28ced70_0;  alias, 1 drivers
v0x234e780_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x28126f0_0 .net "i_shift_carry_ff", 0 0, v0x28cee10_0;  alias, 1 drivers
v0x2812790_0 .net "i_shifted_source_value_ff", 31 0, v0x28ceeb0_0;  alias, 1 drivers
v0x285e460_0 .net "i_swi_ff", 0 0, v0x28cf100_0;  alias, 1 drivers
v0x27c1800_0 .net "i_switch_ff", 0 0, v0x28cf1a0_0;  alias, 1 drivers
v0x27aac20_0 .net "i_taken_ff", 1 0, v0x28cf240_0;  alias, 1 drivers
v0x2874a10_0 .net "i_und_ff", 0 0, v0x28cf2e0_0;  alias, 1 drivers
v0x27c25e0_0 .var "mem_address_nxt", 31 0;
v0x27aba40_0 .net "not_rm", 31 0, L_0x29293e0;  1 drivers
v0x26badd0_0 .net "not_rn", 31 0, L_0x2929480;  1 drivers
v0x2410e40_0 .var "o_abt_ff", 0 0;
v0x2811d70_0 .net "o_address_nxt", 31 0, v0x27c25e0_0;  alias, 1 drivers
v0x2815840_0 .var "o_alu_result_ff", 31 0;
v0x2819350_0 .var "o_alu_result_nxt", 31 0;
v0x285d060_0 .var "o_ben_ff", 3 0;
v0x285f4e0_0 .var "o_clear_from_alu", 0 0;
v0x285f5a0_0 .var "o_confirm_from_alu", 0 0;
v0x2793990_0 .var "o_dav_ff", 0 0;
v0x2793a30_0 .var "o_dav_nxt", 0 0;
v0x26d7e90_0 .var "o_destination_index_ff", 5 0;
v0x26ba6d0_0 .var "o_destination_index_nxt", 5 0;
v0x26ba1d0_0 .var "o_fiq_ff", 0 0;
v0x26ba290_0 .var "o_flags_ff", 31 0;
v0x26b66f0_0 .var "o_flags_nxt", 31 0;
v0x2802160_0 .net "o_hijack_sum", 32 0, L_0x2929550;  alias, 1 drivers
v0x280d170_0 .var "o_irq_ff", 0 0;
v0x280d230_0 .var "o_mem_address_ff", 31 0;
v0x2818420_0 .var "o_mem_load_ff", 0 0;
v0x28184e0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2814910_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x28149b0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2810de0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x280d7a0_0 .var "o_mem_store_ff", 0 0;
v0x280d860_0 .var "o_mem_translate_ff", 0 0;
v0x28156a0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2815740_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2811bd0_0 .var "o_pc_from_alu", 31 0;
v0x2828a30_0 .var "o_pc_plus_8_ff", 31 0;
v0x2828320_0 .var "o_swi_ff", 0 0;
v0x28283e0_0 .var "o_und_ff", 0 0;
v0x2827c10_0 .var "op1", 31 0;
v0x2829f60_0 .var "op2", 31 0;
v0x2829850_0 .var "rm", 31 0;
v0x2829910_0 .var "rn", 31 0;
v0x2829140_0 .var "sleep_ff", 0 0;
v0x2829200_0 .var "sleep_nxt", 0 0;
v0x2809ad0_0 .net "sum", 32 0, L_0x2929b70;  1 drivers
E_0x2495d10/0 .event edge, v0x27c1410_0, v0x279dee0_0, v0x2868870_0, v0x2827460_0;
E_0x2495d10/1 .event edge, v0x2812080_0, v0x280e310_0, v0x22a0900_0, v0x286d350_0;
E_0x2495d10/2 .event edge, v0x2829910_0, v0x2829850_0, v0x227e5c0_0, v0x27aba40_0;
E_0x2495d10/3 .event edge, v0x26badd0_0;
E_0x2495d10 .event/or E_0x2495d10/0, E_0x2495d10/1, E_0x2495d10/2, E_0x2495d10/3;
E_0x2495650/0 .event edge, v0x279dee0_0, v0x2829140_0, v0x27c1410_0, v0x285f780_0;
E_0x2495650/1 .event edge, v0x275e1d0_0, v0x2794ea0_0, v0x2829910_0, v0x2829850_0;
E_0x2495650/2 .event edge, v0x2812790_0, v0x2864040_0, v0x22ec2f0_0, v0x2813940_0;
E_0x2495650/3 .event edge, v0x28144c0_0, v0x2827900_0, v0x28a8e70_0, v0x284fa90_0;
E_0x2495650/4 .event edge, v0x2850450_0, v0x28514a0_0, v0x2817410_0, v0x2850950_0;
E_0x2495650/5 .event edge, v0x2558c50_0, v0x2817fd0_0, v0x2833eb0_0, v0x284f820_0;
E_0x2495650/6 .event edge, v0x2815b50_0, v0x285fe60_0, v0x26d78c0_0, v0x285e460_0;
E_0x2495650/7 .event edge, v0x2874a10_0, v0x2793a30_0, v0x2709870_0, v0x27c1800_0;
E_0x2495650/8 .event edge, v0x27aac20_0, v0x28277a0_0, v0x2811300_0, v0x28161c0_0;
E_0x2495650 .event/or E_0x2495650/0, E_0x2495650/1, E_0x2495650/2, E_0x2495650/3, E_0x2495650/4, E_0x2495650/5, E_0x2495650/6, E_0x2495650/7, E_0x2495650/8;
E_0x2495770/0 .event edge, v0x280c740_0, v0x2829910_0, v0x2819350_0, v0x2868af0_0;
E_0x2495770/1 .event edge, v0x28161c0_0, v0x281f9a0_0, v0x2793a30_0, v0x280d230_0;
E_0x2495770 .event/or E_0x2495770/0, E_0x2495770/1;
E_0x2494970 .event edge, v0x2812790_0, v0x27aa500_0, v0x27c1410_0, v0x2709870_0;
S_0x286bfb0 .scope begin, "blk1" "blk1" 9 311, 9 311 0, S_0x286ce40;
 .timescale 0 0;
v0x2794ea0_0 .var "opcode", 4 0;
v0x2827900_0 .var "rd", 31 0;
S_0x2868360 .scope begin, "blk2" "blk2" 9 339, 9 339 0, S_0x286bfb0;
 .timescale 0 0;
v0x28144c0_0 .var "exp_mask", 31 0;
v0x2813940_0 .var/i "i", 31 0;
S_0x28674d0 .scope begin, "blk3" "blk3" 9 358, 9 358 0, S_0x286bfb0;
 .timescale 0 0;
v0x2817fd0_0 .var "c", 0 0;
v0x2817410_0 .var "flags", 3 0;
v0x28514a0_0 .var "i_flag_upd", 0 0;
v0x2850950_0 .var "n", 0 0;
v0x2850450_0 .var "op", 4 0;
v0x284f820_0 .var "process_arithmetic_instructions", 35 0;
v0x284fa90_0 .var "r_d", 31 0;
v0x2833eb0_0 .var "v", 0 0;
v0x2558c50_0 .var "z", 0 0;
S_0x28629c0 .scope task, "clear" "clear" 9 179, 9 179 0, S_0x286ce40;
 .timescale 0 0;
v0x286d210_0 .var "flags", 31 0;
TD_zap_top.u_zap_core.u_zap_alu_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2793990_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26d7e90_0, 4, 5;
    %load/vec4 v0x286d210_0;
    %assign/vec4 v0x27c1410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2410e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26ba1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2828320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28283e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2829140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2818420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280d7a0_0, 0;
    %end;
S_0x285eac0 .scope function, "duplicate" "duplicate" 9 242, 9 242 0, S_0x286ce40;
 .timescale 0 0;
v0x2868730_0 .var "duplicate", 31 0;
v0x274e260_0 .var "sb", 0 0;
v0x2701d80_0 .var "sh", 0 0;
v0x24f7240_0 .var "ub", 0 0;
v0x24c0860_0 .var "uh", 0 0;
v0x24d35e0_0 .var "val", 31 0;
v0x24d67e0_0 .var "x", 31 0;
TD_zap_top.u_zap_core.u_zap_alu_main.duplicate ;
    %load/vec4 v0x24f7240_0;
    %flag_set/vec4 8;
    %load/vec4 v0x274e260_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.0, 9;
    %load/vec4 v0x24d35e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x24d35e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24d35e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24d35e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24d67e0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x24c0860_0;
    %flag_set/vec4 8;
    %load/vec4 v0x2701d80_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.2, 9;
    %load/vec4 v0x24d35e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x24d35e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24d67e0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x24d35e0_0;
    %store/vec4 v0x24d67e0_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x24d67e0_0;
    %store/vec4 v0x2868730_0, 0, 32;
    %end;
S_0x285dea0 .scope function, "generate_ben" "generate_ben" 9 264, 9 264 0, S_0x286ce40;
 .timescale 0 0;
v0x24934f0_0 .var "addr", 31 0;
v0x2496ac0_0 .var "generate_ben", 3 0;
v0x243c340_0 .var "sb", 0 0;
v0x243f1a0_0 .var "sh", 0 0;
v0x2416420_0 .var "ub", 0 0;
v0x2419c10_0 .var "uh", 0 0;
v0x23ecfe0_0 .var "x", 3 0;
TD_zap_top.u_zap_core.u_zap_alu_main.generate_ben ;
    %load/vec4 v0x2416420_0;
    %flag_set/vec4 8;
    %load/vec4 v0x243c340_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %load/vec4 v0x24934f0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x2419c10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x243f1a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.11, 9;
    %load/vec4 v0x24934f0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x23ecfe0_0, 0, 4;
T_2.12 ;
T_2.5 ;
    %load/vec4 v0x23ecfe0_0;
    %store/vec4 v0x2496ac0_0, 0, 4;
    %end;
S_0x2859e60 .scope function, "is_cc_satisfied" "is_cc_satisfied" 12 95, 12 95 0, S_0x286ce40;
 .timescale 0 0;
v0x23eb490_0 .var "c", 0 0;
v0x23390a0_0 .var "cc", 3 0;
v0x22f5d30_0 .var "fl", 3 0;
v0x230aab0_0 .var "is_cc_satisfied", 0 0;
v0x22eca10_0 .var "n", 0 0;
v0x22ec6c0_0 .var "ok", 0 0;
v0x2275c20_0 .var "v", 0 0;
v0x2281210_0 .var "z", 0 0;
TD_zap_top.u_zap_core.u_zap_alu_main.is_cc_satisfied ;
    %fork t_1, S_0x26f8180;
    %jmp t_0;
    .scope S_0x26f8180;
t_1 ;
    %load/vec4 v0x22f5d30_0;
    %split/vec4 1;
    %store/vec4 v0x2275c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x23eb490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2281210_0, 0, 1;
    %store/vec4 v0x22eca10_0, 0, 1;
    %load/vec4 v0x23390a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %jmp T_3.32;
T_3.16 ;
    %load/vec4 v0x2281210_0;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.17 ;
    %load/vec4 v0x2281210_0;
    %nor/r;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.18 ;
    %load/vec4 v0x23eb490_0;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.19 ;
    %load/vec4 v0x23eb490_0;
    %nor/r;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.20 ;
    %load/vec4 v0x22eca10_0;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.21 ;
    %load/vec4 v0x22eca10_0;
    %nor/r;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.22 ;
    %load/vec4 v0x2275c20_0;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.23 ;
    %load/vec4 v0x2275c20_0;
    %nor/r;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.24 ;
    %load/vec4 v0x23eb490_0;
    %load/vec4 v0x2281210_0;
    %nor/r;
    %and;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.25 ;
    %load/vec4 v0x23eb490_0;
    %nor/r;
    %load/vec4 v0x2281210_0;
    %or;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.26 ;
    %load/vec4 v0x22eca10_0;
    %load/vec4 v0x2275c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.27 ;
    %load/vec4 v0x22eca10_0;
    %load/vec4 v0x2275c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.28 ;
    %load/vec4 v0x22eca10_0;
    %load/vec4 v0x2275c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2281210_0;
    %nor/r;
    %and;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.29 ;
    %load/vec4 v0x22eca10_0;
    %load/vec4 v0x2275c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2281210_0;
    %or;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ec6c0_0, 0, 1;
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %load/vec4 v0x22ec6c0_0;
    %store/vec4 v0x230aab0_0, 0, 1;
    %end;
    .scope S_0x2859e60;
t_0 %join;
    %end;
S_0x26f8180 .scope begin, "blk1" "blk1" 12 101, 12 101 0, S_0x2859e60;
 .timescale 0 0;
S_0x26b56e0 .scope begin, "op1op2blk" "op1op2blk" 9 569, 9 569 0, S_0x286ce40;
 .timescale 0 0;
v0x227e5c0_0 .var "flags", 31 0;
v0x22a0900_0 .var "op", 4 0;
S_0x274d5b0 .scope function, "process_logical_instructions" "process_logical_instructions" 9 512, 9 512 0, S_0x286ce40;
 .timescale 0 0;
v0x22b7010_0 .var "flags", 3 0;
v0x2262680_0 .var "i_flag_upd", 0 0;
v0x2260b30_0 .var "nozero", 0 0;
v0x221b450_0 .var "op", 4 0;
v0x21ce0b0_0 .var "process_logical_instructions", 35 0;
v0x219f090_0 .var "rm", 31 0;
v0x21d4af0_0 .var "rn", 31 0;
v0x27aab20_0 .var "ssv", 31 0;
TD_zap_top.u_zap_core.u_zap_alu_main.process_logical_instructions ;
    %fork t_3, S_0x27eeef0;
    %jmp t_2;
    .scope S_0x27eeef0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x22b74d0_0, 0, 4;
    %load/vec4 v0x221b450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %vpi_call 9 535 "$display", "This should never happen, check the RTL!" {0 0 0};
    %jmp T_4.42;
T_4.33 ;
    %load/vec4 v0x21d4af0_0;
    %load/vec4 v0x219f090_0;
    %and;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.34 ;
    %load/vec4 v0x21d4af0_0;
    %load/vec4 v0x219f090_0;
    %xor;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.35 ;
    %load/vec4 v0x21d4af0_0;
    %load/vec4 v0x219f090_0;
    %inv;
    %and;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.36 ;
    %load/vec4 v0x219f090_0;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.37 ;
    %load/vec4 v0x219f090_0;
    %inv;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.38 ;
    %load/vec4 v0x21d4af0_0;
    %load/vec4 v0x219f090_0;
    %or;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.39 ;
    %load/vec4 v0x21d4af0_0;
    %load/vec4 v0x219f090_0;
    %and;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.40 ;
    %load/vec4 v0x21d4af0_0;
    %load/vec4 v0x21d4af0_0;
    %xor;
    %store/vec4 v0x22a6fc0_0, 0, 32;
    %jmp T_4.42;
T_4.42 ;
    %pop/vec4 1;
    %load/vec4 v0x22b7010_0;
    %store/vec4 v0x22b74d0_0, 0, 4;
    %load/vec4 v0x2262680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.43, 8;
    %load/vec4 v0x28126f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b74d0_0, 4, 1;
    %load/vec4 v0x2260b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.45, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b74d0_0, 4, 1;
    %jmp T_4.46;
T_4.45 ;
    %load/vec4 v0x22a6fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b74d0_0, 4, 1;
T_4.46 ;
    %load/vec4 v0x22a6fc0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b74d0_0, 4, 1;
T_4.43 ;
    %load/vec4 v0x22b74d0_0;
    %load/vec4 v0x22a6fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x21ce0b0_0, 0, 36;
    %end;
    .scope S_0x274d5b0;
t_2 %join;
    %end;
S_0x27eeef0 .scope begin, "blk2" "blk2" 9 514, 9 514 0, S_0x274d5b0;
 .timescale 0 0;
v0x22b74d0_0 .var "flags_out", 3 0;
v0x22a6fc0_0 .var "rd", 31 0;
S_0x27d8370 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x286ce40;
 .timescale 0 0;
v0x26b6180_0 .var "cpu_mode", 4 0;
v0x24ae2d0_0 .var "index", 5 0;
v0x284f900_0 .var "translate", 5 0;
TD_zap_top.u_zap_core.u_zap_alu_main.translate ;
    %load/vec4 v0x24ae2d0_0;
    %store/vec4 v0x284f900_0, 0, 6;
    %load/vec4 v0x24ae2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.53, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.54, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.55, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.56, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.57, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.58, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.59, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.60, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.61, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.62, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.63, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.65, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.66, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.67, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.68, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_5.69, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_5.70, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_5.71, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.72, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_5.73, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_5.74, 6;
    %jmp T_5.75;
T_5.47 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.48 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.49 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.50 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.51 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.52 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.53 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.54 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.55 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.56 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.57 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.58 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.59 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.60 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.61 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.62 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.63 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.64 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.65 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.66 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.67 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.68 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.69 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.70 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.71 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.72 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.73 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.74 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.75;
T_5.75 ;
    %pop/vec4 1;
    %load/vec4 v0x26b6180_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.76, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.77, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_5.78, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.79, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.80, 6;
    %jmp T_5.81;
T_5.76 ;
    %load/vec4 v0x24ae2d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.82, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.83, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.84, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.85, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.86, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.87, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.88, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.89, 6;
    %jmp T_5.90;
T_5.82 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.83 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.84 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.85 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.86 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.87 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.88 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.89 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.90;
T_5.90 ;
    %pop/vec4 1;
    %jmp T_5.81;
T_5.77 ;
    %load/vec4 v0x24ae2d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.91, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.92, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.93, 6;
    %jmp T_5.94;
T_5.91 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.94;
T_5.92 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.94;
T_5.93 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.94;
T_5.94 ;
    %pop/vec4 1;
    %jmp T_5.81;
T_5.78 ;
    %load/vec4 v0x24ae2d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.95, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.97, 6;
    %jmp T_5.98;
T_5.95 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.98;
T_5.96 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.98;
T_5.97 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.98;
T_5.98 ;
    %pop/vec4 1;
    %jmp T_5.81;
T_5.79 ;
    %load/vec4 v0x24ae2d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.99, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.100, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.101, 6;
    %jmp T_5.102;
T_5.99 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.102;
T_5.100 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.102;
T_5.101 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.102;
T_5.102 ;
    %pop/vec4 1;
    %jmp T_5.81;
T_5.80 ;
    %load/vec4 v0x24ae2d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.103, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.104, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.105, 6;
    %jmp T_5.106;
T_5.103 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.106;
T_5.104 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.106;
T_5.105 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x284f900_0, 0, 6;
    %jmp T_5.106;
T_5.106 ;
    %pop/vec4 1;
    %jmp T_5.81;
T_5.81 ;
    %pop/vec4 1;
    %end;
S_0x2794cc0 .scope module, "u_alu" "alu" 9 607, 13 4 0, S_0x286ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1"
    .port_info 1 /INPUT 32 "op2"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 33 "sum"
v0x273e080_0 .net *"_s0", 32 0, L_0x29295c0;  1 drivers
v0x26b6ff0_0 .net *"_s10", 32 0, L_0x2929a30;  1 drivers
L_0x7f5ef6601840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f5900_0 .net *"_s13", 31 0, L_0x7f5ef6601840;  1 drivers
L_0x7f5ef66017b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2435da0_0 .net *"_s3", 0 0, L_0x7f5ef66017b0;  1 drivers
v0x24ee260_0 .net *"_s4", 32 0, L_0x29296e0;  1 drivers
L_0x7f5ef66017f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x247e730_0 .net *"_s7", 0 0, L_0x7f5ef66017f8;  1 drivers
v0x233bab0_0 .net *"_s8", 32 0, L_0x2929820;  1 drivers
v0x23120c0_0 .net "cin", 0 0, v0x2252c40_0;  1 drivers
v0x28a8bb0_0 .net "op1", 31 0, v0x2827c10_0;  1 drivers
v0x28a71e0_0 .net "op2", 31 0, v0x2829f60_0;  1 drivers
v0x28a8e70_0 .net "sum", 32 0, L_0x2929b70;  alias, 1 drivers
L_0x29295c0 .concat [ 32 1 0 0], v0x2827c10_0, L_0x7f5ef66017b0;
L_0x29296e0 .concat [ 32 1 0 0], v0x2829f60_0, L_0x7f5ef66017f8;
L_0x2929820 .arith/sum 33, L_0x29295c0, L_0x29296e0;
L_0x2929a30 .concat [ 1 32 0 0], v0x2252c40_0, L_0x7f5ef6601840;
L_0x2929b70 .arith/sum 33, L_0x2929820, L_0x2929a30;
S_0x26b9e80 .scope module, "u_zap_decode_main" "zap_decode_main" 7 444, 14 21 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 2 "i_taken"
    .port_info 3 /INPUT 1 "i_thumb_und"
    .port_info 4 /INPUT 1 "i_force32align"
    .port_info 5 /INPUT 1 "i_clear_from_writeback"
    .port_info 6 /INPUT 1 "i_data_stall"
    .port_info 7 /INPUT 1 "i_clear_from_alu"
    .port_info 8 /INPUT 1 "i_stall_from_shifter"
    .port_info 9 /INPUT 1 "i_stall_from_issue"
    .port_info 10 /INPUT 1 "i_irq"
    .port_info 11 /INPUT 1 "i_fiq"
    .port_info 12 /INPUT 1 "i_abt"
    .port_info 13 /INPUT 32 "i_pc_ff"
    .port_info 14 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 15 /INPUT 32 "i_cpu_mode"
    .port_info 16 /INPUT 36 "i_instruction"
    .port_info 17 /INPUT 1 "i_instruction_valid"
    .port_info 18 /OUTPUT 4 "o_condition_code_ff"
    .port_info 19 /OUTPUT 6 "o_destination_index_ff"
    .port_info 20 /OUTPUT 33 "o_alu_source_ff"
    .port_info 21 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 22 /OUTPUT 33 "o_shift_source_ff"
    .port_info 23 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 24 /OUTPUT 33 "o_shift_length_ff"
    .port_info 25 /OUTPUT 1 "o_flag_update_ff"
    .port_info 26 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 27 /OUTPUT 1 "o_mem_load_ff"
    .port_info 28 /OUTPUT 1 "o_mem_store_ff"
    .port_info 29 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 30 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 31 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 32 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 33 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 34 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 35 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 36 /OUTPUT 32 "o_pc_ff"
    .port_info 37 /OUTPUT 1 "o_switch_ff"
    .port_info 38 /OUTPUT 1 "o_irq_ff"
    .port_info 39 /OUTPUT 1 "o_fiq_ff"
    .port_info 40 /OUTPUT 1 "o_abt_ff"
    .port_info 41 /OUTPUT 1 "o_und_ff"
    .port_info 42 /OUTPUT 1 "o_swi_ff"
    .port_info 43 /OUTPUT 1 "o_force32align_ff"
    .port_info 44 /OUTPUT 2 "o_taken_ff"
P_0x28ae0e0 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28ae120 .param/l "AL" 0 8 16, C4<1110>;
P_0x28ae160 .param/l "ALU_OPS" 0 14 28, +C4<00000000000000000000000000100000>;
P_0x28ae1a0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28ae1e0 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28ae220 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28ae260 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28ae2a0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28ae2e0 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28ae320 .param/l "ARCH_REGS" 0 14 24, +C4<00000000000000000000000000100000>;
P_0x28ae360 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28ae3a0 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28ae3e0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28ae420 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28ae460 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28ae4a0 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28ae4e0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28ae520 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28ae560 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28ae5a0 .param/l "CC" 0 8 5, C4<0011>;
P_0x28ae5e0 .param/l "CS" 0 8 4, C4<0010>;
P_0x28ae620 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28ae660 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28ae6a0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28ae6e0 .param/l "GE" 0 8 12, C4<1010>;
P_0x28ae720 .param/l "GT" 0 8 14, C4<1100>;
P_0x28ae760 .param/l "HI" 0 8 10, C4<1000>;
P_0x28ae7a0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28ae7e0 .param/l "IMMED_EN" 0 15 5, C4<1>;
P_0x28ae820 .param/l "INDEX_EN" 0 15 4, C4<0>;
P_0x28ae860 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28ae8a0 .param/l "LE" 0 8 15, C4<1101>;
P_0x28ae8e0 .param/l "LS" 0 8 11, C4<1001>;
P_0x28ae920 .param/l "LT" 0 8 13, C4<1011>;
P_0x28ae960 .param/l "MI" 0 8 6, C4<0100>;
P_0x28ae9a0 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28ae9e0 .param/l "NE" 0 8 3, C4<0001>;
P_0x28aea20 .param/l "NV" 0 8 17, C4<1111>;
P_0x28aea60 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28aeaa0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28aeae0 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28aeb20 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28aeb60 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28aeba0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28aebe0 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28aec20 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28aec60 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28aeca0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28aece0 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28aed20 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28aed60 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28aeda0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28aede0 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28aee20 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28aee60 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28aeea0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28aeee0 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28aef20 .param/l "PHY_REGS" 0 14 35, +C4<00000000000000000000000000101001>;
P_0x28aef60 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28aefa0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28aefe0 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28af020 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28af060 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28af0a0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28af0e0 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28af120 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28af160 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28af1a0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28af1e0 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28af220 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28af260 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28af2a0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28af2e0 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28af320 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28af360 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28af3a0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28af3e0 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28af420 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28af460 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28af4a0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28af4e0 .param/l "PL" 0 8 7, C4<0101>;
P_0x28af520 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28af560 .param/l "SHIFT_OPS" 0 14 32, +C4<00000000000000000000000000000111>;
P_0x28af5a0 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28af5e0 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28af620 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28af660 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28af6a0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28af6e0 .param/l "UND" 0 3 8, C4<11011>;
P_0x28af720 .param/l "USR" 0 3 6, C4<10000>;
P_0x28af760 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28af7a0 .param/l "VC" 0 8 9, C4<0111>;
P_0x28af7e0 .param/l "VS" 0 8 8, C4<0110>;
P_0x28af820 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
L_0x2925370 .functor BUFZ 1, v0x27a1980_0, C4<0>, C4<0>, C4<0>;
L_0x2925470 .functor BUFZ 1, v0x279f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2925570 .functor BUFZ 1, v0x27a0c30_0, C4<0>, C4<0>, C4<0>;
L_0x7f5ef6601330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2925a40 .functor XNOR 1, L_0x2925950, L_0x7f5ef6601330, C4<0>, C4<0>;
L_0x7f5ef66013c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2926260 .functor XNOR 1, L_0x29261c0, L_0x7f5ef66013c0, C4<0>, C4<0>;
L_0x7f5ef6601450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x29264b0 .functor XNOR 1, L_0x29269a0, L_0x7f5ef6601450, C4<0>, C4<0>;
v0x27d9720_0 .net *"_s11", 4 0, L_0x2925740;  1 drivers
v0x27dc7d0_0 .net *"_s15", 0 0, L_0x2925950;  1 drivers
v0x27dc0c0_0 .net/2u *"_s16", 0 0, L_0x7f5ef6601330;  1 drivers
v0x27db9b0_0 .net *"_s18", 0 0, L_0x2925a40;  1 drivers
v0x27dba70_0 .net *"_s21", 4 0, L_0x2925b80;  1 drivers
v0x27db2a0_0 .net *"_s23", 5 0, L_0x2925c20;  1 drivers
v0x27ecd10_0 .net *"_s25", 5 0, L_0x2925d70;  1 drivers
v0x27ec5f0_0 .net *"_s26", 32 0, L_0x2925e60;  1 drivers
L_0x7f5ef6601378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ebed0_0 .net *"_s29", 26 0, L_0x7f5ef6601378;  1 drivers
v0x27eb7b0_0 .net *"_s33", 0 0, L_0x29261c0;  1 drivers
v0x27eb090_0 .net/2u *"_s34", 0 0, L_0x7f5ef66013c0;  1 drivers
v0x27ea970_0 .net *"_s36", 0 0, L_0x2926260;  1 drivers
v0x27eaa30_0 .net *"_s39", 4 0, L_0x2926320;  1 drivers
v0x27dab90_0 .net *"_s41", 5 0, L_0x29263c0;  1 drivers
v0x27ea250_0 .net *"_s43", 5 0, L_0x2926520;  1 drivers
v0x27e9b30_0 .net *"_s44", 32 0, L_0x2926610;  1 drivers
L_0x7f5ef6601408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e9410_0 .net *"_s47", 26 0, L_0x7f5ef6601408;  1 drivers
v0x27e94b0_0 .net *"_s51", 0 0, L_0x29269a0;  1 drivers
v0x27e85d0_0 .net/2u *"_s52", 0 0, L_0x7f5ef6601450;  1 drivers
v0x27e8690_0 .net *"_s54", 0 0, L_0x29264b0;  1 drivers
v0x27e7eb0_0 .net *"_s57", 4 0, L_0x2926b70;  1 drivers
v0x27e7f70_0 .net *"_s59", 5 0, L_0x2926c10;  1 drivers
v0x27d8760_0 .net *"_s6", 5 0, L_0x2925670;  1 drivers
v0x27d8110_0 .net *"_s61", 5 0, L_0x2926da0;  1 drivers
v0x27d0d00_0 .net *"_s62", 32 0, L_0x2926e40;  1 drivers
L_0x7f5ef6601498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d05e0_0 .net *"_s65", 26 0, L_0x7f5ef6601498;  1 drivers
v0x27cfef0_0 .net *"_s68", 5 0, L_0x2927220;  1 drivers
L_0x7f5ef66014e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cf7e0_0 .net *"_s71", 0 0, L_0x7f5ef66014e0;  1 drivers
v0x27c3860_0 .net *"_s73", 4 0, L_0x2927380;  1 drivers
L_0x7f5ef66012e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cf0d0_0 .net *"_s9", 0 0, L_0x7f5ef66012e8;  1 drivers
v0x27ce9c0_0 .net "alu_source_nxt", 32 0, v0x27d9d70_0;  1 drivers
v0x27cea80_0 .net "destination_index_nxt", 4 0, v0x27e0da0_0;  1 drivers
v0x27ce2b0_0 .net "i_abt", 0 0, v0x27a1980_0;  alias, 1 drivers
v0x27ce350_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x25e3c30_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27cdad0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27cdb70_0 .net "i_cpu_mode", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27cd3c0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x27cd460_0 .net "i_fiq", 0 0, v0x27a0c30_0;  alias, 1 drivers
v0x27cccb0_0 .net "i_force32align", 0 0, v0x27a04f0_0;  alias, 1 drivers
v0x27ccd50_0 .net "i_instruction", 35 0, v0x2795b90_0;  alias, 1 drivers
v0x27cc5a0_0 .net "i_instruction_valid", 0 0, v0x279fde0_0;  alias, 1 drivers
v0x27cc640_0 .net "i_irq", 0 0, v0x279f6d0_0;  alias, 1 drivers
v0x27cbe90_0 .net "i_pc_ff", 31 0, v0x279eff0_0;  alias, 1 drivers
v0x27cbf30_0 .net "i_pc_plus_8_ff", 31 0, v0x279e8b0_0;  alias, 1 drivers
v0x27cb780_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27cb070_0 .net "i_stall_from_issue", 0 0, v0x27e5720_0;  alias, 1 drivers
v0x27cb110_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x27c3150_0 .net "i_taken", 1 0, v0x279e1a0_0;  alias, 1 drivers
v0x27c31f0_0 .net "i_thumb_und", 0 0, v0x279da10_0;  alias, 1 drivers
v0x27ca960_0 .net "mem_srcdest_index_nxt", 4 0, v0x27df930_0;  1 drivers
v0x27caa00_0 .var "o_abt_ff", 0 0;
v0x27ca250_0 .net "o_abt_nxt", 0 0, L_0x2925370;  1 drivers
v0x27ca2f0_0 .var "o_alu_operation_ff", 4 0;
v0x27c9b40_0 .net "o_alu_operation_nxt", 4 0, v0x27e1bc0_0;  1 drivers
v0x27c9be0_0 .var "o_alu_source_ff", 32 0;
v0x27c9430_0 .net "o_alu_source_nxt", 32 0, L_0x2925ff0;  1 drivers
v0x27c8d20_0 .var "o_condition_code_ff", 3 0;
v0x27c8610_0 .net "o_condition_code_nxt", 3 0, v0x27e14b0_0;  1 drivers
v0x27c7f00_0 .var "o_destination_index_ff", 5 0;
v0x27c7fc0_0 .net "o_destination_index_nxt", 5 0, L_0x29257e0;  1 drivers
v0x27c77f0_0 .var "o_fiq_ff", 0 0;
v0x27c78b0_0 .net "o_fiq_nxt", 0 0, L_0x2925570;  1 drivers
v0x27c70e0_0 .var "o_flag_update_ff", 0 0;
v0x27c7180_0 .net "o_flag_update_nxt", 0 0, v0x27e0690_0;  1 drivers
v0x27c69d0_0 .var "o_force32align_ff", 0 0;
v0x27c6a70_0 .var "o_irq_ff", 0 0;
v0x27c2a40_0 .net "o_irq_nxt", 0 0, L_0x2925470;  1 drivers
v0x27c2ae0_0 .var "o_mem_load_ff", 0 0;
v0x27c62c0_0 .net "o_mem_load_nxt", 0 0, v0x27e0750_0;  1 drivers
v0x27c5bb0_0 .var "o_mem_pre_index_ff", 0 0;
v0x27c5c70_0 .net "o_mem_pre_index_nxt", 0 0, v0x27dff80_0;  1 drivers
v0x27c54a0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x27c5540_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0x27e0040_0;  1 drivers
v0x27c4d90_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x27c4e30_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0x27df870_0;  1 drivers
v0x27c4680_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x27c4720_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0x2927420;  1 drivers
v0x27d6280_0 .var "o_mem_store_ff", 0 0;
v0x27d6320_0 .net "o_mem_store_nxt", 0 0, v0x27df160_0;  1 drivers
v0x27d5b60_0 .var "o_mem_translate_ff", 0 0;
v0x27d5c00_0 .net "o_mem_translate_nxt", 0 0, v0x27df220_0;  1 drivers
v0x27d5440_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x27d54e0_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0x27dea50_0;  1 drivers
v0x27d4d20_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x27d4dc0_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0x27deaf0_0;  1 drivers
v0x27d4600_0 .var "o_pc_ff", 31 0;
v0x27d46a0_0 .var "o_pc_plus_8_ff", 31 0;
v0x27d3ee0_0 .var "o_shift_length_ff", 32 0;
v0x27d3f80_0 .net "o_shift_length_nxt", 32 0, L_0x29270f0;  1 drivers
v0x27c3f70_0 .var "o_shift_operation_ff", 2 0;
v0x27c4030_0 .net "o_shift_operation_nxt", 2 0, v0x27ddd00_0;  1 drivers
v0x27d37c0_0 .var "o_shift_source_ff", 32 0;
v0x27d3860_0 .net "o_shift_source_nxt", 32 0, L_0x29267d0;  1 drivers
v0x27d30a0_0 .var "o_swi_ff", 0 0;
v0x27d3140_0 .var "o_swi_nxt", 0 0;
v0x27d2980_0 .var "o_switch_ff", 0 0;
v0x27d2a40_0 .net "o_switch_nxt", 0 0, v0x27dd5f0_0;  1 drivers
v0x27d2260_0 .var "o_taken_ff", 1 0;
v0x27d2320_0 .var "o_und_ff", 0 0;
v0x27d1b40_0 .net "o_und_nxt", 0 0, v0x27dd690_0;  1 drivers
v0x27d1420_0 .net "shift_length_nxt", 32 0, v0x27de340_0;  1 drivers
v0x27c1b30_0 .net "shift_source_nxt", 32 0, v0x27ddda0_0;  1 drivers
E_0x2418460 .event edge, v0x27e3fb0_0;
L_0x2925670 .concat [ 5 1 0 0], v0x27e0da0_0, L_0x7f5ef66012e8;
L_0x2925740 .part v0x26ba290_0, 0, 5;
L_0x29257e0 .ufunc TD_zap_top.u_zap_core.u_zap_decode_main.translate, 6, L_0x2925670, L_0x2925740 (v0x2862f00_0, v0x28635e0_0) v0x2862fc0_0 S_0x26e3440;
L_0x2925950 .part v0x27d9d70_0, 32, 1;
L_0x2925b80 .part v0x26ba290_0, 0, 5;
L_0x2925c20 .ufunc TD_zap_top.u_zap_core.u_zap_decode_main.translate, 6, L_0x2925d70, L_0x2925b80 (v0x2862f00_0, v0x28635e0_0) v0x2862fc0_0 S_0x26e3440;
L_0x2925d70 .part v0x27d9d70_0, 0, 6;
L_0x2925e60 .concat [ 6 27 0 0], L_0x2925c20, L_0x7f5ef6601378;
L_0x2925ff0 .functor MUXZ 33, L_0x2925e60, v0x27d9d70_0, L_0x2925a40, C4<>;
L_0x29261c0 .part v0x27ddda0_0, 32, 1;
L_0x2926320 .part v0x26ba290_0, 0, 5;
L_0x29263c0 .ufunc TD_zap_top.u_zap_core.u_zap_decode_main.translate, 6, L_0x2926520, L_0x2926320 (v0x2862f00_0, v0x28635e0_0) v0x2862fc0_0 S_0x26e3440;
L_0x2926520 .part v0x27ddda0_0, 0, 6;
L_0x2926610 .concat [ 6 27 0 0], L_0x29263c0, L_0x7f5ef6601408;
L_0x29267d0 .functor MUXZ 33, L_0x2926610, v0x27ddda0_0, L_0x2926260, C4<>;
L_0x29269a0 .part v0x27de340_0, 32, 1;
L_0x2926b70 .part v0x26ba290_0, 0, 5;
L_0x2926c10 .ufunc TD_zap_top.u_zap_core.u_zap_decode_main.translate, 6, L_0x2926da0, L_0x2926b70 (v0x2862f00_0, v0x28635e0_0) v0x2862fc0_0 S_0x26e3440;
L_0x2926da0 .part v0x27de340_0, 0, 6;
L_0x2926e40 .concat [ 6 27 0 0], L_0x2926c10, L_0x7f5ef6601498;
L_0x29270f0 .functor MUXZ 33, L_0x2926e40, v0x27de340_0, L_0x29264b0, C4<>;
L_0x2927220 .concat [ 5 1 0 0], v0x27df930_0, L_0x7f5ef66014e0;
L_0x2927380 .part v0x26ba290_0, 0, 5;
L_0x2927420 .ufunc TD_zap_top.u_zap_core.u_zap_decode_main.translate, 6, L_0x2927220, L_0x2927380 (v0x2862f00_0, v0x28635e0_0) v0x2862fc0_0 S_0x26e3440;
S_0x25d9280 .scope task, "clear" "clear" 14 236, 14 236 0, S_0x26b9e80;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c6a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c77f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d30a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27caa00_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x27c8d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d2320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27d2260_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27c7f00_0, 4, 5;
    %end;
S_0x274c330 .scope function, "is_cc_satisfied" "is_cc_satisfied" 12 95, 12 95 0, S_0x26b9e80;
 .timescale 0 0;
v0x286cb30_0 .var "c", 0 0;
v0x286cbf0_0 .var "cc", 3 0;
v0x286c4f0_0 .var "fl", 3 0;
v0x2868050_0 .var "is_cc_satisfied", 0 0;
v0x2868110_0 .var "n", 0 0;
v0x2867a10_0 .var "ok", 0 0;
v0x2867ad0_0 .var "v", 0 0;
v0x2863540_0 .var "z", 0 0;
TD_zap_top.u_zap_core.u_zap_decode_main.is_cc_satisfied ;
    %fork t_5, S_0x26e3db0;
    %jmp t_4;
    .scope S_0x26e3db0;
t_5 ;
    %load/vec4 v0x286c4f0_0;
    %split/vec4 1;
    %store/vec4 v0x2867ad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x286cb30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2863540_0, 0, 1;
    %store/vec4 v0x2868110_0, 0, 1;
    %load/vec4 v0x286cbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.107, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.109, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.110, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.111, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.112, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.113, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.114, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.115, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.116, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.117, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.118, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.119, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.120, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.121, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.122, 6;
    %jmp T_7.123;
T_7.107 ;
    %load/vec4 v0x2863540_0;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.108 ;
    %load/vec4 v0x2863540_0;
    %nor/r;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.109 ;
    %load/vec4 v0x286cb30_0;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.110 ;
    %load/vec4 v0x286cb30_0;
    %nor/r;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.111 ;
    %load/vec4 v0x2868110_0;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.112 ;
    %load/vec4 v0x2868110_0;
    %nor/r;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.113 ;
    %load/vec4 v0x2867ad0_0;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.114 ;
    %load/vec4 v0x2867ad0_0;
    %nor/r;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.115 ;
    %load/vec4 v0x286cb30_0;
    %load/vec4 v0x2863540_0;
    %nor/r;
    %and;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.116 ;
    %load/vec4 v0x286cb30_0;
    %nor/r;
    %load/vec4 v0x2863540_0;
    %or;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.117 ;
    %load/vec4 v0x2868110_0;
    %load/vec4 v0x2867ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.118 ;
    %load/vec4 v0x2868110_0;
    %load/vec4 v0x2867ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.119 ;
    %load/vec4 v0x2868110_0;
    %load/vec4 v0x2867ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2863540_0;
    %nor/r;
    %and;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.120 ;
    %load/vec4 v0x2868110_0;
    %load/vec4 v0x2867ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2863540_0;
    %or;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.121 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.122 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2867a10_0, 0, 1;
    %jmp T_7.123;
T_7.123 ;
    %pop/vec4 1;
    %load/vec4 v0x2867a10_0;
    %store/vec4 v0x2868050_0, 0, 1;
    %end;
    .scope S_0x274c330;
t_4 %join;
    %end;
S_0x26e3db0 .scope begin, "blk1" "blk1" 12 101, 12 101 0, S_0x274c330;
 .timescale 0 0;
S_0x26e3440 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x26b9e80;
 .timescale 0 0;
v0x28635e0_0 .var "cpu_mode", 4 0;
v0x2862f00_0 .var "index", 5 0;
v0x2862fc0_0 .var "translate", 5 0;
TD_zap_top.u_zap_core.u_zap_decode_main.translate ;
    %load/vec4 v0x2862f00_0;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %load/vec4 v0x2862f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.124, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.125, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.126, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.127, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.128, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.129, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.130, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.131, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.132, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.133, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.134, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.135, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.136, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.137, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.138, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.139, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.140, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.141, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.142, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.143, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.144, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.145, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.146, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.147, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.148, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.149, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.150, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.151, 6;
    %jmp T_8.152;
T_8.124 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.125 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.126 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.127 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.128 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.129 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.130 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.131 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.132 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.133 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.134 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.135 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.136 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.137 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.138 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.139 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.140 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.141 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.142 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.143 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.144 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.145 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.146 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.147 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.148 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.149 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.150 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.151 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.152;
T_8.152 ;
    %pop/vec4 1;
    %load/vec4 v0x28635e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_8.153, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_8.154, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_8.155, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.156, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_8.157, 6;
    %jmp T_8.158;
T_8.153 ;
    %load/vec4 v0x2862f00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.159, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.160, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.161, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.162, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.163, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.164, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.165, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.166, 6;
    %jmp T_8.167;
T_8.159 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.160 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.161 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.162 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.163 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.164 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.165 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.166 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.167;
T_8.167 ;
    %pop/vec4 1;
    %jmp T_8.158;
T_8.154 ;
    %load/vec4 v0x2862f00_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.168, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.169, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.170, 6;
    %jmp T_8.171;
T_8.168 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.171;
T_8.169 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.171;
T_8.170 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.171;
T_8.171 ;
    %pop/vec4 1;
    %jmp T_8.158;
T_8.155 ;
    %load/vec4 v0x2862f00_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.172, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.173, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.174, 6;
    %jmp T_8.175;
T_8.172 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.175;
T_8.173 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.175;
T_8.174 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.175;
T_8.175 ;
    %pop/vec4 1;
    %jmp T_8.158;
T_8.156 ;
    %load/vec4 v0x2862f00_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.176, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.177, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.178, 6;
    %jmp T_8.179;
T_8.176 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.179;
T_8.177 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.179;
T_8.178 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.179;
T_8.179 ;
    %pop/vec4 1;
    %jmp T_8.158;
T_8.157 ;
    %load/vec4 v0x2862f00_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.180, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.181, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.182, 6;
    %jmp T_8.183;
T_8.180 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.183;
T_8.181 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.183;
T_8.182 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x2862fc0_0, 0, 6;
    %jmp T_8.183;
T_8.183 ;
    %pop/vec4 1;
    %jmp T_8.158;
T_8.158 ;
    %pop/vec4 1;
    %end;
S_0x2863d20 .scope module, "u_zap_decode" "zap_decode" 14 284, 16 37 0, S_0x26b9e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_irq"
    .port_info 1 /INPUT 1 "i_fiq"
    .port_info 2 /INPUT 1 "i_abt"
    .port_info 3 /INPUT 36 "i_instruction"
    .port_info 4 /INPUT 1 "i_instruction_valid"
    .port_info 5 /INPUT 32 "i_cpsr_ff"
    .port_info 6 /OUTPUT 4 "o_condition_code"
    .port_info 7 /OUTPUT 5 "o_destination_index"
    .port_info 8 /OUTPUT 33 "o_alu_source"
    .port_info 9 /OUTPUT 5 "o_alu_operation"
    .port_info 10 /OUTPUT 33 "o_shift_source"
    .port_info 11 /OUTPUT 3 "o_shift_operation"
    .port_info 12 /OUTPUT 33 "o_shift_length"
    .port_info 13 /OUTPUT 1 "o_flag_update"
    .port_info 14 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 15 /OUTPUT 1 "o_mem_load"
    .port_info 16 /OUTPUT 1 "o_mem_store"
    .port_info 17 /OUTPUT 1 "o_mem_pre_index"
    .port_info 18 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 19 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 20 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 21 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 22 /OUTPUT 1 "o_mem_translate"
    .port_info 23 /OUTPUT 1 "o_und"
    .port_info 24 /OUTPUT 1 "o_switch"
P_0x28afcb0 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28afcf0 .param/l "ADC" 0 10 13, C4<0101>;
P_0x28afd30 .param/l "ADD" 0 10 12, C4<0100>;
P_0x28afd70 .param/l "AL" 0 8 16, C4<1110>;
P_0x28afdb0 .param/l "ALU_OPS" 0 16 47, +C4<00000000000000000000000000100000>;
P_0x28afdf0 .param/l "AND" 0 10 8, C4<0000>;
P_0x28afe30 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28afe70 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28afeb0 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28afef0 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28aff30 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28aff70 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28affb0 .param/l "ARCH_REGS" 0 16 43, +C4<00000000000000000000000000100000>;
P_0x28afff0 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28b0030 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28b0070 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28b00b0 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28b00f0 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28b0130 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28b0170 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28b01b0 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28b01f0 .param/l "ASR" 0 17 4, C4<10>;
P_0x28b0230 .param/l "BIC" 0 10 22, C4<1110>;
P_0x28b0270 .param/l "BRANCH_INSTRUCTION" 1 18 12, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b02b0 .param/l "BX_INST" 1 18 22, C4<zzzz000100101111111111110001zzzz>;
P_0x28b02f0 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28b0330 .param/l "CC" 0 8 5, C4<0011>;
P_0x28b0370 .param/l "CDP" 1 18 49, C4<zzzz1110zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b03b0 .param/l "CLZ" 0 10 41, C4<11000>;
P_0x28b03f0 .param/l "CMN" 0 10 19, C4<1011>;
P_0x28b0430 .param/l "CMP" 0 10 18, C4<1010>;
P_0x28b0470 .param/l "CS" 0 8 4, C4<0010>;
P_0x28b04b0 .param/l "DATA_PROCESSING_IMMEDIATE" 1 18 7, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b04f0 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 18 9, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x28b0530 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 18 8, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x28b0570 .param/l "EOR" 0 10 9, C4<0001>;
P_0x28b05b0 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28b05f0 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28b0630 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28b0670 .param/l "FMOV" 0 10 32, C4<10010>;
P_0x28b06b0 .param/l "GE" 0 8 12, C4<1010>;
P_0x28b06f0 .param/l "GT" 0 8 14, C4<1100>;
P_0x28b0730 .param/l "HALFWORD_LS" 1 18 30, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x28b0770 .param/l "HI" 0 8 10, C4<1000>;
P_0x28b07b0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28b07f0 .param/l "IMMED_EN" 0 15 5, C4<1>;
P_0x28b0830 .param/l "INDEX_EN" 0 15 4, C4<0>;
P_0x28b0870 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28b08b0 .param/l "LDC" 1 18 45, C4<zzzz110zzzz1zzzzzzzzzzzzzzzzzzzz>;
P_0x28b08f0 .param/l "LE" 0 8 15, C4<1101>;
P_0x28b0930 .param/l "LMULT_INST" 1 18 27, C4<zzzz00001zzzzzzzzzzzzzzz1001zzzz>;
P_0x28b0970 .param/l "LS" 0 8 11, C4<1001>;
P_0x28b09b0 .param/l "LSL" 0 17 2, C4<00>;
P_0x28b09f0 .param/l "LSR" 0 17 3, C4<01>;
P_0x28b0a30 .param/l "LS_IMMEDIATE" 1 18 20, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b0a70 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 18 19, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b0ab0 .param/l "LT" 0 8 13, C4<1011>;
P_0x28b0af0 .param/l "MCR" 1 18 39, C4<zzzz1110zzz0zzzzzzzz1111zzz1zzzz>;
P_0x28b0b30 .param/l "MI" 0 8 6, C4<0100>;
P_0x28b0b70 .param/l "MLA" 0 10 30, C4<10001>;
P_0x28b0bb0 .param/l "MMOV" 0 10 33, C4<10011>;
P_0x28b0bf0 .param/l "MOV" 0 10 21, C4<1101>;
P_0x28b0c30 .param/l "MRC" 1 18 42, C4<zzzz1110zzz1zzzzzzzz1111zzz1zzzz>;
P_0x28b0c70 .param/l "MRS" 1 18 14, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x28b0cb0 .param/l "MSR" 1 18 17, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x28b0cf0 .param/l "MSR_IMMEDIATE" 1 18 15, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x28b0d30 .param/l "MUL" 0 10 29, C4<10000>;
P_0x28b0d70 .param/l "MULT_INST" 1 18 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x28b0db0 .param/l "MVN" 0 10 23, C4<1111>;
P_0x28b0df0 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28b0e30 .param/l "NE" 0 8 3, C4<0001>;
P_0x28b0e70 .param/l "NV" 0 8 17, C4<1111>;
P_0x28b0eb0 .param/l "ORR" 0 10 20, C4<1100>;
P_0x28b0ef0 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28b0f30 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28b0f70 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28b0fb0 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28b0ff0 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28b1030 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28b1070 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28b10b0 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28b10f0 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28b1130 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28b1170 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28b11b0 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28b11f0 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28b1230 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28b1270 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28b12b0 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28b12f0 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28b1330 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28b1370 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28b13b0 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28b13f0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28b1430 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28b1470 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28b14b0 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28b14f0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28b1530 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28b1570 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28b15b0 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28b15f0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28b1630 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28b1670 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28b16b0 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28b16f0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28b1730 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28b1770 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28b17b0 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28b17f0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28b1830 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28b1870 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28b18b0 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28b18f0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28b1930 .param/l "PL" 0 8 7, C4<0101>;
P_0x28b1970 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28b19b0 .param/l "ROR" 0 17 5, C4<11>;
P_0x28b19f0 .param/l "RORI" 0 17 7, C4<101>;
P_0x28b1a30 .param/l "ROR_1" 0 17 8, C4<110>;
P_0x28b1a70 .param/l "RRC" 0 17 6, C4<100>;
P_0x28b1ab0 .param/l "RSB" 0 10 11, C4<0011>;
P_0x28b1af0 .param/l "RSC" 0 10 15, C4<0111>;
P_0x28b1b30 .param/l "SBC" 0 10 14, C4<0110>;
P_0x28b1b70 .param/l "SHIFT_OPS" 0 16 50, +C4<00000000000000000000000000000111>;
P_0x28b1bb0 .param/l "SIGNED_BYTE" 0 19 1, C4<00>;
P_0x28b1bf0 .param/l "SIGNED_HALF_WORD" 0 19 3, C4<10>;
P_0x28b1c30 .param/l "SMLALH" 0 10 39, C4<10111>;
P_0x28b1c70 .param/l "SMLALL" 0 10 38, C4<10110>;
P_0x28b1cb0 .param/l "SOFTWARE_INTERRUPT" 1 18 33, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b1cf0 .param/l "STC" 1 18 46, C4<zzzz110zzzz0zzzzzzzzzzzzzzzzzzzz>;
P_0x28b1d30 .param/l "SUB" 0 10 10, C4<0010>;
P_0x28b1d70 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28b1db0 .param/l "SWAP" 1 18 36, C4<zzzz00010z00zzzzzzzz00001001zzzz>;
P_0x28b1df0 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28b1e30 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28b1e70 .param/l "TEQ" 0 10 17, C4<1001>;
P_0x28b1eb0 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28b1ef0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28b1f30 .param/l "TST" 0 10 16, C4<1000>;
P_0x28b1f70 .param/l "T_ADD_SUB_LO" 1 18 66, C4<00011zzzzzzzzzzz>;
P_0x28b1fb0 .param/l "T_ALU_HI" 1 18 75, C4<010001zzzzzzzzzz>;
P_0x28b1ff0 .param/l "T_ALU_LO" 1 18 72, C4<010000zzzzzzzzzz>;
P_0x28b2030 .param/l "T_BL" 1 18 56, C4<1111zzzzzzzzzzzz>;
P_0x28b2070 .param/l "T_BRANCH_COND" 1 18 54, C4<1101zzzzzzzzzzzz>;
P_0x28b20b0 .param/l "T_BRANCH_NOCOND" 1 18 55, C4<11100zzzzzzzzzzz>;
P_0x28b20f0 .param/l "T_BX" 1 18 57, C4<010001110zzzz000>;
P_0x28b2130 .param/l "T_GET_ADDR" 1 18 78, C4<1010zzzzzzzzzzzz>;
P_0x28b2170 .param/l "T_LDMIA_STMIA" 1 18 99, C4<1100zzzzzzzzzzzz>;
P_0x28b21b0 .param/l "T_LDRH_STRH_5BIT_OFF" 1 18 90, C4<1000zzzzzzzzzzzz>;
P_0x28b21f0 .param/l "T_LDRH_STRH_REG" 1 18 93, C4<0101zzzzzzzzzzzz>;
P_0x28b2230 .param/l "T_LDR_STR_5BIT_OFF" 1 18 87, C4<011zzzzzzzzzzzzz>;
P_0x28b2270 .param/l "T_MCAS_IMM" 1 18 69, C4<001zzzzzzzzzzzzz>;
P_0x28b22b0 .param/l "T_MOD_SP" 1 18 81, C4<10110000zzzzzzzz>;
P_0x28b22f0 .param/l "T_PC_REL_LOAD" 1 18 84, C4<01001zzzzzzzzzzz>;
P_0x28b2330 .param/l "T_POP_PUSH" 1 18 102, C4<1011z10zzzzzzzzz>;
P_0x28b2370 .param/l "T_SHIFT" 1 18 63, C4<000zzzzzzzzzzzzz>;
P_0x28b23b0 .param/l "T_SP_REL_LDR_STR" 1 18 96, C4<1001zzzzzzzzzzzz>;
P_0x28b23f0 .param/l "T_SWI" 1 18 60, C4<11011111zzzzzzzz>;
P_0x28b2430 .param/l "UMLALH" 0 10 36, C4<10101>;
P_0x28b2470 .param/l "UMLALL" 0 10 35, C4<10100>;
P_0x28b24b0 .param/l "UND" 0 3 8, C4<11011>;
P_0x28b24f0 .param/l "UNSIGNED_HALF_WORD" 0 19 2, C4<01>;
P_0x28b2530 .param/l "USR" 0 3 6, C4<10000>;
P_0x28b2570 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28b25b0 .param/l "VC" 0 8 9, C4<0111>;
P_0x28b25f0 .param/l "VS" 0 8 8, C4<0110>;
P_0x28b2630 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
v0x27da480_0 .var "br", 0 0;
v0x27e5b50_0 .var "bx", 0 0;
v0x27e5c10_0 .var "dp", 0 0;
v0x27e5440_0 .var "dp1", 0 0;
v0x27e5500_0 .var "dp2", 0 0;
v0x27e4d30_0 .var "dp3", 0 0;
v0x27e4df0_0 .var "halfword_ls", 0 0;
v0x27e4620_0 .net "i_abt", 0 0, v0x27a1980_0;  alias, 1 drivers
v0x27e46e0_0 .net "i_cpsr_ff", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27e3f10_0 .net "i_fiq", 0 0, v0x27a0c30_0;  alias, 1 drivers
v0x27e3fb0_0 .net "i_instruction", 35 0, v0x2795b90_0;  alias, 1 drivers
v0x27e3800_0 .net "i_instruction_valid", 0 0, v0x279fde0_0;  alias, 1 drivers
v0x27e38c0_0 .net "i_irq", 0 0, v0x279f6d0_0;  alias, 1 drivers
v0x27e30f0_0 .var "ls", 0 0;
v0x27e31b0_0 .var "mrs", 0 0;
v0x27e29e0_0 .var "msr", 0 0;
v0x27e2aa0_0 .var "mult", 0 0;
v0x27e1bc0_0 .var "o_alu_operation", 4 0;
v0x27d9d70_0 .var "o_alu_source", 32 0;
v0x27e14b0_0 .var "o_condition_code", 3 0;
v0x27e0da0_0 .var "o_destination_index", 4 0;
v0x27e0690_0 .var "o_flag_update", 0 0;
v0x27e0750_0 .var "o_mem_load", 0 0;
v0x27dff80_0 .var "o_mem_pre_index", 0 0;
v0x27e0040_0 .var "o_mem_signed_byte_enable", 0 0;
v0x27df870_0 .var "o_mem_signed_halfword_enable", 0 0;
v0x27df930_0 .var "o_mem_srcdest_index", 4 0;
v0x27df160_0 .var "o_mem_store", 0 0;
v0x27df220_0 .var "o_mem_translate", 0 0;
v0x27dea50_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0x27deaf0_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0x27de340_0 .var "o_shift_length", 32 0;
v0x27ddd00_0 .var "o_shift_operation", 2 0;
v0x27ddda0_0 .var "o_shift_source", 32 0;
v0x27dd5f0_0 .var "o_switch", 0 0;
v0x27dd690_0 .var "o_und", 0 0;
v0x27d9660_0 .var "swi", 0 0;
E_0x230a170/0 .event edge, v0x27e3f10_0, v0x27e38c0_0, v0x27e4620_0, v0x27e3800_0;
E_0x230a170/1 .event edge, v0x27e3fb0_0;
E_0x230a170 .event/or E_0x230a170/0, E_0x230a170/1;
S_0x285ccc0 .scope task, "decode_branch" "decode_branch" 16 546, 16 546 0, S_0x2863d20;
 .timescale 0 0;
v0x287cc40_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_branch ;
    %vpi_call 16 549 "$display", $time, "%m: B decode..." {0 0 0};
    %load/vec4 v0x287cc40_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %load/vec4 v0x287cc40_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %load/vec4 v0x287cc40_0;
    %parti/s 1, 34, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.184, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_9.185, 8;
T_9.184 ; End of true expr.
    %pushi/vec4 2, 0, 33;
    %jmp/0 T_9.185, 8;
 ; End of false expr.
    %blend;
T_9.185;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %end;
S_0x27ee960 .scope task, "decode_bx" "decode_bx" 16 420, 16 420 0, S_0x2863d20;
 .timescale 0 0;
v0x287e880_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_7, S_0x27d7de0;
    %jmp t_6;
    .scope S_0x27d7de0;
t_7 ;
    %load/vec4 v0x287e880_0;
    %pad/u 32;
    %store/vec4 v0x287c530_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287c530_0, 4, 8;
    %vpi_call 16 427 "$display", $time, "%m: BX decode..." {0 0 0};
    %load/vec4 v0x287c530_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x27e6a30_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x287eac0;
    %join;
    %load/vec4 v0x287e880_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27dd5f0_0, 0, 1;
    %end;
    .scope S_0x27ee960;
t_6 %join;
    %end;
S_0x27d7de0 .scope begin, "tskDecodeBx" "tskDecodeBx" 16 421, 16 421 0, S_0x27ee960;
 .timescale 0 0;
v0x287c530_0 .var "temp", 31 0;
S_0x281f520 .scope task, "decode_data_processing" "decode_data_processing" 16 568, 16 568 0, S_0x2863d20;
 .timescale 0 0;
v0x287e170_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %vpi_call 16 571 "$display", $time, "%m: Normal DP decode... Received %x %b", v0x287e170_0, v0x287e170_0 {0 0 0};
    %load/vec4 v0x287e170_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x287e170_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x287e170_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x27e0690_0, 0, 1;
    %load/vec4 v0x287e170_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x287e170_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x287e170_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %load/vec4 v0x27e1bc0_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x27e1bc0_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x27e1bc0_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x27e1bc0_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_11.186, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
T_11.186 ;
    %load/vec4 v0x287e170_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x287e170_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x287e170_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_11.188, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_11.189, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_11.190, 4;
    %vpi_call 16 596 "$display", "This should never happen! Check the RTL..!" {0 0 0};
    %vpi_call 16 597 "$stop" {0 0 0};
    %jmp T_11.192;
T_11.188 ;
    %load/vec4 v0x287e170_0;
    %store/vec4 v0x27e6970_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_immediate, S_0x287c770;
    %join;
    %jmp T_11.192;
T_11.189 ;
    %load/vec4 v0x287e170_0;
    %store/vec4 v0x27e6a30_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x287eac0;
    %join;
    %jmp T_11.192;
T_11.190 ;
    %load/vec4 v0x287e170_0;
    %store/vec4 v0x27e6260_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0x287c0b0;
    %join;
    %jmp T_11.192;
T_11.192 ;
    %pop/vec4 1;
    %end;
S_0x280cce0 .scope task, "decode_halfword_ls" "decode_halfword_ls" 16 327, 16 327 0, S_0x2863d20;
 .timescale 0 0;
v0x2801370_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_9, S_0x2828600;
    %jmp t_8;
    .scope S_0x2828600;
t_9 ;
    %vpi_call 16 332 "$display", $time, "%m: Halfword decode..." {0 0 0};
    %load/vec4 v0x2801370_0;
    %pad/u 12;
    %store/vec4 v0x287da60_0, 0, 12;
    %load/vec4 v0x2801370_0;
    %pad/u 12;
    %store/vec4 v0x287bdd0_0, 0, 12;
    %load/vec4 v0x2801370_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x287da60_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287da60_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287da60_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287bdd0_0, 4, 8;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.193, 8;
    %load/vec4 v0x287da60_0;
    %pad/u 35;
    %store/vec4 v0x27e6970_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_immediate, S_0x287c770;
    %join;
    %jmp T_12.194;
T_12.193 ;
    %load/vec4 v0x287bdd0_0;
    %pad/u 35;
    %store/vec4 v0x27e6a30_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x287eac0;
    %join;
T_12.194 ;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.195, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_12.196, 8;
T_12.195 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_12.196, 8;
 ; End of false expr.
    %blend;
T_12.196;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2801370_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x27e0750_0, 0, 1;
    %load/vec4 v0x27e0750_0;
    %nor/r;
    %store/vec4 v0x27df160_0, 0, 1;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27dff80_0, 0, 1;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x27dff80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.197, 9;
    %load/vec4 v0x27d9d70_0;
    %jmp/1 T_12.198, 9;
T_12.197 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_12.198, 9;
 ; End of false expr.
    %blend;
T_12.198;
    %pad/u 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x2801370_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2801370_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27df930_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27deaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27df870_0, 0, 1;
    %load/vec4 v0x2801370_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.199, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.200, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.201, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27deaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27df870_0, 0, 1;
    %jmp T_12.203;
T_12.199 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e0040_0, 0, 1;
    %jmp T_12.203;
T_12.200 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27deaf0_0, 0, 1;
    %jmp T_12.203;
T_12.201 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27df870_0, 0, 1;
    %jmp T_12.203;
T_12.203 ;
    %pop/vec4 1;
    %end;
    .scope S_0x280cce0;
t_8 %join;
    %end;
S_0x2828600 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 16 328, 16 328 0, S_0x280cce0;
 .timescale 0 0;
v0x287da60_0 .var "temp", 11 0;
v0x287bdd0_0 .var "temp1", 11 0;
S_0x2827ef0 .scope task, "decode_lmult" "decode_lmult" 16 221, 16 221 0, S_0x2863d20;
 .timescale 0 0;
v0x28010e0_0 .var "i_instruction", 35 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_lmult ;
    %fork t_11, S_0x282a240;
    %jmp t_10;
    .scope S_0x282a240;
t_11 ;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x27e0690_0, 0, 1;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.204, 8;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 34, 7;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %jmp/1 T_13.205, 8;
T_13.204 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_13.205, 8;
 ; End of false expr.
    %blend;
T_13.205;
    %store/vec4 v0x27de340_0, 0, 33;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.206, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.207, 8;
T_13.206 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.207, 8;
 ; End of false expr.
    %blend;
T_13.207;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %vpi_call 16 244 "$display", $time, "Long multiplication detected!" {0 0 0};
    %load/vec4 v0x28010e0_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.208, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.209, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.210, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.211, 6;
    %jmp T_13.212;
T_13.208 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %jmp T_13.212;
T_13.209 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %jmp T_13.212;
T_13.210 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %jmp T_13.212;
T_13.211 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %jmp T_13.212;
T_13.212 ;
    %pop/vec4 1;
    %load/vec4 v0x28010e0_0;
    %parti/s 1, 35, 7;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.213, 4;
    %load/vec4 v0x28010e0_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e1bc0_0, 4, 1;
T_13.213 ;
    %end;
    .scope S_0x2827ef0;
t_10 %join;
    %end;
S_0x282a240 .scope begin, "tskLDecodeMult" "tskLDecodeMult" 16 222, 16 222 0, S_0x2827ef0;
 .timescale 0 0;
S_0x2829b30 .scope task, "decode_ls" "decode_ls" 16 447, 16 447 0, S_0x2863d20;
 .timescale 0 0;
v0x2800980_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_13, S_0x2829420;
    %jmp t_12;
    .scope S_0x2829420;
t_13 ;
    %vpi_call 16 451 "$display", $time, "%m: LS decode..." {0 0 0};
    %load/vec4 v0x2800980_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.215, 8;
    %load/vec4 v0x2800980_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %jmp T_14.216;
T_14.215 ;
    %load/vec4 v0x2800980_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x27e6a30_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x287eac0;
    %join;
T_14.216 ;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_14.217, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_14.218, 8;
T_14.217 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_14.218, 8;
 ; End of false expr.
    %blend;
T_14.218;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2800980_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x27e0750_0, 0, 1;
    %load/vec4 v0x27e0750_0;
    %nor/r;
    %store/vec4 v0x27df160_0, 0, 1;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27dff80_0, 0, 1;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x27dff80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.219, 9;
    %load/vec4 v0x27d9d70_0;
    %jmp/1 T_14.220, 9;
T_14.219 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_14.220, 9;
 ; End of false expr.
    %blend;
T_14.220;
    %pad/u 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x27dea50_0, 0, 1;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2800980_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27df930_0, 0, 5;
    %load/vec4 v0x27dff80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.221, 8;
    %load/vec4 v0x2800980_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.223, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27df220_0, 0, 1;
T_14.223 ;
T_14.221 ;
    %end;
    .scope S_0x2829b30;
t_12 %join;
    %end;
S_0x2829420 .scope begin, "tskDecodeLs" "tskDecodeLs" 16 448, 16 448 0, S_0x2829b30;
 .timescale 0 0;
S_0x2828d10 .scope task, "decode_mrs" "decode_mrs" 16 496, 16 496 0, S_0x2863d20;
 .timescale 0 0;
v0x274bdc0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %vpi_call 16 500 "$display", $time, "%m: MRS decode..." {0 0 0};
    %load/vec4 v0x274bdc0_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x27e6970_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_immediate, S_0x287c770;
    %join;
    %load/vec4 v0x274bdc0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x274bdc0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x274bdc0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x274bdc0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_15.225, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_15.226, 8;
T_15.225 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_15.226, 8;
 ; End of false expr.
    %blend;
T_15.226;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %end;
S_0x280a2e0 .scope task, "decode_msr" "decode_msr" 16 513, 16 513 0, S_0x2863d20;
 .timescale 0 0;
v0x27f2b00_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_msr ;
    %vpi_call 16 516 "$display", $time, "%m: MSR decode..." {0 0 0};
    %load/vec4 v0x27f2b00_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.227, 8;
    %load/vec4 v0x27f2b00_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x27e6970_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_immediate, S_0x287c770;
    %join;
    %jmp T_16.228;
T_16.227 ;
    %load/vec4 v0x27f2b00_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x27e6a30_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x287eac0;
    %join;
T_16.228 ;
    %load/vec4 v0x27f2b00_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_16.229, 8;
    %pushi/vec4 27, 0, 32;
    %jmp/1 T_16.230, 8;
T_16.229 ; End of true expr.
    %pushi/vec4 17, 0, 32;
    %jmp/0 T_16.230, 8;
 ; End of false expr.
    %blend;
T_16.230;
    %pad/s 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x27f2b00_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x27f2b00_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_16.231, 8;
    %pushi/vec4 19, 0, 5;
    %jmp/1 T_16.232, 8;
T_16.231 ; End of true expr.
    %pushi/vec4 18, 0, 5;
    %jmp/0 T_16.232, 8;
 ; End of false expr.
    %blend;
T_16.232;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x27f2b00_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_16.233, 8;
    %load/vec4 v0x27f2b00_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_16.234, 8;
T_16.233 ; End of true expr.
    %load/vec4 v0x27f2b00_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 9, 0, 33;
    %and;
    %jmp/0 T_16.234, 8;
 ; End of false expr.
    %blend;
T_16.234;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %load/vec4 v0x27e46e0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_16.235, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 3;
T_16.235 ;
    %end;
S_0x280ea90 .scope task, "decode_mult" "decode_mult" 16 388, 16 388 0, S_0x2863d20;
 .timescale 0 0;
v0x27eec90_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_15, S_0x2873750;
    %jmp t_14;
    .scope S_0x2873750;
t_15 ;
    %vpi_call 16 392 "$display", $time, "%m: MLT 32x32 -> 32 decode..." {0 0 0};
    %load/vec4 v0x27eec90_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %load/vec4 v0x27eec90_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x27e0690_0, 0, 1;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %load/vec4 v0x27eec90_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x27eec90_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e0da0_0, 0, 5;
    %load/vec4 v0x27eec90_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %load/vec4 v0x27eec90_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x27eec90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %load/vec4 v0x27eec90_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0 T_17.237, 8;
    %load/vec4 v0x27eec90_0;
    %parti/s 1, 34, 7;
    %load/vec4 v0x27eec90_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %jmp/1 T_17.238, 8;
T_17.237 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_17.238, 8;
 ; End of false expr.
    %blend;
T_17.238;
    %store/vec4 v0x27de340_0, 0, 33;
    %load/vec4 v0x27eec90_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0 T_17.239, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.240, 8;
T_17.239 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_17.240, 8;
 ; End of false expr.
    %blend;
T_17.240;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %end;
    .scope S_0x280ea90;
t_14 %join;
    %end;
S_0x2873750 .scope begin, "tskDecodeMult" "tskDecodeMult" 16 389, 16 389 0, S_0x280ea90;
 .timescale 0 0;
S_0x2863a20 .scope task, "decode_swi" "decode_swi" 16 307, 16 307 0, S_0x2863d20;
 .timescale 0 0;
v0x27e7790_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_17, S_0x28692a0;
    %jmp t_16;
    .scope S_0x28692a0;
t_17 ;
    %vpi_call 16 311 "$display", $time, "%m:SWI decode..." {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 4, 0, 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %end;
    .scope S_0x2863a20;
t_16 %join;
    %end;
S_0x28692a0 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 16 308, 16 308 0, S_0x2863a20;
 .timescale 0 0;
S_0x2864820 .scope task, "decode_und" "decode_und" 16 283, 16 283 0, S_0x2863d20;
 .timescale 0 0;
v0x27e7070_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_und ;
    %vpi_call 16 286 "$display", $time, "Undefined instruction detected! You may continue the simulation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27dd690_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 4, 0, 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %end;
S_0x287ce80 .scope begin, "mainBlk1" "mainBlk1" 16 116, 16 116 0, S_0x2863d20;
 .timescale 0 0;
S_0x287c770 .scope task, "process_immediate" "process_immediate" 16 606, 16 606 0, S_0x2863d20;
 .timescale 0 0;
v0x27e6970_0 .var "instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_immediate ;
    %vpi_call 16 610 "$display", "%m Process immediate..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e5440_0, 0, 1;
    %load/vec4 v0x27e6970_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %load/vec4 v0x27e6970_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %end;
S_0x287eac0 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 16 624, 16 624 0, S_0x2863d20;
 .timescale 0 0;
v0x27e6a30_0 .var "instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %vpi_call 16 627 "$display", "%m Process instruction specified shift..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e5500_0, 0, 1;
    %load/vec4 v0x27e6a30_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %load/vec4 v0x27e3fb0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x27e6a30_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %load/vec4 v0x27e6a30_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %load/vec4 v0x27ddd00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.241, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.242, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.243, 6;
    %jmp T_21.244;
T_21.241 ;
    %load/vec4 v0x27de340_0;
    %parti/s 32, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.245, 8;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 32;
T_21.245 ;
    %jmp T_21.244;
T_21.242 ;
    %load/vec4 v0x27de340_0;
    %parti/s 32, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.247, 8;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 32;
T_21.247 ;
    %jmp T_21.244;
T_21.243 ;
    %load/vec4 v0x27de340_0;
    %parti/s 32, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.249, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %jmp T_21.250;
T_21.249 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
T_21.250 ;
    %jmp T_21.244;
T_21.244 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %end;
S_0x287c0b0 .scope task, "process_register_specified_shift" "process_register_specified_shift" 16 657, 16 657 0, S_0x2863d20;
 .timescale 0 0;
v0x27e6260_0 .var "instruction", 34 0;
TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %vpi_call 16 660 "$display", "%m Process register specified shift..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e4d30_0, 0, 1;
    %load/vec4 v0x27e6260_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %load/vec4 v0x27e3fb0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x27e6260_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %load/vec4 v0x27e6260_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %end;
S_0x287e3b0 .scope module, "u_zap_fetch_main" "zap_fetch_main" 7 345, 20 18 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 1 "i_clear_from_decode"
    .port_info 9 /INPUT 32 "i_pc_ff"
    .port_info 10 /INPUT 32 "i_cpsr_ff"
    .port_info 11 /INPUT 32 "i_instruction"
    .port_info 12 /INPUT 1 "i_valid"
    .port_info 13 /INPUT 1 "i_instr_abort"
    .port_info 14 /OUTPUT 32 "o_instruction"
    .port_info 15 /OUTPUT 1 "o_valid"
    .port_info 16 /OUTPUT 1 "o_instr_abort"
    .port_info 17 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 18 /OUTPUT 32 "o_pc_ff"
    .port_info 19 /INPUT 1 "i_confirm_from_alu"
    .port_info 20 /INPUT 32 "i_pc_from_alu"
    .port_info 21 /INPUT 2 "i_taken"
    .port_info 22 /OUTPUT 2 "o_taken_ff"
P_0x247bb20 .param/l "ABORT_PAYLOAD" 1 20 70, C4<00000000000000000000000000000000>;
P_0x247bb60 .param/l "BP_ENTRIES" 0 20 19, +C4<00000000000000000000010000000000>;
P_0x247bba0 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x247bbe0 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x247bc20 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x247bc60 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x247bca0 .param/l "SNT" 1 20 143, +C4<00000000000000000000000000000000>;
P_0x247bce0 .param/l "ST" 1 20 146, +C4<00000000000000000000000000000011>;
P_0x247bd20 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x247bd60 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x247bda0 .param/l "WNT" 1 20 144, +C4<00000000000000000000000000000001>;
P_0x247bde0 .param/l "WT" 1 20 145, +C4<00000000000000000000000000000010>;
P_0x247be20 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
L_0x2912e40 .functor OR 1, v0x285f4e0_0, v0x285f5a0_0, C4<0>, C4<0>;
L_0x2912ee0 .functor AND 1, L_0x2912da0, L_0x2912e40, C4<1>, C4<1>;
v0x27b7710_0 .net *"_s1", 0 0, L_0x2912da0;  1 drivers
v0x27b7000_0 .net *"_s2", 0 0, L_0x2912e40;  1 drivers
v0x27b70c0_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x27b68f0_0 .net "i_clear_from_decode", 0 0, v0x27a1270_0;  alias, 1 drivers
v0x27b6990_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27b61e0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27b6280_0 .net "i_confirm_from_alu", 0 0, v0x285f5a0_0;  alias, 1 drivers
v0x27b5ad0_0 .net "i_cpsr_ff", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27b5b70_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x27b53c0_0 .net "i_instr_abort", 0 0, v0x28f1c30_0;  alias, 1 drivers
v0x27b5460_0 .net "i_instruction", 31 0, v0x28f3ad0_0;  alias, 1 drivers
v0x27b4cb0_0 .net "i_pc_ff", 31 0, v0x28c2ef0_0;  alias, 1 drivers
v0x27b4d70_0 .net "i_pc_from_alu", 31 0, v0x28cd000_0;  alias, 1 drivers
v0x27b45a0_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27b4640_0 .net "i_stall_from_decode", 0 0, v0x279e100_0;  alias, 1 drivers
v0x27ac5b0_0 .net "i_stall_from_issue", 0 0, v0x27e5720_0;  alias, 1 drivers
v0x27ac650_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x27b3780_0 .net "i_taken", 1 0, v0x28cf240_0;  alias, 1 drivers
v0x27b3820_0 .net "i_valid", 0 0, L_0x29337c0;  alias, 1 drivers
v0x27b3070_0 .var "o_instr_abort", 0 0;
v0x27b3110_0 .var "o_instruction", 31 0;
v0x27b2960_0 .var "o_pc_ff", 31 0;
v0x27b2a20_0 .var "o_pc_plus_8_ff", 31 0;
v0x27b2250_0 .net "o_taken_ff", 1 0, v0x27b7e20_0;  alias, 1 drivers
v0x27b2310_0 .var "o_valid", 0 0;
v0x27b1b40_0 .var "sleep_ff", 0 0;
E_0x2549fd0 .event edge, v0x27b5460_0;
L_0x2912da0 .reduce/nor v0x290de10_0;
L_0x2913040 .ufunc TD_zap_top.u_zap_core.u_zap_fetch_main.compute, 2, v0x28cf240_0, v0x285f4e0_0 (v0x254a0b0_0, v0x254a010_0) v0x27c1680_0 S_0x287dca0;
L_0x2913170 .part v0x28cd000_0, 1, 10;
L_0x29132d0 .part v0x28c2ef0_0, 1, 10;
S_0x287dca0 .scope function, "compute" "compute" 20 164, 20 164 0, S_0x287e3b0;
 .timescale 0 0;
v0x27c1680_0 .var "compute", 1 0;
v0x254a010_0 .var "i_clear_from_alu", 0 0;
v0x254a0b0_0 .var "i_taken", 1 0;
TD_zap_top.u_zap_core.u_zap_fetch_main.compute ;
    %load/vec4 v0x254a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.251, 8;
    %load/vec4 v0x254a0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.253, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.254, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.255, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.256, 6;
    %jmp T_23.257;
T_23.253 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.257;
T_23.254 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.257;
T_23.255 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.257;
T_23.256 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.257;
T_23.257 ;
    %pop/vec4 1;
    %jmp T_23.252;
T_23.251 ;
    %load/vec4 v0x254a0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.258, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.259, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.260, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.261, 6;
    %jmp T_23.262;
T_23.258 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.262;
T_23.259 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.262;
T_23.260 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.262;
T_23.261 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x27c1680_0, 0, 2;
    %jmp T_23.262;
T_23.262 ;
    %pop/vec4 1;
T_23.252 ;
    %end;
S_0x287d590 .scope module, "u_br_ram" "ram_simple" 20 152, 21 7 0, S_0x287e3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_wr_en"
    .port_info 2 /INPUT 1 "i_rd_en"
    .port_info 3 /INPUT 2 "i_wr_data"
    .port_info 4 /INPUT 10 "i_wr_addr"
    .port_info 5 /INPUT 10 "i_rd_addr"
    .port_info 6 /OUTPUT 2 "o_rd_data"
P_0x23a0530 .param/l "DEPTH" 0 21 9, +C4<00000000000000000000010000000000>;
P_0x23a0570 .param/l "WIDTH" 0 21 8, +C4<00000000000000000000000000000010>;
v0x27b9a40_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27b9b00_0 .net "i_rd_addr", 9 0, L_0x29132d0;  1 drivers
L_0x7f5ef6601060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27b9350_0 .net "i_rd_en", 0 0, L_0x7f5ef6601060;  1 drivers
v0x27b8c40_0 .net "i_wr_addr", 9 0, L_0x2913170;  1 drivers
v0x27accc0_0 .net "i_wr_data", 1 0, L_0x2913040;  1 drivers
v0x27b8530_0 .net "i_wr_en", 0 0, L_0x2912ee0;  1 drivers
v0x27b85f0 .array "mem", 0 1023, 1 0;
v0x27b7e20_0 .var "o_rd_data", 1 0;
S_0x285a620 .scope begin, "blk1" "blk1" 21 28, 21 28 0, S_0x287d590;
 .timescale 0 0;
v0x27ba210_0 .var/i "i", 31 0;
S_0x2801990 .scope module, "u_zap_issue_main" "zap_issue_main" 7 503, 22 23 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_ff"
    .port_info 1 /OUTPUT 32 "o_pc_ff"
    .port_info 2 /INPUT 2 "i_taken_ff"
    .port_info 3 /OUTPUT 2 "o_taken_ff"
    .port_info 4 /INPUT 1 "i_clk"
    .port_info 5 /INPUT 1 "i_reset"
    .port_info 6 /INPUT 32 "i_cpu_mode"
    .port_info 7 /INPUT 1 "i_clear_from_writeback"
    .port_info 8 /INPUT 1 "i_data_stall"
    .port_info 9 /INPUT 1 "i_clear_from_alu"
    .port_info 10 /INPUT 1 "i_stall_from_shifter"
    .port_info 11 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 12 /INPUT 4 "i_condition_code_ff"
    .port_info 13 /INPUT 6 "i_destination_index_ff"
    .port_info 14 /INPUT 33 "i_alu_source_ff"
    .port_info 15 /INPUT 5 "i_alu_operation_ff"
    .port_info 16 /INPUT 33 "i_shift_source_ff"
    .port_info 17 /INPUT 3 "i_shift_operation_ff"
    .port_info 18 /INPUT 33 "i_shift_length_ff"
    .port_info 19 /INPUT 1 "i_flag_update_ff"
    .port_info 20 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 21 /INPUT 1 "i_mem_load_ff"
    .port_info 22 /INPUT 1 "i_mem_store_ff"
    .port_info 23 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 24 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 25 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 26 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 27 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 28 /INPUT 1 "i_mem_translate_ff"
    .port_info 29 /INPUT 1 "i_irq_ff"
    .port_info 30 /INPUT 1 "i_fiq_ff"
    .port_info 31 /INPUT 1 "i_abt_ff"
    .port_info 32 /INPUT 1 "i_swi_ff"
    .port_info 33 /INPUT 32 "i_rd_data_0"
    .port_info 34 /INPUT 32 "i_rd_data_1"
    .port_info 35 /INPUT 32 "i_rd_data_2"
    .port_info 36 /INPUT 32 "i_rd_data_3"
    .port_info 37 /INPUT 1 "i_force32align_ff"
    .port_info 38 /OUTPUT 1 "o_force32align_ff"
    .port_info 39 /INPUT 1 "i_und_ff"
    .port_info 40 /OUTPUT 1 "o_und_ff"
    .port_info 41 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 42 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 43 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 44 /INPUT 1 "i_alu_dav_nxt"
    .port_info 45 /INPUT 1 "i_alu_dav_ff"
    .port_info 46 /INPUT 1 "i_memory_dav_ff"
    .port_info 47 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 48 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 49 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 50 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 51 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 52 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 53 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 54 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 55 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 56 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 57 /INPUT 1 "i_switch_ff"
    .port_info 58 /OUTPUT 1 "o_switch_ff"
    .port_info 59 /OUTPUT 6 "o_rd_index_0"
    .port_info 60 /OUTPUT 6 "o_rd_index_1"
    .port_info 61 /OUTPUT 6 "o_rd_index_2"
    .port_info 62 /OUTPUT 6 "o_rd_index_3"
    .port_info 63 /OUTPUT 4 "o_condition_code_ff"
    .port_info 64 /OUTPUT 6 "o_destination_index_ff"
    .port_info 65 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 66 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 67 /OUTPUT 1 "o_flag_update_ff"
    .port_info 68 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 69 /OUTPUT 1 "o_mem_load_ff"
    .port_info 70 /OUTPUT 1 "o_mem_store_ff"
    .port_info 71 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 72 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 73 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 74 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 75 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 76 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 77 /OUTPUT 1 "o_irq_ff"
    .port_info 78 /OUTPUT 1 "o_fiq_ff"
    .port_info 79 /OUTPUT 1 "o_abt_ff"
    .port_info 80 /OUTPUT 1 "o_swi_ff"
    .port_info 81 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 82 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 83 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 84 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 85 /OUTPUT 33 "o_alu_source_ff"
    .port_info 86 /OUTPUT 33 "o_shift_source_ff"
    .port_info 87 /OUTPUT 1 "o_stall_from_issue"
    .port_info 88 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 89 /OUTPUT 1 "o_shifter_disable_ff"
P_0x28b2a90 .param/l "ADC" 0 10 13, C4<0101>;
P_0x28b2ad0 .param/l "ADD" 0 10 12, C4<0100>;
P_0x28b2b10 .param/l "AL" 0 8 16, C4<1110>;
P_0x28b2b50 .param/l "ALU_OPS" 0 22 32, +C4<00000000000000000000000000100000>;
P_0x28b2b90 .param/l "AND" 0 10 8, C4<0000>;
P_0x28b2bd0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28b2c10 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28b2c50 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28b2c90 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28b2cd0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28b2d10 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28b2d50 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28b2d90 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28b2dd0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28b2e10 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28b2e50 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28b2e90 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28b2ed0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28b2f10 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28b2f50 .param/l "ASR" 0 17 4, C4<10>;
P_0x28b2f90 .param/l "BIC" 0 10 22, C4<1110>;
P_0x28b2fd0 .param/l "CC" 0 8 5, C4<0011>;
P_0x28b3010 .param/l "CLZ" 0 10 41, C4<11000>;
P_0x28b3050 .param/l "CMN" 0 10 19, C4<1011>;
P_0x28b3090 .param/l "CMP" 0 10 18, C4<1010>;
P_0x28b30d0 .param/l "CS" 0 8 4, C4<0010>;
P_0x28b3110 .param/l "EOR" 0 10 9, C4<0001>;
P_0x28b3150 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28b3190 .param/l "FMOV" 0 10 32, C4<10010>;
P_0x28b31d0 .param/l "GE" 0 8 12, C4<1010>;
P_0x28b3210 .param/l "GT" 0 8 14, C4<1100>;
P_0x28b3250 .param/l "HI" 0 8 10, C4<1000>;
P_0x28b3290 .param/l "IMMED_EN" 0 15 5, C4<1>;
P_0x28b32d0 .param/l "INDEX_EN" 0 15 4, C4<0>;
P_0x28b3310 .param/l "LE" 0 8 15, C4<1101>;
P_0x28b3350 .param/l "LS" 0 8 11, C4<1001>;
P_0x28b3390 .param/l "LSL" 0 17 2, C4<00>;
P_0x28b33d0 .param/l "LSR" 0 17 3, C4<01>;
P_0x28b3410 .param/l "LT" 0 8 13, C4<1011>;
P_0x28b3450 .param/l "MI" 0 8 6, C4<0100>;
P_0x28b3490 .param/l "MLA" 0 10 30, C4<10001>;
P_0x28b34d0 .param/l "MMOV" 0 10 33, C4<10011>;
P_0x28b3510 .param/l "MOV" 0 10 21, C4<1101>;
P_0x28b3550 .param/l "MUL" 0 10 29, C4<10000>;
P_0x28b3590 .param/l "MVN" 0 10 23, C4<1111>;
P_0x28b35d0 .param/l "NE" 0 8 3, C4<0001>;
P_0x28b3610 .param/l "NV" 0 8 17, C4<1111>;
P_0x28b3650 .param/l "ORR" 0 10 20, C4<1100>;
P_0x28b3690 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28b36d0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28b3710 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28b3750 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28b3790 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28b37d0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28b3810 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28b3850 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28b3890 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28b38d0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28b3910 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28b3950 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28b3990 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28b39d0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28b3a10 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28b3a50 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28b3a90 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28b3ad0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28b3b10 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28b3b50 .param/l "PHY_REGS" 0 22 28, +C4<00000000000000000000000000101001>;
P_0x28b3b90 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28b3bd0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28b3c10 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28b3c50 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28b3c90 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28b3cd0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28b3d10 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28b3d50 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28b3d90 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28b3dd0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28b3e10 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28b3e50 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28b3e90 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28b3ed0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28b3f10 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28b3f50 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28b3f90 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28b3fd0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28b4010 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28b4050 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28b4090 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28b40d0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28b4110 .param/l "PL" 0 8 7, C4<0101>;
P_0x28b4150 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28b4190 .param/l "ROR" 0 17 5, C4<11>;
P_0x28b41d0 .param/l "RORI" 0 17 7, C4<101>;
P_0x28b4210 .param/l "ROR_1" 0 17 8, C4<110>;
P_0x28b4250 .param/l "RRC" 0 17 6, C4<100>;
P_0x28b4290 .param/l "RSB" 0 10 11, C4<0011>;
P_0x28b42d0 .param/l "RSC" 0 10 15, C4<0111>;
P_0x28b4310 .param/l "SBC" 0 10 14, C4<0110>;
P_0x28b4350 .param/l "SHIFT_OPS" 0 22 34, +C4<00000000000000000000000000000111>;
P_0x28b4390 .param/l "SMLALH" 0 10 39, C4<10111>;
P_0x28b43d0 .param/l "SMLALL" 0 10 38, C4<10110>;
P_0x28b4410 .param/l "SUB" 0 10 10, C4<0010>;
P_0x28b4450 .param/l "TEQ" 0 10 17, C4<1001>;
P_0x28b4490 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28b44d0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28b4510 .param/l "TST" 0 10 16, C4<1000>;
P_0x28b4550 .param/l "UMLALH" 0 10 36, C4<10101>;
P_0x28b4590 .param/l "UMLALL" 0 10 35, C4<10100>;
P_0x28b45d0 .param/l "VC" 0 8 9, C4<0111>;
P_0x28b4610 .param/l "VS" 0 8 8, C4<0110>;
v0x27ba880_0 .net "i_abt_ff", 0 0, v0x27caa00_0;  alias, 1 drivers
v0x27aaf90_0 .net "i_alu_dav_ff", 0 0, v0x2793990_0;  alias, 1 drivers
v0x27a32e0_0 .net "i_alu_dav_nxt", 0 0, v0x2793a30_0;  alias, 1 drivers
v0x27a2bc0_0 .net "i_alu_destination_index_ff", 5 0, v0x26d7e90_0;  alias, 1 drivers
v0x27a24c0_0 .net "i_alu_destination_value_ff", 31 0, v0x2815840_0;  alias, 1 drivers
v0x27a2560_0 .net "i_alu_destination_value_nxt", 31 0, v0x2819350_0;  alias, 1 drivers
v0x27a1db0_0 .net "i_alu_mem_load_ff", 0 0, v0x2818420_0;  alias, 1 drivers
v0x2795fc0_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0x28149b0_0;  alias, 1 drivers
v0x27a16a0_0 .net "i_alu_operation_ff", 4 0, v0x27ca2f0_0;  alias, 1 drivers
v0x27a0f90_0 .net "i_alu_source_ff", 32 0, v0x27c9be0_0;  alias, 1 drivers
v0x27a0880_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x27a0920_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27a0170_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27a0210_0 .net "i_condition_code_ff", 3 0, v0x27c8d20_0;  alias, 1 drivers
v0x279f350_0 .net "i_cpu_mode", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x279f3f0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x279ec40_0 .net "i_destination_index_ff", 5 0, v0x27c7f00_0;  alias, 1 drivers
v0x279ece0_0 .net "i_fiq_ff", 0 0, v0x27c77f0_0;  alias, 1 drivers
v0x279d7d0_0 .net "i_flag_update_ff", 0 0, v0x27c70e0_0;  alias, 1 drivers
v0x27958b0_0 .net "i_force32align_ff", 0 0, v0x27c69d0_0;  alias, 1 drivers
v0x279d0c0_0 .net "i_irq_ff", 0 0, v0x27c6a70_0;  alias, 1 drivers
v0x279c9b0_0 .net "i_mem_load_ff", 0 0, v0x27c2ae0_0;  alias, 1 drivers
v0x279c2a0_0 .net "i_mem_pre_index_ff", 0 0, v0x27c5bb0_0;  alias, 1 drivers
v0x279bb90_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x27c54a0_0;  alias, 1 drivers
v0x279b480_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x27c4d90_0;  alias, 1 drivers
v0x279ad70_0 .net "i_mem_srcdest_index_ff", 5 0, v0x27c4680_0;  alias, 1 drivers
v0x279a660_0 .net "i_mem_store_ff", 0 0, v0x27d6280_0;  alias, 1 drivers
v0x2799f50_0 .net "i_mem_translate_ff", 0 0, v0x27d5b60_0;  alias, 1 drivers
v0x2799840_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x27d5440_0;  alias, 1 drivers
v0x2799130_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x27d4d20_0;  alias, 1 drivers
v0x27951a0_0 .net "i_memory_dav_ff", 0 0, v0x27ec9c0_0;  alias, 1 drivers
v0x2795240_0 .net "i_memory_destination_index_ff", 5 0, v0x27ec1d0_0;  alias, 1 drivers
v0x2798a20_0 .net "i_memory_destination_value_ff", 31 0, v0x27ec8f0_0;  alias, 1 drivers
v0x2798ac0_0 .net "i_memory_mem_load_ff", 0 0, v0x27eac70_0;  alias, 1 drivers
v0x2798310_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0x27ea550_0;  alias, 1 drivers
v0x27983b0_0 .net "i_memory_mem_srcdest_value_ff", 31 0, v0x27ead40_0;  alias, 1 drivers
v0x2797c00_0 .net "i_pc_ff", 31 0, v0x27d4600_0;  alias, 1 drivers
v0x27974f0_0 .net "i_pc_plus_8_ff", 31 0, v0x27d46a0_0;  alias, 1 drivers
v0x2796de0_0 .net "i_rd_data_0", 31 0, v0x28c06e0_0;  alias, 1 drivers
v0x2796e80_0 .net "i_rd_data_1", 31 0, v0x28c0780_0;  alias, 1 drivers
v0x27a8860_0 .net "i_rd_data_2", 31 0, v0x28c0820_0;  alias, 1 drivers
v0x27a8900_0 .net "i_rd_data_3", 31 0, v0x28c09d0_0;  alias, 1 drivers
v0x27a8140_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27a81e0_0 .net "i_shift_length_ff", 32 0, v0x27d3ee0_0;  alias, 1 drivers
v0x27a7a20_0 .net "i_shift_operation_ff", 2 0, v0x27c3f70_0;  alias, 1 drivers
v0x27a7300_0 .net "i_shift_source_ff", 32 0, v0x27d37c0_0;  alias, 1 drivers
v0x27a6be0_0 .net "i_shifter_destination_index_ff", 5 0, v0x28cdd90_0;  alias, 1 drivers
v0x27a64c0_0 .net "i_shifter_mem_load_ff", 0 0, v0x28ce190_0;  alias, 1 drivers
v0x27966d0_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0x28ce4c0_0;  alias, 1 drivers
v0x27a5da0_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x27a5e40_0 .net "i_swi_ff", 0 0, v0x27d30a0_0;  alias, 1 drivers
v0x27a5680_0 .net "i_switch_ff", 0 0, v0x27d2980_0;  alias, 1 drivers
v0x27a4f60_0 .net "i_taken_ff", 1 0, v0x27d2260_0;  alias, 1 drivers
v0x27a4840_0 .net "i_und_ff", 0 0, v0x27d2320_0;  alias, 1 drivers
v0x27a4120_0 .var "load_lock", 0 0;
v0x27a41c0_0 .var "lock", 0 0;
v0x27a3a00_0 .var "o_abt_ff", 0 0;
v0x27a3aa0_0 .var "o_alu_operation_ff", 4 0;
v0x2794350_0 .var "o_alu_source_ff", 32 0;
v0x27943f0_0 .var "o_alu_source_value_ff", 31 0;
v0x2677320_0 .var "o_alu_source_value_nxt", 31 0;
v0x26773c0_0 .var "o_condition_code_ff", 3 0;
v0x26d66b0_0 .var "o_destination_index_ff", 5 0;
v0x26d6750_0 .var "o_fiq_ff", 0 0;
v0x26e3030_0 .var "o_flag_update_ff", 0 0;
v0x26e30d0_0 .var "o_force32align_ff", 0 0;
v0x26bac20_0 .var "o_irq_ff", 0 0;
v0x26bacc0_0 .var "o_mem_load_ff", 0 0;
v0x2774700_0 .var "o_mem_pre_index_ff", 0 0;
v0x27747a0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x27e22d0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x27e2390_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x287d350_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x27e8cf0_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0x279e530_0 .var "o_mem_store_ff", 0 0;
v0x279e5f0_0 .var "o_mem_translate_ff", 0 0;
v0x25e34a0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x25e3540_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2752820_0 .var "o_pc_ff", 31 0;
v0x2752900_0 .var "o_pc_plus_8_ff", 31 0;
v0x2751c00_0 .var "o_rd_index_0", 5 0;
v0x2751cc0_0 .var "o_rd_index_1", 5 0;
v0x274ff00_0 .var "o_rd_index_2", 5 0;
v0x274ffe0_0 .var "o_rd_index_3", 5 0;
v0x27e7370_0 .var "o_shift_length_value_ff", 31 0;
v0x27e7430_0 .var "o_shift_length_value_nxt", 31 0;
v0x27e6c50_0 .var "o_shift_operation_ff", 2 0;
v0x27e6d30_0 .var "o_shift_source_ff", 32 0;
v0x27e6540_0 .var "o_shift_source_value_ff", 31 0;
v0x27e6600_0 .var "o_shift_source_value_nxt", 31 0;
v0x27e5e30_0 .var "o_shifter_disable_ff", 0 0;
v0x27e5ef0_0 .var "o_shifter_disable_nxt", 0 0;
v0x27e5720_0 .var "o_stall_from_issue", 0 0;
v0x27e57c0_0 .var "o_swi_ff", 0 0;
v0x27e5010_0 .var "o_switch_ff", 0 0;
v0x27e50d0_0 .var "o_taken_ff", 1 0;
v0x27e4900_0 .var "o_und_ff", 0 0;
v0x27e49c0_0 .var "shift_lock", 0 0;
E_0x22afa00/0 .event edge, v0x27c9be0_0, v0x27e2390_0, v0x26773c0_0, v0x26bacc0_0;
E_0x22afa00/1 .event edge, v0x2811300_0, v0x2793a30_0, v0x28161c0_0, v0x28149b0_0;
E_0x22afa00/2 .event edge, v0x2793990_0, v0x2818420_0, v0x27d37c0_0, v0x27d3ee0_0;
E_0x22afa00/3 .event edge, v0x27c4680_0, v0x27c3f70_0, v0x26d66b0_0, v0x27ca2f0_0;
E_0x22afa00 .event/or E_0x22afa00/0, E_0x22afa00/1, E_0x22afa00/2, E_0x22afa00/3;
E_0x22af7e0 .event edge, v0x27a41c0_0;
E_0x22af8f0 .event edge, v0x27c9be0_0, v0x27d37c0_0, v0x27d3ee0_0, v0x27c4680_0;
E_0x22ada80/0 .event edge, v0x27c9be0_0, v0x285f780_0, v0x2793a30_0, v0x2819350_0;
E_0x22ada80/1 .event edge, v0x2815840_0, v0x26d7e90_0, v0x2793990_0, v0x2795240_0;
E_0x22ada80/2 .event edge, v0x27951a0_0, v0x2798310_0, v0x2798ac0_0, v0x2796de0_0;
E_0x22ada80/3 .event edge, v0x2796e80_0, v0x27a8860_0, v0x27a8900_0, v0x27d37c0_0;
E_0x22ada80/4 .event edge, v0x27d3ee0_0, v0x27c4680_0;
E_0x22ada80 .event/or E_0x22ada80/0, E_0x22ada80/1, E_0x22ada80/2, E_0x22ada80/3, E_0x22ada80/4;
E_0x22b6d20 .event edge, v0x27e49c0_0, v0x27a4120_0;
S_0x2801600 .scope task, "clear" "clear" 22 220, 22 220 0, S_0x2801990;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_issue_main.clear ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x26773c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26bac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26d6750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a3a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e57c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e4900_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26d66b0_0, 4, 5;
    %end;
S_0x275e490 .scope function, "determine_load_lock" "determine_load_lock" 22 543, 22 543 0, S_0x2801990;
 .timescale 0 0;
v0x27c15c0_0 .var "determine_load_lock", 0 0;
v0x25567d0_0 .var "i_alu_dav_ff", 0 0;
v0x27b0d20_0 .var "i_alu_dav_nxt", 0 0;
v0x27b0610_0 .var "i_alu_mem_load_ff", 0 0;
v0x27b06d0_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0x27aff00_0 .var "i_shifter_mem_load_ff", 0 0;
v0x27affc0_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0x27abea0_0 .var "index", 32 0;
v0x27af7f0_0 .var "o_condition_code_ff", 3 0;
v0x27af0e0_0 .var "o_mem_load_ff", 0 0;
v0x27af1a0_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_top.u_zap_core.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c15c0_0, 0, 1;
    %load/vec4 v0x27abea0_0;
    %load/vec4 v0x27af1a0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27af7f0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x27af0e0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x27abea0_0;
    %load/vec4 v0x27affc0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27b0d20_0;
    %and;
    %load/vec4 v0x27aff00_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x27abea0_0;
    %load/vec4 v0x27b06d0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x25567d0_0;
    %and;
    %load/vec4 v0x27b0610_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_25.263, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c15c0_0, 0, 1;
T_25.263 ;
    %load/vec4 v0x27abea0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x27abea0_0;
    %cmpi/e 16, 0, 33;
    %flag_or 4, 8;
    %jmp/0xz  T_25.265, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c15c0_0, 0, 1;
T_25.265 ;
    %end;
S_0x275a3d0 .scope function, "get_register_value" "get_register_value" 22 342, 22 342 0, S_0x2801990;
 .timescale 0 0;
v0x27ae9d0_0 .var "get", 31 0;
v0x27aea90_0 .var "get_register_value", 31 0;
v0x27ae2c0_0 .var "i_alu_dav_ff", 0 0;
v0x27adae0_0 .var "i_alu_dav_nxt", 0 0;
v0x27adba0_0 .var "i_alu_destination_index_ff", 5 0;
v0x27bf620_0 .var "i_alu_destination_value_ff", 31 0;
v0x27bf6e0_0 .var "i_alu_destination_value_nxt", 31 0;
v0x27bef00_0 .var "i_memory_dav_ff", 0 0;
v0x27befc0_0 .var "i_memory_destination_index_ff", 5 0;
v0x27be7e0_0 .var "i_memory_mem_load_ff", 0 0;
v0x27be8a0_0 .var "i_memory_mem_srcdest_index_ff", 5 0;
v0x27be0e0_0 .var "i_rd_data_0", 31 0;
v0x27bda60_0 .var "i_rd_data_1", 31 0;
v0x27bd340_0 .var "i_rd_data_2", 31 0;
v0x27ad3d0_0 .var "i_rd_data_3", 31 0;
v0x27bcc20_0 .var "i_shifter_destination_index_ff", 32 0;
v0x27bc500_0 .var "index", 32 0;
v0x27bc5a0_0 .var "rd_port", 1 0;
TD_zap_top.u_zap_core.u_zap_issue_main.get_register_value ;
    %vpi_call 22 361 "$display", $time, "Received index as %d and rd_port %d", v0x27bc500_0, v0x27bc5a0_0 {0 0 0};
    %load/vec4 v0x27bc500_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.267, 8;
    %vpi_call 22 367 "$display", $time, "Constant detect. Returning %x", &PV<v0x27bc500_0, 0, 32> {0 0 0};
    %load/vec4 v0x27bc500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.268;
T_26.267 ;
    %load/vec4 v0x27bc500_0;
    %cmpi/e 16, 0, 33;
    %jmp/0xz  T_26.269, 4;
    %vpi_call 22 376 "$display", $time, "RAZ returned 0..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.270;
T_26.269 ;
    %load/vec4 v0x27bc500_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_26.271, 4;
    %load/vec4 v0x27974f0_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %vpi_call 22 386 "$display", $time, "PC requested... given as %x", v0x27ae9d0_0 {0 0 0};
    %jmp T_26.272;
T_26.271 ;
    %load/vec4 v0x27bc500_0;
    %cmpi/e 17, 0, 33;
    %jmp/0xz  T_26.273, 4;
    %load/vec4 v0x279f350_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.274;
T_26.273 ;
    %load/vec4 v0x27bc500_0;
    %load/vec4 v0x27bcc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27adae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.275, 8;
    %load/vec4 v0x27bf6e0_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %vpi_call 22 398 "$display", $time, "Matched shifter destination index %x ... given as %x", v0x27bcc20_0, v0x27ae9d0_0 {0 0 0};
    %jmp T_26.276;
T_26.275 ;
    %load/vec4 v0x27bc500_0;
    %load/vec4 v0x27adba0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27ae2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.277, 8;
    %load/vec4 v0x27bf620_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %vpi_call 22 406 "$display", $time, "Matched ALU destination index %x ... given as %x", v0x27adba0_0, v0x27ae9d0_0 {0 0 0};
    %jmp T_26.278;
T_26.277 ;
    %load/vec4 v0x27bc500_0;
    %load/vec4 v0x27befc0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27bef00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.279, 8;
    %load/vec4 v0x2798a20_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %vpi_call 22 414 "$display", $time, "Matched memory destination index %x ... given as %x", v0x27befc0_0, v0x27ae9d0_0 {0 0 0};
    %jmp T_26.280;
T_26.279 ;
    %vpi_call 22 421 "$display", $time, "Register read on rd_port %x", v0x27bc5a0_0 {0 0 0};
    %load/vec4 v0x27bc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.281, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.282, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.283, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.284, 6;
    %jmp T_26.285;
T_26.281 ;
    %load/vec4 v0x27be0e0_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.285;
T_26.282 ;
    %load/vec4 v0x27bda60_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.285;
T_26.283 ;
    %load/vec4 v0x27bd340_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.285;
T_26.284 ;
    %load/vec4 v0x27ad3d0_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
    %jmp T_26.285;
T_26.285 ;
    %pop/vec4 1;
    %vpi_call 22 432 "$display", $time, "Reg read -> Returned value %x", v0x27ae9d0_0 {0 0 0};
T_26.280 ;
T_26.278 ;
T_26.276 ;
T_26.274 ;
T_26.272 ;
T_26.270 ;
T_26.268 ;
    %load/vec4 v0x27bc500_0;
    %load/vec4 v0x27be8a0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27be7e0_0;
    %and;
    %load/vec4 v0x27bef00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.286, 8;
    %vpi_call 22 440 "$display", $time, "Memory accelerator gets value %x", v0x27983b0_0 {0 0 0};
    %load/vec4 v0x27983b0_0;
    %store/vec4 v0x27ae9d0_0, 0, 32;
T_26.286 ;
    %load/vec4 v0x27ae9d0_0;
    %store/vec4 v0x27aea90_0, 0, 32;
    %end;
S_0x27533c0 .scope function, "shifter_lock_check" "shifter_lock_check" 22 524, 22 524 0, S_0x2801990;
 .timescale 0 0;
v0x27bb6c0_0 .var "index", 32 0;
v0x27bb780_0 .var "o_condition_code_ff", 3 0;
v0x27bafa0_0 .var "o_destination_index_ff", 5 0;
v0x27bb060_0 .var "shifter_lock_check", 0 0;
TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0x27bafa0_0;
    %pad/u 33;
    %load/vec4 v0x27bb6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27bb780_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.288, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27bb060_0, 0, 1;
    %jmp T_27.289;
T_27.288 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bb060_0, 0, 1;
T_27.289 ;
    %load/vec4 v0x27bb6c0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x27bb6c0_0;
    %cmpi/e 16, 0, 33;
    %flag_or 4, 8;
    %jmp/0xz  T_27.290, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bb060_0, 0, 1;
T_27.290 ;
    %end;
S_0x27d9fb0 .scope module, "u_zap_memory_main" "zap_memory_main" 7 820, 23 16 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 2 "i_mem_address_ff"
    .port_info 6 /INPUT 32 "i_mem_rd_data"
    .port_info 7 /INPUT 1 "i_mem_fault"
    .port_info 8 /OUTPUT 1 "o_mem_fault"
    .port_info 9 /INPUT 1 "i_dav_ff"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 32 "i_alu_result_ff"
    .port_info 12 /INPUT 32 "i_flags_ff"
    .port_info 13 /INPUT 6 "i_destination_index_ff"
    .port_info 14 /INPUT 1 "i_irq_ff"
    .port_info 15 /INPUT 1 "i_fiq_ff"
    .port_info 16 /INPUT 1 "i_instr_abort_ff"
    .port_info 17 /INPUT 1 "i_swi_ff"
    .port_info 18 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 19 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 20 /INPUT 1 "i_sbyte_ff"
    .port_info 21 /INPUT 1 "i_ubyte_ff"
    .port_info 22 /INPUT 1 "i_shalf_ff"
    .port_info 23 /INPUT 1 "i_uhalf_ff"
    .port_info 24 /INPUT 1 "i_und_ff"
    .port_info 25 /OUTPUT 1 "o_und_ff"
    .port_info 26 /OUTPUT 32 "o_alu_result_ff"
    .port_info 27 /OUTPUT 32 "o_flags_ff"
    .port_info 28 /OUTPUT 6 "o_destination_index_ff"
    .port_info 29 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 30 /OUTPUT 1 "o_dav_ff"
    .port_info 31 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 32 /OUTPUT 1 "o_irq_ff"
    .port_info 33 /OUTPUT 1 "o_fiq_ff"
    .port_info 34 /OUTPUT 1 "o_swi_ff"
    .port_info 35 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 36 /OUTPUT 1 "o_mem_load_ff"
    .port_info 37 /OUTPUT 32 "o_mem_rd_data"
P_0x28b52f0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28b5330 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28b5370 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28b53b0 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28b53f0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28b5430 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28b5470 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28b54b0 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28b54f0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28b5530 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28b5570 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28b55b0 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28b55f0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28b5630 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28b5670 .param/l "FLAG_WDT" 0 23 18, +C4<00000000000000000000000000100000>;
P_0x28b56b0 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28b56f0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28b5730 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28b5770 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28b57b0 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28b57f0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28b5830 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28b5870 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28b58b0 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28b58f0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28b5930 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28b5970 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28b59b0 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28b59f0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28b5a30 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28b5a70 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28b5ab0 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28b5af0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28b5b30 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28b5b70 .param/l "PHY_REGS" 0 23 20, +C4<00000000000000000000000000101001>;
P_0x28b5bb0 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28b5bf0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28b5c30 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28b5c70 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28b5cb0 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28b5cf0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28b5d30 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28b5d70 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28b5db0 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28b5df0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28b5e30 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28b5e70 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28b5eb0 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28b5ef0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28b5f30 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28b5f70 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28b5fb0 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28b5ff0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28b6030 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28b6070 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28b60b0 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28b60f0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28b6130 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28b6170 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28b61b0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
v0x27e0a10_0 .net "i_alu_result_ff", 31 0, v0x2815840_0;  alias, 1 drivers
v0x27e0260_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27e0300_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27d98a0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x27d9940_0 .net "i_dav_ff", 0 0, v0x2793990_0;  alias, 1 drivers
v0x27dfb50_0 .net "i_destination_index_ff", 5 0, v0x26d7e90_0;  alias, 1 drivers
v0x27dfc40_0 .net "i_fiq_ff", 0 0, v0x26ba1d0_0;  alias, 1 drivers
v0x27df440_0 .net "i_flags_ff", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27df4e0_0 .net "i_instr_abort_ff", 0 0, v0x2410e40_0;  alias, 1 drivers
v0x27ded30_0 .net "i_irq_ff", 0 0, v0x280d170_0;  alias, 1 drivers
v0x27dedd0_0 .net "i_mem_address_ff", 1 0, L_0x2929d40;  1 drivers
v0x27de620_0 .var "i_mem_address_ff2", 1 0;
v0x27de6e0_0 .net "i_mem_fault", 0 0, v0x290d670_0;  alias, 1 drivers
v0x27ddf40_0 .net "i_mem_load_ff", 0 0, v0x2818420_0;  alias, 1 drivers
v0x27ddfe0_0 .var "i_mem_load_ff2", 0 0;
v0x27dd830_0 .net "i_mem_rd_data", 31 0, v0x290daf0_0;  alias, 1 drivers
v0x27dd910_0 .net "i_mem_srcdest_index_ff", 5 0, v0x28149b0_0;  alias, 1 drivers
v0x27dca10_0 .net "i_mem_srcdest_value_ff", 31 0, v0x2810de0_0;  alias, 1 drivers
v0x27dcad0_0 .var "i_mem_srcdest_value_ff2", 31 0;
v0x27dc300_0 .net "i_pc_plus_8_ff", 31 0, v0x2828a30_0;  alias, 1 drivers
v0x27dc3a0_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27dbbf0_0 .net "i_sbyte_ff", 0 0, v0x28184e0_0;  alias, 1 drivers
v0x27dbcc0_0 .var "i_sbyte_ff2", 0 0;
v0x27d9160_0 .net "i_shalf_ff", 0 0, v0x2814910_0;  alias, 1 drivers
v0x27d9200_0 .var "i_shalf_ff2", 0 0;
v0x27db4e0_0 .net "i_swi_ff", 0 0, v0x2828320_0;  alias, 1 drivers
v0x27db5b0_0 .net "i_ubyte_ff", 0 0, v0x28156a0_0;  alias, 1 drivers
v0x27dadd0_0 .var "i_ubyte_ff2", 0 0;
v0x27dae70_0 .net "i_uhalf_ff", 0 0, v0x2815740_0;  alias, 1 drivers
v0x27ed010_0 .var "i_uhalf_ff2", 0 0;
v0x27ed0b0_0 .net "i_und_ff", 0 0, v0x28283e0_0;  alias, 1 drivers
v0x27ec8f0_0 .var "o_alu_result_ff", 31 0;
v0x27ec9c0_0 .var "o_dav_ff", 0 0;
v0x27ec1d0_0 .var "o_destination_index_ff", 5 0;
v0x27ec2a0_0 .var "o_fiq_ff", 0 0;
v0x27ebab0_0 .var "o_flags_ff", 31 0;
v0x27ebb50_0 .var "o_instr_abort_ff", 0 0;
v0x27eb390_0 .var "o_irq_ff", 0 0;
v0x27eb450_0 .var "o_mem_fault", 0 0;
v0x27eac70_0 .var "o_mem_load_ff", 0 0;
v0x27ead40_0 .var "o_mem_rd_data", 31 0;
v0x27ea550_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x27ea620_0 .var "o_pc_plus_8_ff", 31 0;
v0x27e9e30_0 .var "o_swi_ff", 0 0;
v0x27e9ef0_0 .var "o_und_ff", 0 0;
E_0x22659e0/0 .event edge, v0x27ddfe0_0, v0x27dd830_0, v0x27dcad0_0, v0x27de620_0;
E_0x22659e0/1 .event edge, v0x27dbcc0_0, v0x27dadd0_0, v0x27d9200_0, v0x27ed010_0;
E_0x22659e0 .event/or E_0x22659e0/0, E_0x22659e0/1;
S_0x27e3ae0 .scope task, "clear" "clear" 23 106, 23 106 0, S_0x27d9fb0;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_memory_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ec9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27eb390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ec2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e9e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ebb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27eb450_0, 0;
    %end;
S_0x27e33d0 .scope function, "transform" "transform" 23 177, 23 177 0, S_0x27d9fb0;
 .timescale 0 0;
v0x27e2650_0 .var "address", 1 0;
v0x27e1ea0_0 .var "data", 31 0;
v0x27e1f80_0 .var "mem_load_ff", 0 0;
v0x27e1790_0 .var "sbyte", 0 0;
v0x27e1830_0 .var "shalf", 0 0;
v0x27e1080_0 .var "transform", 31 0;
v0x27e1140_0 .var "ubyte", 0 0;
v0x27e0970_0 .var "uhalf", 0 0;
TD_zap_top.u_zap_core.u_zap_memory_main.transform ;
    %fork t_19, S_0x27e2cc0;
    %jmp t_18;
    .scope S_0x27e2cc0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e1080_0, 0, 32;
    %load/vec4 v0x27e1ea0_0;
    %store/vec4 v0x27e25b0_0, 0, 32;
    %load/vec4 v0x27e1140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.292, 4;
    %load/vec4 v0x27e2650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.294, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.295, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.296, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.297, 6;
    %jmp T_29.298;
T_29.294 ;
    %load/vec4 v0x27e25b0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.298;
T_29.295 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.298;
T_29.296 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.298;
T_29.297 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.298;
T_29.298 ;
    %pop/vec4 1;
    %jmp T_29.293;
T_29.292 ;
    %load/vec4 v0x27e1790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.299, 4;
    %load/vec4 v0x27e2650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.301, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.302, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.303, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.304, 6;
    %jmp T_29.305;
T_29.301 ;
    %load/vec4 v0x27e25b0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.305;
T_29.302 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.305;
T_29.303 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.305;
T_29.304 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.305;
T_29.305 ;
    %pop/vec4 1;
    %load/vec4 v0x27e1080_0;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.300;
T_29.299 ;
    %load/vec4 v0x27e1830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.306, 4;
    %load/vec4 v0x27e2650_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.308, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.309, 6;
    %jmp T_29.310;
T_29.308 ;
    %load/vec4 v0x27e25b0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.310;
T_29.309 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.310;
T_29.310 ;
    %pop/vec4 1;
    %load/vec4 v0x27e1080_0;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.307;
T_29.306 ;
    %load/vec4 v0x27e0970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.311, 4;
    %load/vec4 v0x27e2650_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.313, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.314, 6;
    %jmp T_29.315;
T_29.313 ;
    %load/vec4 v0x27e25b0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.315;
T_29.314 ;
    %load/vec4 v0x27e25b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x27e1080_0, 0, 32;
    %jmp T_29.315;
T_29.315 ;
    %pop/vec4 1;
    %jmp T_29.312;
T_29.311 ;
    %load/vec4 v0x27e1ea0_0;
    %store/vec4 v0x27e1080_0, 0, 32;
T_29.312 ;
T_29.307 ;
T_29.300 ;
T_29.293 ;
    %load/vec4 v0x27e1f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.316, 8;
    %load/vec4 v0x27e1ea0_0;
    %store/vec4 v0x27e1080_0, 0, 32;
T_29.316 ;
    %end;
    .scope S_0x27e33d0;
t_18 %join;
    %end;
S_0x27e2cc0 .scope begin, "trFn" "trFn" 23 178, 23 178 0, S_0x27e33d0;
 .timescale 0 0;
v0x27e25b0_0 .var "d", 31 0;
S_0x27e8ff0 .scope module, "u_zap_predecode" "zap_predecode_main" 7 382, 24 21 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 2 "i_taken"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 1 "i_clear_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_shifter"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 1 "i_irq"
    .port_info 9 /INPUT 1 "i_fiq"
    .port_info 10 /INPUT 1 "i_abt"
    .port_info 11 /INPUT 1 "i_pipeline_dav"
    .port_info 12 /INPUT 1 "i_copro_done"
    .port_info 13 /INPUT 32 "i_pc_ff"
    .port_info 14 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 15 /INPUT 32 "i_cpu_mode"
    .port_info 16 /INPUT 32 "i_instruction"
    .port_info 17 /INPUT 1 "i_instruction_valid"
    .port_info 18 /OUTPUT 36 "o_instruction_ff"
    .port_info 19 /OUTPUT 1 "o_instruction_valid_ff"
    .port_info 20 /OUTPUT 1 "o_stall_from_decode"
    .port_info 21 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 22 /OUTPUT 32 "o_pc_ff"
    .port_info 23 /OUTPUT 1 "o_irq_ff"
    .port_info 24 /OUTPUT 1 "o_fiq_ff"
    .port_info 25 /OUTPUT 1 "o_abt_ff"
    .port_info 26 /OUTPUT 1 "o_und_ff"
    .port_info 27 /OUTPUT 1 "o_force32align_ff"
    .port_info 28 /OUTPUT 1 "o_copro_dav_ff"
    .port_info 29 /OUTPUT 32 "o_copro_word_ff"
    .port_info 30 /OUTPUT 2 "o_taken_ff"
    .port_info 31 /OUTPUT 1 "o_clear_from_decode"
    .port_info 32 /OUTPUT 32 "o_pc_from_decode"
P_0x28b6200 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28b6240 .param/l "AL" 0 8 16, C4<1110>;
P_0x28b6280 .param/l "ALU_OPS" 0 24 28, +C4<00000000000000000000000000100000>;
P_0x28b62c0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28b6300 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28b6340 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28b6380 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28b63c0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28b6400 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28b6440 .param/l "ARCH_REGS" 0 24 24, +C4<00000000000000000000000000100000>;
P_0x28b6480 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28b64c0 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28b6500 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28b6540 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28b6580 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28b65c0 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28b6600 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28b6640 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28b6680 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28b66c0 .param/l "CC" 0 8 5, C4<0011>;
P_0x28b6700 .param/l "CS" 0 8 4, C4<0010>;
P_0x28b6740 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28b6780 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28b67c0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28b6800 .param/l "GE" 0 8 12, C4<1010>;
P_0x28b6840 .param/l "GT" 0 8 14, C4<1100>;
P_0x28b6880 .param/l "HI" 0 8 10, C4<1000>;
P_0x28b68c0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28b6900 .param/l "IMMED_EN" 0 15 5, C4<1>;
P_0x28b6940 .param/l "INDEX_EN" 0 15 4, C4<0>;
P_0x28b6980 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28b69c0 .param/l "LE" 0 8 15, C4<1101>;
P_0x28b6a00 .param/l "LS" 0 8 11, C4<1001>;
P_0x28b6a40 .param/l "LT" 0 8 13, C4<1011>;
P_0x28b6a80 .param/l "MI" 0 8 6, C4<0100>;
P_0x28b6ac0 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28b6b00 .param/l "NE" 0 8 3, C4<0001>;
P_0x28b6b40 .param/l "NV" 0 8 17, C4<1111>;
P_0x28b6b80 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28b6bc0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28b6c00 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28b6c40 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28b6c80 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28b6cc0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28b6d00 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28b6d40 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28b6d80 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28b6dc0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28b6e00 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28b6e40 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28b6e80 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28b6ec0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28b6f00 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28b6f40 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28b6f80 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28b6fc0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28b7000 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28b7040 .param/l "PHY_REGS" 0 24 35, +C4<00000000000000000000000000101001>;
P_0x28b7080 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28b70c0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28b7100 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28b7140 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28b7180 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28b71c0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28b7200 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28b7240 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28b7280 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28b72c0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28b7300 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28b7340 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28b7380 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28b73c0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28b7400 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28b7440 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28b7480 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28b74c0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28b7500 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28b7540 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28b7580 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28b75c0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28b7600 .param/l "PL" 0 8 7, C4<0101>;
P_0x28b7640 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28b7680 .param/l "SHIFT_OPS" 0 24 32, +C4<00000000000000000000000000000111>;
P_0x28b76c0 .param/l "SNT" 1 24 248, +C4<00000000000000000000000000000000>;
P_0x28b7700 .param/l "ST" 1 24 251, +C4<00000000000000000000000000000011>;
P_0x28b7740 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28b7780 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28b77c0 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28b7800 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28b7840 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28b7880 .param/l "UND" 0 3 8, C4<11011>;
P_0x28b78c0 .param/l "USR" 0 3 6, C4<10000>;
P_0x28b7900 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28b7940 .param/l "VC" 0 8 9, C4<0111>;
P_0x28b7980 .param/l "VS" 0 8 8, C4<0110>;
P_0x28b79c0 .param/l "WNT" 1 24 249, +C4<00000000000000000000000000000001>;
P_0x28b7a00 .param/l "WT" 1 24 250, +C4<00000000000000000000000000000010>;
P_0x28b7a40 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
L_0x29133d0 .functor BUFZ 1, v0x27b3070_0, C4<0>, C4<0>, C4<0>;
L_0x2923a00 .functor BUFZ 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x2923b10 .functor BUFZ 1, v0x27c4a40_0, C4<0>, C4<0>, C4<0>;
L_0x2923c20 .functor BUFZ 1, v0x27c5150_0, C4<0>, C4<0>, C4<0>;
L_0x7f5ef6601138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27addc0_0 .net/2u *"_s10", 0 0, L_0x7f5ef6601138;  1 drivers
L_0x7f5ef6601180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x27adec0_0 .net *"_s17", 2 0, L_0x7f5ef6601180;  1 drivers
L_0x7f5ef66010a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ad6b0_0 .net/2u *"_s2", 31 0, L_0x7f5ef66010a8;  1 drivers
L_0x7f5ef66010f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ad7a0_0 .net/2u *"_s6", 0 0, L_0x7f5ef66010f0;  1 drivers
v0x27bf920_0 .net "arm_fiq", 0 0, L_0x2923c20;  1 drivers
v0x27bf9c0_0 .net "arm_instruction", 34 0, L_0x2923870;  1 drivers
v0x27bf200_0 .net "arm_instruction_valid", 0 0, L_0x2923a00;  1 drivers
v0x27bf2a0_0 .net "arm_irq", 0 0, L_0x2923b10;  1 drivers
v0x27beae0_0 .net "cp_fiq", 0 0, v0x27c5150_0;  1 drivers
v0x27beb80_0 .net "cp_instruction", 31 0, v0x27c4960_0;  1 drivers
v0x27be3c0_0 .net "cp_instruction_valid", 0 0, v0x27c4310_0;  1 drivers
v0x27be460_0 .net "cp_irq", 0 0, v0x27c4a40_0;  1 drivers
v0x27bdca0_0 .net "cp_stall", 0 0, v0x27c4250_0;  1 drivers
v0x27bdd70_0 .net "i_abt", 0 0, v0x27b3070_0;  alias, 1 drivers
v0x27bd580_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x27bd620_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27bce60_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27bcf00_0 .net "i_copro_done", 0 0, v0x2905aa0_0;  alias, 1 drivers
v0x27bc020_0 .net "i_cpu_mode", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27bc0c0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x27acfa0_0 .net "i_fiq", 0 0, o0x7f5ef6654d28;  alias, 0 drivers
v0x27ad040_0 .net "i_instruction", 31 0, v0x27b3110_0;  alias, 1 drivers
v0x27bb1e0_0 .net "i_instruction_valid", 0 0, v0x27b2310_0;  alias, 1 drivers
v0x27bb280_0 .net "i_irq", 0 0, o0x7f5ef6654d58;  alias, 0 drivers
v0x27baac0_0 .net "i_pc_ff", 31 0, v0x27b2960_0;  alias, 1 drivers
v0x27bab60_0 .net "i_pc_plus_8_ff", 31 0, v0x27b2a20_0;  alias, 1 drivers
v0x27ba3a0_0 .net "i_pipeline_dav", 0 0, L_0x2925220;  1 drivers
v0x27ba440_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27a27a0_0 .net "i_stall_from_issue", 0 0, v0x27e5720_0;  alias, 1 drivers
v0x27a2840_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x27a2090_0 .net "i_taken", 1 0, v0x27b7e20_0;  alias, 1 drivers
v0x27a2130_0 .net "mem_fetch_stall", 0 0, v0x27b0f60_0;  1 drivers
v0x27a1980_0 .var "o_abt_ff", 0 0;
v0x27a1a20_0 .net "o_abt_nxt", 0 0, L_0x29133d0;  1 drivers
v0x27a1270_0 .var "o_clear_from_decode", 0 0;
v0x27a1340_0 .net "o_copro_dav_ff", 0 0, v0x27c5f60_0;  alias, 1 drivers
v0x27a0b60_0 .net "o_copro_word_ff", 31 0, v0x27c5070_0;  alias, 1 drivers
v0x27a0c30_0 .var "o_fiq_ff", 0 0;
v0x27a0450_0 .net "o_fiq_nxt", 0 0, v0x27b1d80_0;  1 drivers
v0x27a04f0_0 .var "o_force32align_ff", 0 0;
L_0x7f5ef66011c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2795af0_0 .net "o_force32align_nxt", 0 0, L_0x7f5ef66011c8;  1 drivers
v0x2795b90_0 .var "o_instruction_ff", 35 0;
v0x279fd40_0 .net "o_instruction_nxt", 35 0, v0x27b1e40_0;  1 drivers
v0x279fde0_0 .var "o_instruction_valid_ff", 0 0;
v0x279f630_0 .net "o_instruction_valid_nxt", 0 0, v0x27b1670_0;  1 drivers
v0x279f6d0_0 .var "o_irq_ff", 0 0;
v0x279ef20_0 .net "o_irq_nxt", 0 0, v0x27b1730_0;  1 drivers
v0x279eff0_0 .var "o_pc_ff", 31 0;
v0x279e810_0 .var "o_pc_from_decode", 31 0;
v0x279e8b0_0 .var "o_pc_plus_8_ff", 31 0;
v0x279e100_0 .var "o_stall_from_decode", 0 0;
v0x279e1a0_0 .var "o_taken_ff", 1 0;
v0x279da10_0 .var "o_und_ff", 0 0;
v0x279dab0_0 .var "taken_nxt", 1 0;
E_0x21ce450/0 .event edge, v0x27b7e20_0, v0x27b4190_0, v0x27e88d0_0, v0x27b39c0_0;
E_0x21ce450/1 .event edge, v0x27b2a20_0, v0x27e89d0_0;
E_0x21ce450 .event/or E_0x21ce450/0, E_0x21ce450/1;
E_0x21ce890 .event edge, v0x27b0f60_0, v0x27c4250_0;
L_0x29234b0 .functor MUXZ 32, L_0x7f5ef66010a8, v0x27b3110_0, v0x27b2310_0, C4<>;
L_0x2923610 .functor MUXZ 1, L_0x7f5ef66010f0, o0x7f5ef6654d58, v0x27b2310_0, C4<>;
L_0x2923780 .functor MUXZ 1, L_0x7f5ef6601138, o0x7f5ef6654d28, v0x27b2310_0, C4<>;
L_0x2923870 .concat [ 32 3 0 0], v0x27c4960_0, L_0x7f5ef6601180;
S_0x27da6c0 .scope begin, "bprblk1" "bprblk1" 24 254, 24 254 0, S_0x27e8ff0;
 .timescale 0 0;
v0x27e88d0_0 .var "addr", 31 0;
v0x27e89d0_0 .var "addr_final", 31 0;
S_0x27e81b0 .scope task, "clear" "clear" 24 181, 24 181 0, S_0x27e8ff0;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_predecode.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279f6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a0c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279da10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x279e1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2795b90_0, 4, 5;
    %end;
S_0x27e7a90 .scope function, "is_cc_satisfied" "is_cc_satisfied" 12 95, 12 95 0, S_0x27e8ff0;
 .timescale 0 0;
v0x27d0130_0 .var "c", 0 0;
v0x27d01d0_0 .var "cc", 3 0;
v0x27cfa20_0 .var "fl", 3 0;
v0x27cfb10_0 .var "is_cc_satisfied", 0 0;
v0x27cf310_0 .var "n", 0 0;
v0x27cf400_0 .var "ok", 0 0;
v0x27cec00_0 .var "v", 0 0;
v0x27ceca0_0 .var "z", 0 0;
TD_zap_top.u_zap_core.u_zap_predecode.is_cc_satisfied ;
    %fork t_21, S_0x27d0820;
    %jmp t_20;
    .scope S_0x27d0820;
t_21 ;
    %load/vec4 v0x27cfa20_0;
    %split/vec4 1;
    %store/vec4 v0x27cec00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27d0130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27ceca0_0, 0, 1;
    %store/vec4 v0x27cf310_0, 0, 1;
    %load/vec4 v0x27d01d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.318, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.319, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.320, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.321, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.322, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.323, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.324, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.325, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.326, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.327, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.328, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_31.329, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.330, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_31.331, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_31.332, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_31.333, 6;
    %jmp T_31.334;
T_31.318 ;
    %load/vec4 v0x27ceca0_0;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.319 ;
    %load/vec4 v0x27ceca0_0;
    %nor/r;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.320 ;
    %load/vec4 v0x27d0130_0;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.321 ;
    %load/vec4 v0x27d0130_0;
    %nor/r;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.322 ;
    %load/vec4 v0x27cf310_0;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.323 ;
    %load/vec4 v0x27cf310_0;
    %nor/r;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.324 ;
    %load/vec4 v0x27cec00_0;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.325 ;
    %load/vec4 v0x27cec00_0;
    %nor/r;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.326 ;
    %load/vec4 v0x27d0130_0;
    %load/vec4 v0x27ceca0_0;
    %nor/r;
    %and;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.327 ;
    %load/vec4 v0x27d0130_0;
    %nor/r;
    %load/vec4 v0x27ceca0_0;
    %or;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.328 ;
    %load/vec4 v0x27cf310_0;
    %load/vec4 v0x27cec00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.329 ;
    %load/vec4 v0x27cf310_0;
    %load/vec4 v0x27cec00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.330 ;
    %load/vec4 v0x27cf310_0;
    %load/vec4 v0x27cec00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27ceca0_0;
    %nor/r;
    %and;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.331 ;
    %load/vec4 v0x27cf310_0;
    %load/vec4 v0x27cec00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x27ceca0_0;
    %or;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.332 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.333 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cf400_0, 0, 1;
    %jmp T_31.334;
T_31.334 ;
    %pop/vec4 1;
    %load/vec4 v0x27cf400_0;
    %store/vec4 v0x27cfb10_0, 0, 1;
    %end;
    .scope S_0x27e7a90;
t_20 %join;
    %end;
S_0x27d0820 .scope begin, "blk1" "blk1" 12 101, 12 101 0, S_0x27e7a90;
 .timescale 0 0;
S_0x27ce4f0 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x27e8ff0;
 .timescale 0 0;
v0x27cddb0_0 .var "cpu_mode", 4 0;
v0x27cde90_0 .var "index", 5 0;
v0x27c3430_0 .var "translate", 5 0;
TD_zap_top.u_zap_core.u_zap_predecode.translate ;
    %load/vec4 v0x27cde90_0;
    %store/vec4 v0x27c3430_0, 0, 6;
    %load/vec4 v0x27cde90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_32.335, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_32.336, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_32.337, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_32.338, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_32.339, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_32.340, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_32.341, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_32.342, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_32.343, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_32.344, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_32.345, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_32.346, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_32.347, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.348, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.349, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_32.350, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_32.351, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_32.352, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.353, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_32.354, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_32.355, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_32.356, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_32.357, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_32.358, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_32.359, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_32.360, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_32.361, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_32.362, 6;
    %jmp T_32.363;
T_32.335 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.336 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.337 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.338 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.339 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.340 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.341 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.342 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.343 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.344 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.345 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.346 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.347 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.348 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.349 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.350 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.351 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.352 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.353 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.354 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.355 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.356 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.357 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.358 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.359 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.360 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.361 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.362 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.363;
T_32.363 ;
    %pop/vec4 1;
    %load/vec4 v0x27cddb0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_32.364, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_32.365, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_32.366, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_32.367, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_32.368, 6;
    %jmp T_32.369;
T_32.364 ;
    %load/vec4 v0x27cde90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_32.370, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_32.371, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_32.372, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_32.373, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_32.374, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.375, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.376, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.377, 6;
    %jmp T_32.378;
T_32.370 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.371 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.372 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.373 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.374 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.375 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.376 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.377 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.378;
T_32.378 ;
    %pop/vec4 1;
    %jmp T_32.369;
T_32.365 ;
    %load/vec4 v0x27cde90_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.379, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.380, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.381, 6;
    %jmp T_32.382;
T_32.379 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.382;
T_32.380 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.382;
T_32.381 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.382;
T_32.382 ;
    %pop/vec4 1;
    %jmp T_32.369;
T_32.366 ;
    %load/vec4 v0x27cde90_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.383, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.384, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.385, 6;
    %jmp T_32.386;
T_32.383 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.386;
T_32.384 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.386;
T_32.385 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.386;
T_32.386 ;
    %pop/vec4 1;
    %jmp T_32.369;
T_32.367 ;
    %load/vec4 v0x27cde90_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.387, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.388, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.389, 6;
    %jmp T_32.390;
T_32.387 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.390;
T_32.388 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.390;
T_32.389 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.390;
T_32.390 ;
    %pop/vec4 1;
    %jmp T_32.369;
T_32.368 ;
    %load/vec4 v0x27cde90_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.391, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.392, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.393, 6;
    %jmp T_32.394;
T_32.391 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.394;
T_32.392 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.394;
T_32.393 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x27c3430_0, 0, 6;
    %jmp T_32.394;
T_32.394 ;
    %pop/vec4 1;
    %jmp T_32.369;
T_32.369 ;
    %pop/vec4 1;
    %end;
S_0x27cd6a0 .scope module, "u_zap_decode_coproc" "zap_predecode_coproc" 24 203, 25 4 0, S_0x27e8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 32 "i_cpsr_ff"
    .port_info 5 /INPUT 1 "i_irq"
    .port_info 6 /INPUT 1 "i_fiq"
    .port_info 7 /INPUT 1 "i_clear_from_writeback"
    .port_info 8 /INPUT 1 "i_data_stall"
    .port_info 9 /INPUT 1 "i_clear_from_alu"
    .port_info 10 /INPUT 1 "i_stall_from_shifter"
    .port_info 11 /INPUT 1 "i_stall_from_issue"
    .port_info 12 /INPUT 1 "i_pipeline_dav"
    .port_info 13 /INPUT 1 "i_copro_done"
    .port_info 14 /OUTPUT 1 "o_irq"
    .port_info 15 /OUTPUT 1 "o_fiq"
    .port_info 16 /OUTPUT 32 "o_instruction"
    .port_info 17 /OUTPUT 1 "o_valid"
    .port_info 18 /OUTPUT 1 "o_stall_from_decode"
    .port_info 19 /OUTPUT 1 "o_copro_dav_ff"
    .port_info 20 /OUTPUT 32 "o_copro_word_ff"
P_0x28b7a90 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28b7ad0 .param/l "AL" 0 8 16, C4<1110>;
P_0x28b7b10 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28b7b50 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28b7b90 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28b7bd0 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28b7c10 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28b7c50 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28b7c90 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28b7cd0 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28b7d10 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28b7d50 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28b7d90 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28b7dd0 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28b7e10 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28b7e50 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28b7e90 .param/l "BRANCH_INSTRUCTION" 1 18 12, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b7ed0 .param/l "BUSY" 1 25 53, +C4<00000000000000000000000000000001>;
P_0x28b7f10 .param/l "BX_INST" 1 18 22, C4<zzzz000100101111111111110001zzzz>;
P_0x28b7f50 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28b7f90 .param/l "CC" 0 8 5, C4<0011>;
P_0x28b7fd0 .param/l "CDP" 1 18 49, C4<zzzz1110zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b8010 .param/l "CS" 0 8 4, C4<0010>;
P_0x28b8050 .param/l "DATA_PROCESSING_IMMEDIATE" 1 18 7, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b8090 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 18 9, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x28b80d0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 18 8, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x28b8110 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28b8150 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28b8190 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28b81d0 .param/l "GE" 0 8 12, C4<1010>;
P_0x28b8210 .param/l "GT" 0 8 14, C4<1100>;
P_0x28b8250 .param/l "HALFWORD_LS" 1 18 30, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x28b8290 .param/l "HI" 0 8 10, C4<1000>;
P_0x28b82d0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28b8310 .param/l "IDLE" 1 25 52, +C4<00000000000000000000000000000000>;
P_0x28b8350 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28b8390 .param/l "LDC" 1 18 45, C4<zzzz110zzzz1zzzzzzzzzzzzzzzzzzzz>;
P_0x28b83d0 .param/l "LE" 0 8 15, C4<1101>;
P_0x28b8410 .param/l "LMULT_INST" 1 18 27, C4<zzzz00001zzzzzzzzzzzzzzz1001zzzz>;
P_0x28b8450 .param/l "LS" 0 8 11, C4<1001>;
P_0x28b8490 .param/l "LS_IMMEDIATE" 1 18 20, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b84d0 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 18 19, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b8510 .param/l "LT" 0 8 13, C4<1011>;
P_0x28b8550 .param/l "MCR" 1 18 39, C4<zzzz1110zzz0zzzzzzzz1111zzz1zzzz>;
P_0x28b8590 .param/l "MI" 0 8 6, C4<0100>;
P_0x28b85d0 .param/l "MRC" 1 18 42, C4<zzzz1110zzz1zzzzzzzz1111zzz1zzzz>;
P_0x28b8610 .param/l "MRS" 1 18 14, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x28b8650 .param/l "MSR" 1 18 17, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x28b8690 .param/l "MSR_IMMEDIATE" 1 18 15, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x28b86d0 .param/l "MULT_INST" 1 18 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x28b8710 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28b8750 .param/l "NE" 0 8 3, C4<0001>;
P_0x28b8790 .param/l "NV" 0 8 17, C4<1111>;
P_0x28b87d0 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28b8810 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28b8850 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28b8890 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28b88d0 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28b8910 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28b8950 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28b8990 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28b89d0 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28b8a10 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28b8a50 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28b8a90 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28b8ad0 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28b8b10 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28b8b50 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28b8b90 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28b8bd0 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28b8c10 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28b8c50 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28b8c90 .param/l "PHY_REGS" 0 25 5, +C4<00000000000000000000000000101001>;
P_0x28b8cd0 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28b8d10 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28b8d50 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28b8d90 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28b8dd0 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28b8e10 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28b8e50 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28b8e90 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28b8ed0 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28b8f10 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28b8f50 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28b8f90 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28b8fd0 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28b9010 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28b9050 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28b9090 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28b90d0 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28b9110 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28b9150 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28b9190 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28b91d0 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28b9210 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28b9250 .param/l "PL" 0 8 7, C4<0101>;
P_0x28b9290 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28b92d0 .param/l "SOFTWARE_INTERRUPT" 1 18 33, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x28b9310 .param/l "STC" 1 18 46, C4<zzzz110zzzz0zzzzzzzzzzzzzzzzzzzz>;
P_0x28b9350 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28b9390 .param/l "SWAP" 1 18 36, C4<zzzz00010z00zzzzzzzz00001001zzzz>;
P_0x28b93d0 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28b9410 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28b9450 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28b9490 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28b94d0 .param/l "T_ADD_SUB_LO" 1 18 66, C4<00011zzzzzzzzzzz>;
P_0x28b9510 .param/l "T_ALU_HI" 1 18 75, C4<010001zzzzzzzzzz>;
P_0x28b9550 .param/l "T_ALU_LO" 1 18 72, C4<010000zzzzzzzzzz>;
P_0x28b9590 .param/l "T_BL" 1 18 56, C4<1111zzzzzzzzzzzz>;
P_0x28b95d0 .param/l "T_BRANCH_COND" 1 18 54, C4<1101zzzzzzzzzzzz>;
P_0x28b9610 .param/l "T_BRANCH_NOCOND" 1 18 55, C4<11100zzzzzzzzzzz>;
P_0x28b9650 .param/l "T_BX" 1 18 57, C4<010001110zzzz000>;
P_0x28b9690 .param/l "T_GET_ADDR" 1 18 78, C4<1010zzzzzzzzzzzz>;
P_0x28b96d0 .param/l "T_LDMIA_STMIA" 1 18 99, C4<1100zzzzzzzzzzzz>;
P_0x28b9710 .param/l "T_LDRH_STRH_5BIT_OFF" 1 18 90, C4<1000zzzzzzzzzzzz>;
P_0x28b9750 .param/l "T_LDRH_STRH_REG" 1 18 93, C4<0101zzzzzzzzzzzz>;
P_0x28b9790 .param/l "T_LDR_STR_5BIT_OFF" 1 18 87, C4<011zzzzzzzzzzzzz>;
P_0x28b97d0 .param/l "T_MCAS_IMM" 1 18 69, C4<001zzzzzzzzzzzzz>;
P_0x28b9810 .param/l "T_MOD_SP" 1 18 81, C4<10110000zzzzzzzz>;
P_0x28b9850 .param/l "T_PC_REL_LOAD" 1 18 84, C4<01001zzzzzzzzzzz>;
P_0x28b9890 .param/l "T_POP_PUSH" 1 18 102, C4<1011z10zzzzzzzzz>;
P_0x28b98d0 .param/l "T_SHIFT" 1 18 63, C4<000zzzzzzzzzzzzz>;
P_0x28b9910 .param/l "T_SP_REL_LDR_STR" 1 18 96, C4<1001zzzzzzzzzzzz>;
P_0x28b9950 .param/l "T_SWI" 1 18 60, C4<11011111zzzzzzzz>;
P_0x28b9990 .param/l "UND" 0 3 8, C4<11011>;
P_0x28b99d0 .param/l "USR" 0 3 6, C4<10000>;
P_0x28b9a10 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28b9a50 .param/l "VC" 0 8 9, C4<0111>;
P_0x28b9a90 .param/l "VS" 0 8 8, C4<0110>;
P_0x28b9ad0 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
v0x27c2e10_0 .var "cp_dav_nxt", 0 0;
v0x27c9000_0 .var "cp_word_nxt", 31 0;
v0x27c90e0_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x27c88f0_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27c8990_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27c81e0_0 .net "i_copro_done", 0 0, v0x2905aa0_0;  alias, 1 drivers
v0x27c8280_0 .net "i_cpsr_ff", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27c7ad0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x27c7b70_0 .net "i_fiq", 0 0, L_0x2923780;  1 drivers
v0x27c73c0_0 .net "i_instruction", 31 0, L_0x29234b0;  1 drivers
v0x27c74a0_0 .net "i_irq", 0 0, L_0x2923610;  1 drivers
v0x27c6cb0_0 .net "i_pipeline_dav", 0 0, L_0x2925220;  alias, 1 drivers
v0x27c6d70_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27c65a0_0 .net "i_stall_from_issue", 0 0, v0x27e5720_0;  alias, 1 drivers
v0x27c6640_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x27c5e90_0 .net "i_valid", 0 0, v0x27b2310_0;  alias, 1 drivers
v0x27c5f60_0 .var "o_copro_dav_ff", 0 0;
v0x27c5070_0 .var "o_copro_word_ff", 31 0;
v0x27c5150_0 .var "o_fiq", 0 0;
v0x27c4960_0 .var "o_instruction", 31 0;
v0x27c4a40_0 .var "o_irq", 0 0;
v0x27c4250_0 .var "o_stall_from_decode", 0 0;
v0x27c4310_0 .var "o_valid", 0 0;
v0x27d64c0_0 .var "state_ff", 0 0;
v0x27d6580_0 .var "state_nxt", 0 0;
E_0x2492ee0/0 .event edge, v0x27c5f60_0, v0x27c5070_0, v0x27c73c0_0, v0x27b2310_0;
E_0x2492ee0/1 .event edge, v0x27d64c0_0, v0x27c74a0_0, v0x27c7b70_0, v0x26ba290_0;
E_0x2492ee0/2 .event edge, v0x27c6cb0_0, v0x27c81e0_0;
E_0x2492ee0 .event/or E_0x2492ee0/0, E_0x2492ee0/1, E_0x2492ee0/2;
S_0x27ccf90 .scope task, "clear" "clear" 25 163, 25 163 0, S_0x27cd6a0;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_predecode.u_zap_decode_coproc.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d64c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c5f60_0, 0;
    %end;
S_0x27cc880 .scope function, "is_cc_satisfied" "is_cc_satisfied" 12 95, 12 95 0, S_0x27cd6a0;
 .timescale 0 0;
v0x27cba60_0 .var "c", 0 0;
v0x27cbb00_0 .var "cc", 3 0;
v0x27cb350_0 .var "fl", 3 0;
v0x27cb440_0 .var "is_cc_satisfied", 0 0;
v0x27cac40_0 .var "n", 0 0;
v0x27cad30_0 .var "ok", 0 0;
v0x27ca530_0 .var "v", 0 0;
v0x27ca5d0_0 .var "z", 0 0;
TD_zap_top.u_zap_core.u_zap_predecode.u_zap_decode_coproc.is_cc_satisfied ;
    %fork t_23, S_0x27cc170;
    %jmp t_22;
    .scope S_0x27cc170;
t_23 ;
    %load/vec4 v0x27cb350_0;
    %split/vec4 1;
    %store/vec4 v0x27ca530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27cba60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27ca5d0_0, 0, 1;
    %store/vec4 v0x27cac40_0, 0, 1;
    %load/vec4 v0x27cbb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.395, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.396, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.397, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.398, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.399, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.400, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.401, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.402, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.403, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.404, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.405, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.406, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.407, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_34.408, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_34.409, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_34.410, 6;
    %jmp T_34.411;
T_34.395 ;
    %load/vec4 v0x27ca5d0_0;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.396 ;
    %load/vec4 v0x27ca5d0_0;
    %nor/r;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.397 ;
    %load/vec4 v0x27cba60_0;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.398 ;
    %load/vec4 v0x27cba60_0;
    %nor/r;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.399 ;
    %load/vec4 v0x27cac40_0;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.400 ;
    %load/vec4 v0x27cac40_0;
    %nor/r;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.401 ;
    %load/vec4 v0x27ca530_0;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.402 ;
    %load/vec4 v0x27ca530_0;
    %nor/r;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.403 ;
    %load/vec4 v0x27cba60_0;
    %load/vec4 v0x27ca5d0_0;
    %nor/r;
    %and;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.404 ;
    %load/vec4 v0x27cba60_0;
    %nor/r;
    %load/vec4 v0x27ca5d0_0;
    %or;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.405 ;
    %load/vec4 v0x27cac40_0;
    %load/vec4 v0x27ca530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.406 ;
    %load/vec4 v0x27cac40_0;
    %load/vec4 v0x27ca530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.407 ;
    %load/vec4 v0x27cac40_0;
    %load/vec4 v0x27ca530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27ca5d0_0;
    %nor/r;
    %and;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.408 ;
    %load/vec4 v0x27cac40_0;
    %load/vec4 v0x27ca530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x27ca5d0_0;
    %or;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.409 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.410 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cad30_0, 0, 1;
    %jmp T_34.411;
T_34.411 ;
    %pop/vec4 1;
    %load/vec4 v0x27cad30_0;
    %store/vec4 v0x27cb440_0, 0, 1;
    %end;
    .scope S_0x27cc880;
t_22 %join;
    %end;
S_0x27cc170 .scope begin, "blk1" "blk1" 12 101, 12 101 0, S_0x27cc880;
 .timescale 0 0;
S_0x27c9e20 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x27cd6a0;
 .timescale 0 0;
v0x27c9710_0 .var "cpu_mode", 4 0;
v0x27c97d0_0 .var "index", 5 0;
v0x27c2d20_0 .var "translate", 5 0;
TD_zap_top.u_zap_core.u_zap_predecode.u_zap_decode_coproc.translate ;
    %load/vec4 v0x27c97d0_0;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %load/vec4 v0x27c97d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_35.412, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_35.413, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_35.414, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_35.415, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_35.416, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_35.417, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_35.418, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_35.419, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_35.420, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_35.421, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_35.422, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_35.423, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_35.424, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_35.425, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_35.426, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_35.427, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_35.428, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_35.429, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_35.430, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_35.431, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_35.432, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_35.433, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_35.434, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_35.435, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_35.436, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_35.437, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_35.438, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_35.439, 6;
    %jmp T_35.440;
T_35.412 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.413 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.414 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.415 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.416 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.417 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.418 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.419 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.420 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.421 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.422 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.423 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.424 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.425 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.426 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.427 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.428 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.429 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.430 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.431 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.432 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.433 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.434 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.435 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.436 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.437 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.438 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.439 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.440;
T_35.440 ;
    %pop/vec4 1;
    %load/vec4 v0x27c9710_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_35.441, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_35.442, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_35.443, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_35.444, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_35.445, 6;
    %jmp T_35.446;
T_35.441 ;
    %load/vec4 v0x27c97d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_35.447, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_35.448, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_35.449, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_35.450, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_35.451, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_35.452, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_35.453, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_35.454, 6;
    %jmp T_35.455;
T_35.447 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.448 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.449 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.450 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.451 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.452 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.453 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.454 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.455;
T_35.455 ;
    %pop/vec4 1;
    %jmp T_35.446;
T_35.442 ;
    %load/vec4 v0x27c97d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_35.456, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_35.457, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_35.458, 6;
    %jmp T_35.459;
T_35.456 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.459;
T_35.457 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.459;
T_35.458 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.459;
T_35.459 ;
    %pop/vec4 1;
    %jmp T_35.446;
T_35.443 ;
    %load/vec4 v0x27c97d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_35.460, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_35.461, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_35.462, 6;
    %jmp T_35.463;
T_35.460 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.463;
T_35.461 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.463;
T_35.462 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.463;
T_35.463 ;
    %pop/vec4 1;
    %jmp T_35.446;
T_35.444 ;
    %load/vec4 v0x27c97d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_35.464, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_35.465, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_35.466, 6;
    %jmp T_35.467;
T_35.464 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.467;
T_35.465 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.467;
T_35.466 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.467;
T_35.467 ;
    %pop/vec4 1;
    %jmp T_35.446;
T_35.445 ;
    %load/vec4 v0x27c97d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_35.468, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_35.469, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_35.470, 6;
    %jmp T_35.471;
T_35.468 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.471;
T_35.469 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.471;
T_35.470 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x27c2d20_0, 0, 6;
    %jmp T_35.471;
T_35.471 ;
    %pop/vec4 1;
    %jmp T_35.446;
T_35.446 ;
    %pop/vec4 1;
    %end;
S_0x27d5680 .scope module, "u_zap_mem_fsm" "zap_predecode_mem_fsm" 24 291, 26 31 0, S_0x27e8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 35 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 32 "i_cpsr"
    .port_info 7 /INPUT 1 "i_clear_from_writeback"
    .port_info 8 /INPUT 1 "i_data_stall"
    .port_info 9 /INPUT 1 "i_clear_from_alu"
    .port_info 10 /INPUT 1 "i_stall_from_shifter"
    .port_info 11 /INPUT 1 "i_issue_stall"
    .port_info 12 /OUTPUT 36 "o_instruction"
    .port_info 13 /OUTPUT 1 "o_instruction_valid"
    .port_info 14 /OUTPUT 1 "o_stall_from_decode"
    .port_info 15 /OUTPUT 1 "o_irq"
    .port_info 16 /OUTPUT 1 "o_fiq"
P_0x28b9b20 .param/l "ADC" 0 10 13, C4<0101>;
P_0x28b9b60 .param/l "ADD" 0 10 12, C4<0100>;
P_0x28b9ba0 .param/l "AND" 0 10 8, C4<0000>;
P_0x28b9be0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28b9c20 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28b9c60 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28b9ca0 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28b9ce0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28b9d20 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28b9d60 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28b9da0 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28b9de0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28b9e20 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28b9e60 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28b9ea0 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28b9ee0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28b9f20 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28b9f60 .param/l "BIC" 0 10 22, C4<1110>;
P_0x28b9fa0 .param/l "BL_S1" 1 26 100, +C4<00000000000000000000000000000110>;
P_0x28b9fe0 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28ba020 .param/l "CLZ" 0 10 41, C4<11000>;
P_0x28ba060 .param/l "CMN" 0 10 19, C4<1011>;
P_0x28ba0a0 .param/l "CMP" 0 10 18, C4<1010>;
P_0x28ba0e0 .param/l "EOR" 0 10 9, C4<0001>;
P_0x28ba120 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28ba160 .param/l "FMOV" 0 10 32, C4<10010>;
P_0x28ba1a0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28ba1e0 .param/l "IDLE" 1 26 94, +C4<00000000000000000000000000000000>;
P_0x28ba220 .param/l "LMULT_BUSY" 1 26 99, +C4<00000000000000000000000000000101>;
P_0x28ba260 .param/l "MEMOP" 1 26 95, +C4<00000000000000000000000000000001>;
P_0x28ba2a0 .param/l "MLA" 0 10 30, C4<10001>;
P_0x28ba2e0 .param/l "MMOV" 0 10 33, C4<10011>;
P_0x28ba320 .param/l "MOV" 0 10 21, C4<1101>;
P_0x28ba360 .param/l "MUL" 0 10 29, C4<10000>;
P_0x28ba3a0 .param/l "MVN" 0 10 23, C4<1111>;
P_0x28ba3e0 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28ba420 .param/l "ORR" 0 10 20, C4<1100>;
P_0x28ba460 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28ba4a0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28ba4e0 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28ba520 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28ba560 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28ba5a0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28ba5e0 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28ba620 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28ba660 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28ba6a0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28ba6e0 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28ba720 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28ba760 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28ba7a0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28ba7e0 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28ba820 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28ba860 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28ba8a0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28ba8e0 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28ba920 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28ba960 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28ba9a0 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28ba9e0 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28baa20 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28baa60 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28baaa0 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28baae0 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28bab20 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28bab60 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28baba0 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28babe0 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28bac20 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28bac60 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28baca0 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28bace0 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28bad20 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28bad60 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28bada0 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28bade0 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28bae20 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28bae60 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28baea0 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28baee0 .param/l "RSB" 0 10 11, C4<0011>;
P_0x28baf20 .param/l "RSC" 0 10 15, C4<0111>;
P_0x28baf60 .param/l "SBC" 0 10 14, C4<0110>;
P_0x28bafa0 .param/l "SMLALH" 0 10 39, C4<10111>;
P_0x28bafe0 .param/l "SMLALL" 0 10 38, C4<10110>;
P_0x28bb020 .param/l "SUB" 0 10 10, C4<0010>;
P_0x28bb060 .param/l "SWAP1" 1 26 97, +C4<00000000000000000000000000000011>;
P_0x28bb0a0 .param/l "SWAP2" 1 26 98, +C4<00000000000000000000000000000100>;
P_0x28bb0e0 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28bb120 .param/l "TEQ" 0 10 17, C4<1001>;
P_0x28bb160 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28bb1a0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28bb1e0 .param/l "TST" 0 10 16, C4<1000>;
P_0x28bb220 .param/l "UMLALH" 0 10 36, C4<10101>;
P_0x28bb260 .param/l "UMLALL" 0 10 35, C4<10100>;
P_0x28bb2a0 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28bb2e0 .param/l "WRITE_PC" 1 26 96, +C4<00000000000000000000000000000010>;
P_0x28bb320 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
v0x27b5d10_0 .net "base", 3 0, L_0x2923d30;  1 drivers
v0x27b5df0_0 .net "branch_offset", 11 0, L_0x2924830;  1 drivers
v0x27b5600_0 .net "cc", 3 0, L_0x2923f00;  1 drivers
v0x27b56a0_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x27b4ef0_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x27b4fe0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x27b47e0_0 .net "i_cpsr", 31 0, v0x26ba290_0;  alias, 1 drivers
v0x27b48a0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x27b40d0_0 .net "i_fiq", 0 0, L_0x2923c20;  alias, 1 drivers
v0x27b4190_0 .net "i_instruction", 34 0, L_0x2923870;  alias, 1 drivers
v0x27b39c0_0 .net "i_instruction_valid", 0 0, L_0x2923a00;  alias, 1 drivers
v0x27b3a80_0 .net "i_irq", 0 0, L_0x2923b10;  alias, 1 drivers
v0x27b32b0_0 .net "i_issue_stall", 0 0, v0x27e5720_0;  alias, 1 drivers
v0x27b3350_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x27b2ba0_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x27b2c40_0 .net "id", 2 0, L_0x2923fa0;  1 drivers
v0x27ac180_0 .net "link", 0 0, L_0x29246f0;  1 drivers
v0x27ac220_0 .net "load", 0 0, L_0x2924400;  1 drivers
v0x27b1d80_0 .var "o_fiq", 0 0;
v0x27b1e40_0 .var "o_instruction", 35 0;
v0x27b1670_0 .var "o_instruction_valid", 0 0;
v0x27b1730_0 .var "o_irq", 0 0;
v0x27b0f60_0 .var "o_stall_from_decode", 0 0;
v0x27b1000_0 .net "oc_offset", 11 0, v0x27b6500_0;  1 drivers
v0x27b0850_0 .net "pre_index", 0 0, L_0x2924040;  1 drivers
v0x27b08f0_0 .net "reglist", 15 0, L_0x2924650;  1 drivers
v0x27b0140_0 .var "reglist_ff", 15 0;
v0x27b0200_0 .var "reglist_nxt", 15 0;
v0x27afa30_0 .net "s_bit", 0 0, L_0x29242c0;  1 drivers
v0x27afaf0_0 .net "srcdest", 3 0, L_0x2923dd0;  1 drivers
v0x27af320_0 .var "state_ff", 2 0;
v0x27af400_0 .var "state_nxt", 2 0;
v0x27aec10_0 .net "store", 0 0, L_0x29244d0;  1 drivers
v0x27aecb0_0 .net "up", 0 0, L_0x29240e0;  1 drivers
v0x27ae500_0 .net "writeback", 0 0, L_0x2924360;  1 drivers
E_0x24afcf0/0 .event edge, v0x27af320_0, v0x27b4190_0, v0x27b39c0_0, v0x27b0140_0;
E_0x24afcf0/1 .event edge, v0x27b2c40_0, v0x27aecb0_0, v0x27b5600_0, v0x27b5d10_0;
E_0x24afcf0/2 .event edge, v0x27b6500_0, v0x27b08f0_0, v0x27b3a80_0, v0x27b40d0_0;
E_0x24afcf0/3 .event edge, v0x26ba290_0, v0x27c34d0_0, v0x27b9630_0, v0x27ac220_0;
E_0x24afcf0/4 .event edge, v0x27afa30_0;
E_0x24afcf0 .event/or E_0x24afcf0/0, E_0x24afcf0/1, E_0x24afcf0/2, E_0x24afcf0/3, E_0x24afcf0/4;
L_0x2923d30 .part L_0x2923870, 16, 4;
L_0x2923dd0 .part L_0x2923870, 12, 4;
L_0x2923f00 .part L_0x2923870, 28, 4;
L_0x2923fa0 .part L_0x2923870, 25, 3;
L_0x2924040 .part L_0x2923870, 24, 1;
L_0x29240e0 .part L_0x2923870, 23, 1;
L_0x29242c0 .part L_0x2923870, 22, 1;
L_0x2924360 .part L_0x2923870, 21, 1;
L_0x2924400 .part L_0x2923870, 20, 1;
L_0x29244d0 .reduce/nor L_0x2924400;
L_0x2924650 .part L_0x2923870, 0, 16;
L_0x29246f0 .part L_0x2923870, 24, 1;
L_0x2924830 .part L_0x2923870, 0, 12;
L_0x2924900 .part L_0x2923870, 0, 16;
S_0x27d4840 .scope begin, "SWP2BLK" "SWP2BLK" 26 274, 26 274 0, S_0x27d5680;
 .timescale 0 0;
v0x27c34d0_0 .var "rd", 3 0;
S_0x27d4120 .scope task, "clear" "clear" 26 479, 26 479 0, S_0x27d5680;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27af320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x27b0140_0, 0;
    %end;
S_0x27d3a00 .scope function, "map" "map" 26 345, 26 345 0, S_0x27d5680;
 .timescale 0 0;
v0x27d32e0_0 .var "base", 3 0;
v0x27d3380_0 .var "cc", 3 0;
v0x27d2bc0_0 .var "enc", 3 0;
v0x27d2c90_0 .var "id", 2 0;
v0x27d24a0_0 .var "instr", 31 0;
v0x27c3b40_0 .var "list", 15 0;
v0x27c3c20_0 .var "load", 0 0;
v0x27d1d80_0 .var "map", 33 0;
v0x27d1e60_0 .var "pre_index", 0 0;
v0x27d1660_0 .var "reglist", 15 0;
v0x27d1740_0 .var "restore", 0 0;
v0x27d0f40_0 .var "s_bit", 0 0;
v0x27d1000_0 .var "srcdest", 3 0;
v0x27b9c80_0 .var "store", 0 0;
v0x27b9d40_0 .var "up", 0 0;
v0x27b9590_0 .var "writeback", 0 0;
TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.map ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d1740_0, 0, 1;
    %load/vec4 v0x27d24a0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x27d32e0_0, 0, 4;
    %load/vec4 v0x27d24a0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x27d1000_0, 0, 4;
    %load/vec4 v0x27d24a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x27d3380_0, 0, 4;
    %load/vec4 v0x27d24a0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0x27d2c90_0, 0, 3;
    %load/vec4 v0x27d24a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27d1e60_0, 0, 1;
    %load/vec4 v0x27d24a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x27b9d40_0, 0, 1;
    %load/vec4 v0x27d24a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x27d0f40_0, 0, 1;
    %load/vec4 v0x27d24a0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x27b9590_0, 0, 1;
    %load/vec4 v0x27d24a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x27c3c20_0, 0, 1;
    %load/vec4 v0x27c3c20_0;
    %nor/r;
    %store/vec4 v0x27b9c80_0, 0, 1;
    %load/vec4 v0x27d24a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x27d1660_0, 0, 16;
    %load/vec4 v0x27d24a0_0;
    %pad/u 34;
    %store/vec4 v0x27d1d80_0, 0, 34;
    %load/vec4 v0x27d1d80_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x27d1d80_0, 0, 34;
    %load/vec4 v0x27d1d80_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x27d1d80_0, 0, 34;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 12;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 2;
    %load/vec4 v0x27d2bc0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %load/vec4 v0x27b9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.472, 8;
    %load/vec4 v0x27d1d80_0;
    %parti/s 1, 24, 6;
    %nor/r;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
T_37.472 ;
    %load/vec4 v0x27d1d80_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.474, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.475;
T_37.474 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
T_37.475 ;
    %load/vec4 v0x27c3b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.476, 4;
    %load/vec4 v0x27b9590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.478, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d1740_0, 0, 1;
    %load/vec4 v0x27b9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.480, 8;
    %load/vec4 v0x27d3380_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x27d32e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0x27d1d80_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.481;
T_37.480 ;
    %load/vec4 v0x27d3380_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 2, 0, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x27d32e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27d32e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27b1000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 34;
    %store/vec4 v0x27d1d80_0, 0, 34;
T_37.481 ;
    %jmp T_37.479;
T_37.478 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0x27d1d80_0, 0, 34;
T_37.479 ;
    %jmp T_37.477;
T_37.476 ;
    %load/vec4 v0x27b9c80_0;
    %load/vec4 v0x27d0f40_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x27c3c20_0;
    %load/vec4 v0x27d0f40_0;
    %and;
    %load/vec4 v0x27c3b40_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.482, 9;
    %load/vec4 v0x27d1d80_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.484, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.485, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.486, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.487, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_37.488, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_37.489, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_37.490, 6;
    %jmp T_37.491;
T_37.484 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.485 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.486 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.487 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.488 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.489 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.490 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
    %jmp T_37.491;
T_37.491 ;
    %pop/vec4 1;
    %jmp T_37.483;
T_37.482 ;
    %load/vec4 v0x27c3c20_0;
    %load/vec4 v0x27d2bc0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.492, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d1d80_0, 4, 1;
T_37.492 ;
T_37.483 ;
T_37.477 ;
    %end;
S_0x27b8e80 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 26 294, 26 294 0, S_0x27d5680;
 .timescale 0 0;
v0x27b9630_0 .var "pri_enc_out", 3 0;
S_0x27b8770 .scope function, "pri_enc" "pri_enc" 26 450, 26 450 0, S_0x27d5680;
 .timescale 0 0;
v0x27b7a10_0 .var "in", 15 0;
v0x27b7240_0 .var "pri_enc", 3 0;
TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.pri_enc ;
    %fork t_25, S_0x27b8060;
    %jmp t_24;
    .scope S_0x27b8060;
t_25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x27b7240_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x27b7950_0, 0, 32;
T_38.494 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x27b7950_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_38.495, 5;
    %load/vec4 v0x27b7a10_0;
    %load/vec4 v0x27b7950_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_38.496, 4;
    %load/vec4 v0x27b7950_0;
    %pad/s 4;
    %store/vec4 v0x27b7240_0, 0, 4;
T_38.496 ;
    %load/vec4 v0x27b7950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27b7950_0, 0, 32;
    %jmp T_38.494;
T_38.495 ;
    %end;
    .scope S_0x27b8770;
t_24 %join;
    %end;
S_0x27b8060 .scope begin, "priEncFn" "priEncFn" 26 451, 26 451 0, S_0x27b8770;
 .timescale 0 0;
v0x27b7950_0 .var/i "i", 31 0;
S_0x27ac890 .scope module, "u_ones_counter" "ones_counter" 26 487, 27 3 0, S_0x27d5680;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_word"
    .port_info 1 /OUTPUT 12 "o_offset"
v0x27b6420_0 .net "i_word", 15 0, L_0x2924900;  1 drivers
v0x27b6500_0 .var "o_offset", 11 0;
E_0x233aa70 .event edge, v0x27b7300_0, v0x27b6500_0, v0x27b6420_0;
S_0x27b6b30 .scope begin, "blk1" "blk1" 27 10, 27 10 0, S_0x27ac890;
 .timescale 0 0;
v0x27b7300_0 .var/i "i", 31 0;
S_0x279cbf0 .scope module, "u_zap_regf" "zap_register_file" 7 883, 28 23 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_clk_2x"
    .port_info 2 /INPUT 1 "i_reset"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_code_stall"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 32 "i_pc_from_alu"
    .port_info 8 /INPUT 1 "i_stall_from_decode"
    .port_info 9 /INPUT 1 "i_stall_from_issue"
    .port_info 10 /INPUT 1 "i_stall_from_shifter"
    .port_info 11 /INPUT 1 "i_clear_from_decode"
    .port_info 12 /INPUT 32 "i_pc_from_decode"
    .port_info 13 /INPUT 6 "i_rd_index_0"
    .port_info 14 /INPUT 6 "i_rd_index_1"
    .port_info 15 /INPUT 6 "i_rd_index_2"
    .port_info 16 /INPUT 6 "i_rd_index_3"
    .port_info 17 /INPUT 1 "i_mem_load_ff"
    .port_info 18 /INPUT 6 "i_wr_index"
    .port_info 19 /INPUT 32 "i_wr_data"
    .port_info 20 /INPUT 32 "i_flags"
    .port_info 21 /INPUT 6 "i_wr_index_1"
    .port_info 22 /INPUT 32 "i_wr_data_1"
    .port_info 23 /INPUT 1 "i_irq"
    .port_info 24 /INPUT 1 "i_fiq"
    .port_info 25 /INPUT 1 "i_instr_abt"
    .port_info 26 /INPUT 1 "i_data_abt"
    .port_info 27 /INPUT 1 "i_swi"
    .port_info 28 /INPUT 1 "i_und"
    .port_info 29 /INPUT 32 "i_pc_buf_ff"
    .port_info 30 /INPUT 1 "i_copro_reg_en"
    .port_info 31 /INPUT 6 "i_copro_reg_wr_index"
    .port_info 32 /INPUT 6 "i_copro_reg_rd_index"
    .port_info 33 /INPUT 32 "i_copro_reg_wr_data"
    .port_info 34 /OUTPUT 32 "o_copro_reg_rd_data_ff"
    .port_info 35 /OUTPUT 32 "o_rd_data_0"
    .port_info 36 /OUTPUT 32 "o_rd_data_1"
    .port_info 37 /OUTPUT 32 "o_rd_data_2"
    .port_info 38 /OUTPUT 32 "o_rd_data_3"
    .port_info 39 /OUTPUT 32 "o_pc"
    .port_info 40 /OUTPUT 32 "o_pc_nxt"
    .port_info 41 /OUTPUT 32 "o_cpsr_nxt"
    .port_info 42 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 43 /OUTPUT 1 "o_fiq_ack"
    .port_info 44 /OUTPUT 1 "o_irq_ack"
    .port_info 45 /OUTPUT 32 "o_hijack_op1"
    .port_info 46 /OUTPUT 32 "o_hijack_op2"
    .port_info 47 /OUTPUT 1 "o_hijack_cin"
    .port_info 48 /OUTPUT 1 "o_hijack"
    .port_info 49 /INPUT 33 "i_hijack_sum"
    .port_info 50 /OUTPUT 1 "o_icache_resample"
P_0x28bb370 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28bb3b0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28bb3f0 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28bb430 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28bb470 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28bb4b0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28bb4f0 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28bb530 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28bb570 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28bb5b0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28bb5f0 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28bb630 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28bb670 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28bb6b0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28bb6f0 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28bb730 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28bb770 .param/l "DABT_VECTOR" 1 28 142, C4<00000000000000000000000000010000>;
P_0x28bb7b0 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28bb7f0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28bb830 .param/l "FIQ_VECTOR" 1 28 144, C4<00000000000000000000000000011100>;
P_0x28bb870 .param/l "FLAG_WDT" 0 28 24, +C4<00000000000000000000000000100000>;
P_0x28bb8b0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28bb8f0 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28bb930 .param/l "IRQ_VECTOR" 1 28 143, C4<00000000000000000000000000011000>;
P_0x28bb970 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28bb9b0 .param/l "PABT_VECTOR" 1 28 141, C4<00000000000000000000000000001100>;
P_0x28bb9f0 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28bba30 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28bba70 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28bbab0 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28bbaf0 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28bbb30 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28bbb70 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28bbbb0 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28bbbf0 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28bbc30 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28bbc70 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28bbcb0 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28bbcf0 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28bbd30 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28bbd70 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28bbdb0 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28bbdf0 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28bbe30 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28bbe70 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28bbeb0 .param/l "PHY_REGS" 0 28 25, +C4<00000000000000000000000000101001>;
P_0x28bbef0 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28bbf30 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28bbf70 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28bbfb0 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28bbff0 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28bc030 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28bc070 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28bc0b0 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28bc0f0 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28bc130 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28bc170 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28bc1b0 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28bc1f0 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28bc230 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28bc270 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28bc2b0 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28bc2f0 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28bc330 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28bc370 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28bc3b0 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28bc3f0 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28bc430 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28bc470 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28bc4b0 .param/l "RST_VECTOR" 1 28 138, C4<00000000000000000000000000000000>;
P_0x28bc4f0 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28bc530 .param/l "SWI_VECTOR" 1 28 140, C4<00000000000000000000000000001000>;
P_0x28bc570 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28bc5b0 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28bc5f0 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28bc630 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28bc670 .param/l "UND" 0 3 8, C4<11011>;
P_0x28bc6b0 .param/l "UND_VECTOR" 1 28 139, C4<00000000000000000000000000000100>;
P_0x28bc6f0 .param/l "USR" 0 3 6, C4<10000>;
P_0x28bc730 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28bc770 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
v0x28c0c50_0 .var "cpsr_ff", 31 0;
v0x28c0cf0_0 .var "cpsr_nxt", 31 0;
v0x28c0d90_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x28c0e30_0 .net "i_clear_from_decode", 0 0, v0x27a1270_0;  alias, 1 drivers
v0x28c0ed0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28c0f70_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x28c1010_0 .net "i_code_stall", 0 0, L_0x2932fe0;  1 drivers
v0x28c10b0_0 .net "i_copro_reg_en", 0 0, v0x2905e60_0;  alias, 1 drivers
v0x28c1150_0 .net "i_copro_reg_rd_index", 5 0, v0x2905f00_0;  alias, 1 drivers
v0x28c11f0_0 .net "i_copro_reg_wr_data", 31 0, v0x29060b0_0;  alias, 1 drivers
v0x28c1290_0 .net "i_copro_reg_wr_index", 5 0, v0x2906150_0;  alias, 1 drivers
v0x28c1330_0 .net "i_data_abt", 0 0, v0x27eb450_0;  alias, 1 drivers
v0x28c13d0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x28c1580_0 .net "i_fiq", 0 0, v0x27ec2a0_0;  alias, 1 drivers
v0x28c1620_0 .net "i_flags", 31 0, v0x27ebab0_0;  alias, 1 drivers
v0x28c16c0_0 .net "i_hijack_sum", 32 0, L_0x2929550;  alias, 1 drivers
v0x28c1760_0 .net "i_instr_abt", 0 0, v0x27ebb50_0;  alias, 1 drivers
v0x28c1910_0 .net "i_irq", 0 0, v0x27eb390_0;  alias, 1 drivers
v0x28c19b0_0 .net "i_mem_load_ff", 0 0, v0x27eac70_0;  alias, 1 drivers
v0x28c1a50_0 .net "i_pc_buf_ff", 31 0, v0x27ea620_0;  alias, 1 drivers
v0x28c1af0_0 .net "i_pc_from_alu", 31 0, v0x2811bd0_0;  alias, 1 drivers
v0x28c1b90_0 .net "i_pc_from_decode", 31 0, v0x279e810_0;  alias, 1 drivers
v0x28c1c30_0 .net "i_rd_index_0", 5 0, v0x2751c00_0;  alias, 1 drivers
v0x28c1cd0_0 .net "i_rd_index_1", 5 0, v0x2751cc0_0;  alias, 1 drivers
v0x28c1d70_0 .net "i_rd_index_2", 5 0, v0x274ff00_0;  alias, 1 drivers
v0x28c1e10_0 .net "i_rd_index_3", 5 0, v0x274ffe0_0;  alias, 1 drivers
v0x28c1eb0_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x28c1f50_0 .net "i_stall_from_decode", 0 0, v0x279e100_0;  alias, 1 drivers
v0x28c1ff0_0 .net "i_stall_from_issue", 0 0, v0x27e5720_0;  alias, 1 drivers
v0x28c2090_0 .net "i_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x28c2130_0 .net "i_swi", 0 0, v0x27e9e30_0;  alias, 1 drivers
v0x28c21d0_0 .net "i_und", 0 0, v0x27e9ef0_0;  alias, 1 drivers
v0x28c2270_0 .net "i_valid", 0 0, v0x27ec9c0_0;  alias, 1 drivers
v0x28c1800_0 .net "i_wr_data", 31 0, v0x27ec8f0_0;  alias, 1 drivers
v0x28c2520_0 .net "i_wr_data_1", 31 0, v0x27ead40_0;  alias, 1 drivers
v0x28c25c0_0 .net "i_wr_index", 5 0, v0x27ec1d0_0;  alias, 1 drivers
v0x28c2660_0 .net "i_wr_index_1", 5 0, v0x27ea550_0;  alias, 1 drivers
v0x28c2700_0 .var/i "irq_addr", 31 0;
v0x28c27a0_0 .var "o_clear_from_writeback", 0 0;
v0x28c2950_0 .var "o_copro_reg_rd_data_ff", 31 0;
v0x28c29f0_0 .var "o_cpsr_nxt", 31 0;
v0x28c2a90_0 .var "o_fiq_ack", 0 0;
v0x28c2b30_0 .var "o_hijack", 0 0;
v0x28c2bd0_0 .var "o_hijack_cin", 0 0;
v0x28c2c70_0 .var "o_hijack_op1", 31 0;
v0x28c2d10_0 .var "o_hijack_op2", 31 0;
v0x28c2db0_0 .var "o_icache_resample", 0 0;
v0x28c2e50_0 .var "o_irq_ack", 0 0;
v0x28c2ef0_0 .var "o_pc", 31 0;
v0x28c2f90_0 .var "o_pc_nxt", 31 0;
v0x28c3030_0 .net "o_rd_data_0", 31 0, v0x28c06e0_0;  alias, 1 drivers
v0x28c30d0_0 .net "o_rd_data_1", 31 0, v0x28c0780_0;  alias, 1 drivers
v0x28c3170_0 .net "o_rd_data_2", 31 0, v0x28c0820_0;  alias, 1 drivers
v0x28c3210_0 .net "o_rd_data_3", 31 0, v0x28c09d0_0;  alias, 1 drivers
v0x28c32b0_0 .var "pc_ff", 31 0;
v0x28c3350_0 .var "pc_nxt", 31 0;
v0x28c33f0_0 .var "wa1", 5 0;
v0x28c3490_0 .var "wa2", 5 0;
v0x28c3530_0 .var "wdata1", 31 0;
v0x28c35d0_0 .var "wdata2", 31 0;
v0x28c3670_0 .var "wen", 0 0;
E_0x2264ea0/0 .event edge, v0x28c32b0_0, v0x28c0c50_0, v0x28c3350_0, v0x26b6270_0;
E_0x2264ea0/1 .event edge, v0x285f4e0_0, v0x2811bd0_0, v0x27cb070_0, v0x27cb110_0;
E_0x2264ea0/2 .event edge, v0x27b68f0_0, v0x279e810_0, v0x27b4640_0, v0x28c1010_0;
E_0x2264ea0/3 .event edge, v0x27eb450_0, v0x27ec2a0_0, v0x27eb390_0, v0x27ebb50_0;
E_0x2264ea0/4 .event edge, v0x27e9e30_0, v0x27e9ef0_0, v0x27ea620_0, v0x2802160_0;
E_0x2264ea0/5 .event edge, v0x2798a20_0, v0x2797e40_0, v0x28c10b0_0, v0x28c1290_0;
E_0x2264ea0/6 .event edge, v0x28c11f0_0, v0x27951a0_0, v0x2795240_0, v0x27983b0_0;
E_0x2264ea0/7 .event edge, v0x2798310_0, v0x2798ac0_0, v0x27ebab0_0;
E_0x2264ea0 .event/or E_0x2264ea0/0, E_0x2264ea0/1, E_0x2264ea0/2, E_0x2264ea0/3, E_0x2264ea0/4, E_0x2264ea0/5, E_0x2264ea0/6, E_0x2264ea0/7;
E_0x2263b00 .event edge, v0x28c32b0_0, v0x28c3350_0, v0x28c0cf0_0;
L_0x2932f10 .functor MUXZ 6, v0x2751c00_0, v0x2905f00_0, v0x2905e60_0, C4<>;
S_0x279bdd0 .scope begin, "blk1" "blk1" 28 188, 28 188 0, S_0x279cbf0;
 .timescale 0 0;
S_0x27953e0 .scope module, "u_bram_wrapper" "bram_wrapper" 28 158, 29 8 0, S_0x279cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_clk_2x"
    .port_info 2 /INPUT 1 "i_reset"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 6 "i_wr_addr_a"
    .port_info 5 /INPUT 6 "i_wr_addr_b"
    .port_info 6 /INPUT 32 "i_wr_data_a"
    .port_info 7 /INPUT 32 "i_wr_data_b"
    .port_info 8 /INPUT 6 "i_rd_addr_a"
    .port_info 9 /INPUT 6 "i_rd_addr_b"
    .port_info 10 /INPUT 6 "i_rd_addr_c"
    .port_info 11 /INPUT 6 "i_rd_addr_d"
    .port_info 12 /OUTPUT 32 "o_rd_data_a"
    .port_info 13 /OUTPUT 32 "o_rd_data_b"
    .port_info 14 /OUTPUT 32 "o_rd_data_c"
    .port_info 15 /OUTPUT 32 "o_rd_data_d"
P_0x219f2c0 .param/l "READ_PH" 1 29 34, C4<0>;
P_0x219f300 .param/l "WRITE_PH" 1 29 35, C4<1>;
v0x28bfe20 .array "addr_a", 0 3, 5 0;
v0x28bfec0 .array "addr_b", 0 3, 5 0;
v0x28bff60_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28c0000_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x28c00a0_0 .net "i_rd_addr_a", 5 0, L_0x2932f10;  1 drivers
v0x28c0140_0 .net "i_rd_addr_b", 5 0, v0x2751cc0_0;  alias, 1 drivers
v0x28c01e0_0 .net "i_rd_addr_c", 5 0, v0x274ff00_0;  alias, 1 drivers
v0x28c0280_0 .net "i_rd_addr_d", 5 0, v0x274ffe0_0;  alias, 1 drivers
v0x28c0320_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x28c03c0_0 .net "i_wen", 0 0, v0x28c3670_0;  1 drivers
v0x28c0460_0 .net "i_wr_addr_a", 5 0, v0x28c33f0_0;  1 drivers
v0x28c0500_0 .net "i_wr_addr_b", 5 0, v0x28c3490_0;  1 drivers
v0x28c05a0_0 .net "i_wr_data_a", 31 0, v0x28c3530_0;  1 drivers
v0x28c0640_0 .net "i_wr_data_b", 31 0, v0x28c35d0_0;  1 drivers
v0x28c06e0_0 .var "o_rd_data_a", 31 0;
v0x28c0780_0 .var "o_rd_data_b", 31 0;
v0x28c0820_0 .var "o_rd_data_c", 31 0;
v0x28c09d0_0 .var "o_rd_data_d", 31 0;
v0x28c0a70_0 .var "phase", 0 0;
v0x28c0b10 .array "rd_data", 0 3;
v0x28c0b10_0 .net v0x28c0b10 0, 31 0, v0x2797020_0; 1 drivers
v0x28c0b10_1 .net v0x28c0b10 1, 31 0, v0x27724c0_0; 1 drivers
v0x28c0b10_2 .net v0x28c0b10 2, 31 0, v0x22e8460_0; 1 drivers
v0x28c0b10_3 .net v0x28c0b10 3, 31 0, v0x28bdc20_0; 1 drivers
v0x28c0bb0_0 .var "wen", 0 0;
E_0x224ebe0/0 .event edge, v0x28bfd80_0, v0x28c0a70_0, v0x28c00a0_0, v0x2751cc0_0;
E_0x224ebe0/1 .event edge, v0x274ff00_0, v0x274ffe0_0, v0x28c03c0_0, v0x28c0460_0;
E_0x224ebe0/2 .event edge, v0x28c0500_0;
E_0x224ebe0 .event/or E_0x224ebe0/0, E_0x224ebe0/1, E_0x224ebe0/2;
E_0x2264fc0 .event edge, v0x2797020_0, v0x27724c0_0, v0x22e8460_0, v0x28bdc20_0;
S_0x279afb0 .scope generate, "BLK[0]" "BLK[0]" 29 80, 29 80 0, S_0x27953e0;
 .timescale 0 0;
P_0x21cd830 .param/l "gi" 0 29 80, +C4<00>;
S_0x279a8a0 .scope module, "R1" "block_ram" 29 81, 30 8 0, S_0x279afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x279a190 .param/l "ADDR_WDT" 0 30 10, +C4<00000000000000000000000000000110>;
P_0x279a1d0 .param/l "DATA_WDT" 0 30 9, +C4<00000000000000000000000000100000>;
P_0x279a210 .param/l "DEPTH" 0 30 11, +C4<00000000000000000000000001000000>;
v0x2797810_0 .array/port v0x2797810, 0;
L_0x2929de0 .functor BUFZ 32, v0x2797810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_1 .array/port v0x2797810, 1;
L_0x2929e50 .functor BUFZ 32, v0x2797810_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_2 .array/port v0x2797810, 2;
L_0x2929ec0 .functor BUFZ 32, v0x2797810_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_3 .array/port v0x2797810, 3;
L_0x2929f60 .functor BUFZ 32, v0x2797810_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_4 .array/port v0x2797810, 4;
L_0x292a060 .functor BUFZ 32, v0x2797810_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_5 .array/port v0x2797810, 5;
L_0x292a100 .functor BUFZ 32, v0x2797810_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_6 .array/port v0x2797810, 6;
L_0x292a210 .functor BUFZ 32, v0x2797810_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_7 .array/port v0x2797810, 7;
L_0x292a280 .functor BUFZ 32, v0x2797810_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_8 .array/port v0x2797810, 8;
L_0x292a350 .functor BUFZ 32, v0x2797810_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_9 .array/port v0x2797810, 9;
L_0x292a420 .functor BUFZ 32, v0x2797810_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_10 .array/port v0x2797810, 10;
L_0x292a4f0 .functor BUFZ 32, v0x2797810_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_11 .array/port v0x2797810, 11;
L_0x292a590 .functor BUFZ 32, v0x2797810_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_12 .array/port v0x2797810, 12;
L_0x292a6d0 .functor BUFZ 32, v0x2797810_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_13 .array/port v0x2797810, 13;
L_0x292a7a0 .functor BUFZ 32, v0x2797810_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_14 .array/port v0x2797810, 14;
L_0x292a660 .functor BUFZ 32, v0x2797810_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_15 .array/port v0x2797810, 15;
L_0x292a8a0 .functor BUFZ 32, v0x2797810_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_16 .array/port v0x2797810, 16;
L_0x292aa00 .functor BUFZ 32, v0x2797810_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_17 .array/port v0x2797810, 17;
L_0x292aad0 .functor BUFZ 32, v0x2797810_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_18 .array/port v0x2797810, 18;
L_0x292a970 .functor BUFZ 32, v0x2797810_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_19 .array/port v0x2797810, 19;
L_0x292ac70 .functor BUFZ 32, v0x2797810_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_20 .array/port v0x2797810, 20;
L_0x292aba0 .functor BUFZ 32, v0x2797810_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_21 .array/port v0x2797810, 21;
L_0x292ae20 .functor BUFZ 32, v0x2797810_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_22 .array/port v0x2797810, 22;
L_0x292ad40 .functor BUFZ 32, v0x2797810_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_23 .array/port v0x2797810, 23;
L_0x292afe0 .functor BUFZ 32, v0x2797810_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_24 .array/port v0x2797810, 24;
L_0x292aef0 .functor BUFZ 32, v0x2797810_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_25 .array/port v0x2797810, 25;
L_0x292b1b0 .functor BUFZ 32, v0x2797810_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_26 .array/port v0x2797810, 26;
L_0x292b0b0 .functor BUFZ 32, v0x2797810_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_27 .array/port v0x2797810, 27;
L_0x292b330 .functor BUFZ 32, v0x2797810_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_28 .array/port v0x2797810, 28;
L_0x292b250 .functor BUFZ 32, v0x2797810_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_29 .array/port v0x2797810, 29;
L_0x292b4f0 .functor BUFZ 32, v0x2797810_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_30 .array/port v0x2797810, 30;
L_0x292b400 .functor BUFZ 32, v0x2797810_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_31 .array/port v0x2797810, 31;
L_0x292b6c0 .functor BUFZ 32, v0x2797810_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_32 .array/port v0x2797810, 32;
L_0x292b5c0 .functor BUFZ 32, v0x2797810_32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_33 .array/port v0x2797810, 33;
L_0x292b8a0 .functor BUFZ 32, v0x2797810_33, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_34 .array/port v0x2797810, 34;
L_0x292b790 .functor BUFZ 32, v0x2797810_34, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_35 .array/port v0x2797810, 35;
L_0x292ba30 .functor BUFZ 32, v0x2797810_35, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_36 .array/port v0x2797810, 36;
L_0x292b910 .functor BUFZ 32, v0x2797810_36, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_37 .array/port v0x2797810, 37;
L_0x292bc00 .functor BUFZ 32, v0x2797810_37, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_38 .array/port v0x2797810, 38;
L_0x292bad0 .functor BUFZ 32, v0x2797810_38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_39 .array/port v0x2797810, 39;
L_0x292bde0 .functor BUFZ 32, v0x2797810_39, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_40 .array/port v0x2797810, 40;
L_0x292bca0 .functor BUFZ 32, v0x2797810_40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_41 .array/port v0x2797810, 41;
L_0x292bd70 .functor BUFZ 32, v0x2797810_41, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_42 .array/port v0x2797810, 42;
L_0x292be50 .functor BUFZ 32, v0x2797810_42, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_43 .array/port v0x2797810, 43;
L_0x292bf20 .functor BUFZ 32, v0x2797810_43, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_44 .array/port v0x2797810, 44;
L_0x292c000 .functor BUFZ 32, v0x2797810_44, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2797810_45 .array/port v0x2797810, 45;
L_0x292c0d0 .functor BUFZ 32, v0x2797810_45, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bfe20_0 .array/port v0x28bfe20, 0;
v0x2798c60_0 .net "i_addr_a", 5 0, v0x28bfe20_0;  1 drivers
v0x28bfec0_0 .array/port v0x28bfec0, 0;
v0x2798d60_0 .net "i_addr_b", 5 0, v0x28bfec0_0;  1 drivers
v0x2798550_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x2798620_0 .net "i_wen", 0 0, v0x28c0bb0_0;  1 drivers
v0x2797e40_0 .net "i_wr_data_a", 31 0, v0x28c3530_0;  alias, 1 drivers
v0x2797730_0 .net "i_wr_data_b", 31 0, v0x28c35d0_0;  alias, 1 drivers
v0x2797810 .array "mem", 0 63, 31 0;
v0x2797020_0 .var "o_rd_data_a", 31 0;
v0x2797100_0 .net "r0", 31 0, L_0x2929de0;  1 drivers
v0x2796910_0 .net "r1", 31 0, L_0x2929e50;  1 drivers
v0x27969f0_0 .net "r10", 31 0, L_0x292a4f0;  1 drivers
v0x27a8b60_0 .net "r11", 31 0, L_0x292a590;  1 drivers
v0x27a8c40_0 .net "r12", 31 0, L_0x292a6d0;  1 drivers
v0x27a8440_0 .net "r13", 31 0, L_0x292a7a0;  1 drivers
v0x27a8520_0 .net "r14", 31 0, L_0x292a660;  1 drivers
v0x27a7d20_0 .net "r15", 31 0, L_0x292a8a0;  1 drivers
v0x27a7e00_0 .net "r16", 31 0, L_0x292aa00;  1 drivers
v0x27a6ee0_0 .net "r17", 31 0, L_0x292aad0;  1 drivers
v0x27a6fc0_0 .net "r18", 31 0, L_0x292a970;  1 drivers
v0x27a67c0_0 .net "r19", 31 0, L_0x292ac70;  1 drivers
v0x27a68a0_0 .net "r2", 31 0, L_0x2929ec0;  1 drivers
v0x27a60a0_0 .net "r20", 31 0, L_0x292aba0;  1 drivers
v0x27a6180_0 .net "r21", 31 0, L_0x292ae20;  1 drivers
v0x27a5980_0 .net "r22", 31 0, L_0x292ad40;  1 drivers
v0x27a5a60_0 .net "r23", 31 0, L_0x292afe0;  1 drivers
v0x27a5260_0 .net "r24", 31 0, L_0x292aef0;  1 drivers
v0x27a5340_0 .net "r25", 31 0, L_0x292b1b0;  1 drivers
v0x27a4b40_0 .net "r26", 31 0, L_0x292b0b0;  1 drivers
v0x27a4c20_0 .net "r27", 31 0, L_0x292b330;  1 drivers
v0x2796200_0 .net "r28", 31 0, L_0x292b250;  1 drivers
v0x27962e0_0 .net "r29", 31 0, L_0x292b4f0;  1 drivers
v0x27a4420_0 .net "r3", 31 0, L_0x2929f60;  1 drivers
v0x27a4500_0 .net "r30", 31 0, L_0x292b400;  1 drivers
v0x27a3d00_0 .net "r31", 31 0, L_0x292b6c0;  1 drivers
v0x27a3de0_0 .net "r32", 31 0, L_0x292b5c0;  1 drivers
v0x27a35e0_0 .net "r33", 31 0, L_0x292b8a0;  1 drivers
v0x27a36c0_0 .net "r34", 31 0, L_0x292b790;  1 drivers
v0x26d6ba0_0 .net "r35", 31 0, L_0x292ba30;  1 drivers
v0x26d6c80_0 .net "r36", 31 0, L_0x292b910;  1 drivers
v0x26d8800_0 .net "r37", 31 0, L_0x292bc00;  1 drivers
v0x26d88e0_0 .net "r38", 31 0, L_0x292bad0;  1 drivers
v0x26d8550_0 .net "r39", 31 0, L_0x292bde0;  1 drivers
v0x26d8630_0 .net "r4", 31 0, L_0x292a060;  1 drivers
v0x26d81d0_0 .net "r40", 31 0, L_0x292bca0;  1 drivers
v0x26d82b0_0 .net "r41", 31 0, L_0x292bd70;  1 drivers
v0x26d7110_0 .net "r42", 31 0, L_0x292be50;  1 drivers
v0x26d71f0_0 .net "r43", 31 0, L_0x292bf20;  1 drivers
v0x26c5bd0_0 .net "r44", 31 0, L_0x292c000;  1 drivers
v0x26c5cb0_0 .net "r45", 31 0, L_0x292c0d0;  1 drivers
v0x26e17d0_0 .net "r5", 31 0, L_0x292a100;  1 drivers
v0x26e18b0_0 .net "r6", 31 0, L_0x292a210;  1 drivers
v0x26e12f0_0 .net "r7", 31 0, L_0x292a280;  1 drivers
v0x26e13d0_0 .net "r8", 31 0, L_0x292a350;  1 drivers
v0x26e0eb0_0 .net "r9", 31 0, L_0x292a420;  1 drivers
E_0x22667b0 .event posedge, v0x2798550_0;
S_0x2799370 .scope begin, "blk1" "blk1" 30 79, 30 79 0, S_0x279a8a0;
 .timescale 0 0;
v0x2799b50_0 .var/i "i", 31 0;
S_0x26e0a70 .scope generate, "BLK[1]" "BLK[1]" 29 80, 29 80 0, S_0x27953e0;
 .timescale 0 0;
P_0x21d08a0 .param/l "gi" 0 29 80, +C4<01>;
S_0x26e5260 .scope module, "R1" "block_ram" 29 81, 30 8 0, S_0x26e0a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x26e2200 .param/l "ADDR_WDT" 0 30 10, +C4<00000000000000000000000000000110>;
P_0x26e2240 .param/l "DATA_WDT" 0 30 9, +C4<00000000000000000000000000100000>;
P_0x26e2280 .param/l "DEPTH" 0 30 11, +C4<00000000000000000000000001000000>;
v0x2772420_0 .array/port v0x2772420, 0;
L_0x292c1c0 .functor BUFZ 32, v0x2772420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_1 .array/port v0x2772420, 1;
L_0x292c290 .functor BUFZ 32, v0x2772420_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_2 .array/port v0x2772420, 2;
L_0x292c540 .functor BUFZ 32, v0x2772420_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_3 .array/port v0x2772420, 3;
L_0x292c610 .functor BUFZ 32, v0x2772420_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_4 .array/port v0x2772420, 4;
L_0x292c710 .functor BUFZ 32, v0x2772420_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_5 .array/port v0x2772420, 5;
L_0x292c7e0 .functor BUFZ 32, v0x2772420_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_6 .array/port v0x2772420, 6;
L_0x292c880 .functor BUFZ 32, v0x2772420_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_7 .array/port v0x2772420, 7;
L_0x292c920 .functor BUFZ 32, v0x2772420_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_8 .array/port v0x2772420, 8;
L_0x292c9c0 .functor BUFZ 32, v0x2772420_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_9 .array/port v0x2772420, 9;
L_0x292ca90 .functor BUFZ 32, v0x2772420_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_10 .array/port v0x2772420, 10;
L_0x292cb60 .functor BUFZ 32, v0x2772420_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_11 .array/port v0x2772420, 11;
L_0x292cc30 .functor BUFZ 32, v0x2772420_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_12 .array/port v0x2772420, 12;
L_0x292cd70 .functor BUFZ 32, v0x2772420_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_13 .array/port v0x2772420, 13;
L_0x292ce40 .functor BUFZ 32, v0x2772420_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_14 .array/port v0x2772420, 14;
L_0x292cd00 .functor BUFZ 32, v0x2772420_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_15 .array/port v0x2772420, 15;
L_0x292cf40 .functor BUFZ 32, v0x2772420_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_16 .array/port v0x2772420, 16;
L_0x292d0a0 .functor BUFZ 32, v0x2772420_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_17 .array/port v0x2772420, 17;
L_0x292d170 .functor BUFZ 32, v0x2772420_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_18 .array/port v0x2772420, 18;
L_0x292d010 .functor BUFZ 32, v0x2772420_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_19 .array/port v0x2772420, 19;
L_0x292d310 .functor BUFZ 32, v0x2772420_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_20 .array/port v0x2772420, 20;
L_0x292d240 .functor BUFZ 32, v0x2772420_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_21 .array/port v0x2772420, 21;
L_0x292d490 .functor BUFZ 32, v0x2772420_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_22 .array/port v0x2772420, 22;
L_0x292d3e0 .functor BUFZ 32, v0x2772420_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_23 .array/port v0x2772420, 23;
L_0x292d620 .functor BUFZ 32, v0x2772420_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_24 .array/port v0x2772420, 24;
L_0x292d530 .functor BUFZ 32, v0x2772420_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_25 .array/port v0x2772420, 25;
L_0x292d7c0 .functor BUFZ 32, v0x2772420_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_26 .array/port v0x2772420, 26;
L_0x292d6f0 .functor BUFZ 32, v0x2772420_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_27 .array/port v0x2772420, 27;
L_0x292d970 .functor BUFZ 32, v0x2772420_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_28 .array/port v0x2772420, 28;
L_0x292d890 .functor BUFZ 32, v0x2772420_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_29 .array/port v0x2772420, 29;
L_0x292db30 .functor BUFZ 32, v0x2772420_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_30 .array/port v0x2772420, 30;
L_0x292da40 .functor BUFZ 32, v0x2772420_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_31 .array/port v0x2772420, 31;
L_0x292dca0 .functor BUFZ 32, v0x2772420_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_32 .array/port v0x2772420, 32;
L_0x292dba0 .functor BUFZ 32, v0x2772420_32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_33 .array/port v0x2772420, 33;
L_0x292de50 .functor BUFZ 32, v0x2772420_33, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_34 .array/port v0x2772420, 34;
L_0x292dd40 .functor BUFZ 32, v0x2772420_34, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_35 .array/port v0x2772420, 35;
L_0x292dde0 .functor BUFZ 32, v0x2772420_35, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_36 .array/port v0x2772420, 36;
L_0x292dec0 .functor BUFZ 32, v0x2772420_36, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_37 .array/port v0x2772420, 37;
L_0x292df60 .functor BUFZ 32, v0x2772420_37, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_38 .array/port v0x2772420, 38;
L_0x292e010 .functor BUFZ 32, v0x2772420_38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_39 .array/port v0x2772420, 39;
L_0x292e2b0 .functor BUFZ 32, v0x2772420_39, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_40 .array/port v0x2772420, 40;
L_0x292e170 .functor BUFZ 32, v0x2772420_40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_41 .array/port v0x2772420, 41;
L_0x292e1e0 .functor BUFZ 32, v0x2772420_41, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_42 .array/port v0x2772420, 42;
L_0x292e480 .functor BUFZ 32, v0x2772420_42, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_43 .array/port v0x2772420, 43;
L_0x292e4f0 .functor BUFZ 32, v0x2772420_43, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_44 .array/port v0x2772420, 44;
L_0x292e320 .functor BUFZ 32, v0x2772420_44, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2772420_45 .array/port v0x2772420, 45;
L_0x292e390 .functor BUFZ 32, v0x2772420_45, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bfe20_1 .array/port v0x28bfe20, 1;
v0x2700860_0 .net "i_addr_a", 5 0, v0x28bfe20_1;  1 drivers
v0x28bfec0_1 .array/port v0x28bfec0, 1;
v0x2700960_0 .net "i_addr_b", 5 0, v0x28bfec0_1;  1 drivers
v0x27004a0_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x27005a0_0 .net "i_wen", 0 0, v0x28c0bb0_0;  alias, 1 drivers
v0x27728f0_0 .net "i_wr_data_a", 31 0, v0x28c3530_0;  alias, 1 drivers
v0x27729e0_0 .net "i_wr_data_b", 31 0, v0x28c35d0_0;  alias, 1 drivers
v0x2772420 .array "mem", 0 63, 31 0;
v0x27724c0_0 .var "o_rd_data_a", 31 0;
v0x2771ff0_0 .net "r0", 31 0, L_0x292c1c0;  1 drivers
v0x27720b0_0 .net "r1", 31 0, L_0x292c290;  1 drivers
v0x27dd120_0 .net "r10", 31 0, L_0x292cb60;  1 drivers
v0x27dd200_0 .net "r11", 31 0, L_0x292cc30;  1 drivers
v0x27b2490_0 .net "r12", 31 0, L_0x292cd70;  1 drivers
v0x27b2570_0 .net "r13", 31 0, L_0x292ce40;  1 drivers
v0x27bc740_0 .net "r14", 31 0, L_0x292cd00;  1 drivers
v0x27bc820_0 .net "r15", 31 0, L_0x292cf40;  1 drivers
v0x27a7600_0 .net "r16", 31 0, L_0x292d0a0;  1 drivers
v0x260d6b0_0 .net "r17", 31 0, L_0x292d170;  1 drivers
v0x27a76a0_0 .net "r18", 31 0, L_0x292d010;  1 drivers
v0x227dff0_0 .net "r19", 31 0, L_0x292d310;  1 drivers
v0x227e0d0_0 .net "r2", 31 0, L_0x292c540;  1 drivers
v0x2199dd0_0 .net "r20", 31 0, L_0x292d240;  1 drivers
v0x2199e90_0 .net "r21", 31 0, L_0x292d490;  1 drivers
v0x219ee70_0 .net "r22", 31 0, L_0x292d3e0;  1 drivers
v0x219ef50_0 .net "r23", 31 0, L_0x292d620;  1 drivers
v0x224e970_0 .net "r24", 31 0, L_0x292d530;  1 drivers
v0x224ea50_0 .net "r25", 31 0, L_0x292d7c0;  1 drivers
v0x26e2c30_0 .net "r26", 31 0, L_0x292d6f0;  1 drivers
v0x26e2d10_0 .net "r27", 31 0, L_0x292d970;  1 drivers
v0x28a79c0_0 .net "r28", 31 0, L_0x292d890;  1 drivers
v0x28a7aa0_0 .net "r29", 31 0, L_0x292db30;  1 drivers
v0x285eef0_0 .net "r3", 31 0, L_0x292c610;  1 drivers
v0x285efd0_0 .net "r30", 31 0, L_0x292da40;  1 drivers
v0x260d5a0_0 .net "r31", 31 0, L_0x292dca0;  1 drivers
v0x22a0600_0 .net "r32", 31 0, L_0x292dba0;  1 drivers
v0x22a06e0_0 .net "r33", 31 0, L_0x292de50;  1 drivers
v0x25da390_0 .net "r34", 31 0, L_0x292dd40;  1 drivers
v0x25da470_0 .net "r35", 31 0, L_0x292dde0;  1 drivers
v0x25f9230_0 .net "r36", 31 0, L_0x292dec0;  1 drivers
v0x25f9310_0 .net "r37", 31 0, L_0x292df60;  1 drivers
v0x2708780_0 .net "r38", 31 0, L_0x292e010;  1 drivers
v0x2708860_0 .net "r39", 31 0, L_0x292e2b0;  1 drivers
v0x2706370_0 .net "r4", 31 0, L_0x292c710;  1 drivers
v0x2706450_0 .net "r40", 31 0, L_0x292e170;  1 drivers
v0x2703f60_0 .net "r41", 31 0, L_0x292e1e0;  1 drivers
v0x2704040_0 .net "r42", 31 0, L_0x292e480;  1 drivers
v0x2771d70_0 .net "r43", 31 0, L_0x292e4f0;  1 drivers
v0x2771e50_0 .net "r44", 31 0, L_0x292e320;  1 drivers
v0x2802320_0 .net "r45", 31 0, L_0x292e390;  1 drivers
v0x2802400_0 .net "r5", 31 0, L_0x292c7e0;  1 drivers
v0x2219d50_0 .net "r6", 31 0, L_0x292c880;  1 drivers
v0x2219e30_0 .net "r7", 31 0, L_0x292c920;  1 drivers
v0x26e3910_0 .net "r8", 31 0, L_0x292c9c0;  1 drivers
v0x26e39f0_0 .net "r9", 31 0, L_0x292ca90;  1 drivers
S_0x2700c20 .scope begin, "blk1" "blk1" 30 79, 30 79 0, S_0x26e5260;
 .timescale 0 0;
v0x26e06e0_0 .var/i "i", 31 0;
S_0x26e2710 .scope generate, "BLK[2]" "BLK[2]" 29 80, 29 80 0, S_0x27953e0;
 .timescale 0 0;
P_0x275e660 .param/l "gi" 0 29 80, +C4<010>;
S_0x26e1ce0 .scope module, "R1" "block_ram" 29 81, 30 8 0, S_0x26e2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x248f3a0 .param/l "ADDR_WDT" 0 30 10, +C4<00000000000000000000000000000110>;
P_0x248f3e0 .param/l "DATA_WDT" 0 30 9, +C4<00000000000000000000000000100000>;
P_0x248f420 .param/l "DEPTH" 0 30 11, +C4<00000000000000000000000001000000>;
v0x22e83a0_0 .array/port v0x22e83a0, 0;
L_0x292e740 .functor BUFZ 32, v0x22e83a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_1 .array/port v0x22e83a0, 1;
L_0x292e810 .functor BUFZ 32, v0x22e83a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_2 .array/port v0x22e83a0, 2;
L_0x292e8e0 .functor BUFZ 32, v0x22e83a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_3 .array/port v0x22e83a0, 3;
L_0x292e9b0 .functor BUFZ 32, v0x22e83a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_4 .array/port v0x22e83a0, 4;
L_0x292eab0 .functor BUFZ 32, v0x22e83a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_5 .array/port v0x22e83a0, 5;
L_0x292eb80 .functor BUFZ 32, v0x22e83a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_6 .array/port v0x22e83a0, 6;
L_0x292ec50 .functor BUFZ 32, v0x22e83a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_7 .array/port v0x22e83a0, 7;
L_0x292ecf0 .functor BUFZ 32, v0x22e83a0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_8 .array/port v0x22e83a0, 8;
L_0x292edc0 .functor BUFZ 32, v0x22e83a0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_9 .array/port v0x22e83a0, 9;
L_0x292ee90 .functor BUFZ 32, v0x22e83a0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_10 .array/port v0x22e83a0, 10;
L_0x292ef60 .functor BUFZ 32, v0x22e83a0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_11 .array/port v0x22e83a0, 11;
L_0x292f030 .functor BUFZ 32, v0x22e83a0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_12 .array/port v0x22e83a0, 12;
L_0x292f170 .functor BUFZ 32, v0x22e83a0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_13 .array/port v0x22e83a0, 13;
L_0x292f240 .functor BUFZ 32, v0x22e83a0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_14 .array/port v0x22e83a0, 14;
L_0x292f100 .functor BUFZ 32, v0x22e83a0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_15 .array/port v0x22e83a0, 15;
L_0x292f310 .functor BUFZ 32, v0x22e83a0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_16 .array/port v0x22e83a0, 16;
L_0x292f470 .functor BUFZ 32, v0x22e83a0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_17 .array/port v0x22e83a0, 17;
L_0x292f540 .functor BUFZ 32, v0x22e83a0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_18 .array/port v0x22e83a0, 18;
L_0x292f3e0 .functor BUFZ 32, v0x22e83a0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_19 .array/port v0x22e83a0, 19;
L_0x292f710 .functor BUFZ 32, v0x22e83a0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_20 .array/port v0x22e83a0, 20;
L_0x292f610 .functor BUFZ 32, v0x22e83a0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_21 .array/port v0x22e83a0, 21;
L_0x292f8c0 .functor BUFZ 32, v0x22e83a0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_22 .array/port v0x22e83a0, 22;
L_0x292f7e0 .functor BUFZ 32, v0x22e83a0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_23 .array/port v0x22e83a0, 23;
L_0x292fa50 .functor BUFZ 32, v0x22e83a0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_24 .array/port v0x22e83a0, 24;
L_0x292f990 .functor BUFZ 32, v0x22e83a0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_25 .array/port v0x22e83a0, 25;
L_0x292fc20 .functor BUFZ 32, v0x22e83a0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_26 .array/port v0x22e83a0, 26;
L_0x292fb20 .functor BUFZ 32, v0x22e83a0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_27 .array/port v0x22e83a0, 27;
L_0x292fdd0 .functor BUFZ 32, v0x22e83a0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_28 .array/port v0x22e83a0, 28;
L_0x292fcf0 .functor BUFZ 32, v0x22e83a0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_29 .array/port v0x22e83a0, 29;
L_0x292ff60 .functor BUFZ 32, v0x22e83a0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_30 .array/port v0x22e83a0, 30;
L_0x292fe70 .functor BUFZ 32, v0x22e83a0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_31 .array/port v0x22e83a0, 31;
L_0x2930130 .functor BUFZ 32, v0x22e83a0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_32 .array/port v0x22e83a0, 32;
L_0x2930030 .functor BUFZ 32, v0x22e83a0_32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_33 .array/port v0x22e83a0, 33;
L_0x29302e0 .functor BUFZ 32, v0x22e83a0_33, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_34 .array/port v0x22e83a0, 34;
L_0x29301d0 .functor BUFZ 32, v0x22e83a0_34, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_35 .array/port v0x22e83a0, 35;
L_0x2930270 .functor BUFZ 32, v0x22e83a0_35, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_36 .array/port v0x22e83a0, 36;
L_0x2930380 .functor BUFZ 32, v0x22e83a0_36, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_37 .array/port v0x22e83a0, 37;
L_0x2930630 .functor BUFZ 32, v0x22e83a0_37, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_38 .array/port v0x22e83a0, 38;
L_0x2930500 .functor BUFZ 32, v0x22e83a0_38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_39 .array/port v0x22e83a0, 39;
L_0x29305a0 .functor BUFZ 32, v0x22e83a0_39, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_40 .array/port v0x22e83a0, 40;
L_0x29306d0 .functor BUFZ 32, v0x22e83a0_40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_41 .array/port v0x22e83a0, 41;
L_0x29307a0 .functor BUFZ 32, v0x22e83a0_41, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_42 .array/port v0x22e83a0, 42;
L_0x2930870 .functor BUFZ 32, v0x22e83a0_42, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_43 .array/port v0x22e83a0, 43;
L_0x2930910 .functor BUFZ 32, v0x22e83a0_43, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_44 .array/port v0x22e83a0, 44;
L_0x2930a20 .functor BUFZ 32, v0x22e83a0_44, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22e83a0_45 .array/port v0x22e83a0, 45;
L_0x2930af0 .functor BUFZ 32, v0x22e83a0_45, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bfe20_2 .array/port v0x28bfe20, 2;
v0x2275720_0 .net "i_addr_a", 5 0, v0x28bfe20_2;  1 drivers
v0x28bfec0_2 .array/port v0x28bfec0, 2;
v0x2275820_0 .net "i_addr_b", 5 0, v0x28bfec0_2;  1 drivers
v0x2275900_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x2275a20_0 .net "i_wen", 0 0, v0x28c0bb0_0;  alias, 1 drivers
v0x22e8170_0 .net "i_wr_data_a", 31 0, v0x28c3530_0;  alias, 1 drivers
v0x22e82b0_0 .net "i_wr_data_b", 31 0, v0x28c35d0_0;  alias, 1 drivers
v0x22e83a0 .array "mem", 0 63, 31 0;
v0x22e8460_0 .var "o_rd_data_a", 31 0;
v0x22f5800_0 .net "r0", 31 0, L_0x292e740;  1 drivers
v0x22f58e0_0 .net "r1", 31 0, L_0x292e810;  1 drivers
v0x22f59c0_0 .net "r10", 31 0, L_0x292ef60;  1 drivers
v0x22f5aa0_0 .net "r11", 31 0, L_0x292f030;  1 drivers
v0x24ec830_0 .net "r12", 31 0, L_0x292f170;  1 drivers
v0x24ec910_0 .net "r13", 31 0, L_0x292f240;  1 drivers
v0x24ec9f0_0 .net "r14", 31 0, L_0x292f100;  1 drivers
v0x24ecad0_0 .net "r15", 31 0, L_0x292f310;  1 drivers
v0x2330550_0 .net "r16", 31 0, L_0x292f470;  1 drivers
v0x2330700_0 .net "r17", 31 0, L_0x292f540;  1 drivers
v0x23307c0_0 .net "r18", 31 0, L_0x292f3e0;  1 drivers
v0x24ab480_0 .net "r19", 31 0, L_0x292f710;  1 drivers
v0x24ab560_0 .net "r2", 31 0, L_0x292e8e0;  1 drivers
v0x24ab640_0 .net "r20", 31 0, L_0x292f610;  1 drivers
v0x24ab720_0 .net "r21", 31 0, L_0x292f8c0;  1 drivers
v0x23e7b60_0 .net "r22", 31 0, L_0x292f7e0;  1 drivers
v0x23e7c40_0 .net "r23", 31 0, L_0x292fa50;  1 drivers
v0x23e7d20_0 .net "r24", 31 0, L_0x292f990;  1 drivers
v0x23e7e00_0 .net "r25", 31 0, L_0x292fc20;  1 drivers
v0x240dd90_0 .net "r26", 31 0, L_0x292fb20;  1 drivers
v0x240de70_0 .net "r27", 31 0, L_0x292fdd0;  1 drivers
v0x240df50_0 .net "r28", 31 0, L_0x292fcf0;  1 drivers
v0x240e030_0 .net "r29", 31 0, L_0x292ff60;  1 drivers
v0x2484970_0 .net "r3", 31 0, L_0x292e9b0;  1 drivers
v0x2484a50_0 .net "r30", 31 0, L_0x292fe70;  1 drivers
v0x23305f0_0 .net "r31", 31 0, L_0x2930130;  1 drivers
v0x24c0330_0 .net "r32", 31 0, L_0x2930030;  1 drivers
v0x24c0410_0 .net "r33", 31 0, L_0x29302e0;  1 drivers
v0x24c04f0_0 .net "r34", 31 0, L_0x29301d0;  1 drivers
v0x24c05d0_0 .net "r35", 31 0, L_0x2930270;  1 drivers
v0x24f2ba0_0 .net "r36", 31 0, L_0x2930380;  1 drivers
v0x24f2c80_0 .net "r37", 31 0, L_0x2930630;  1 drivers
v0x24f2d60_0 .net "r38", 31 0, L_0x2930500;  1 drivers
v0x24f2e40_0 .net "r39", 31 0, L_0x29305a0;  1 drivers
v0x219d840_0 .net "r4", 31 0, L_0x292eab0;  1 drivers
v0x219d920_0 .net "r40", 31 0, L_0x29306d0;  1 drivers
v0x219da00_0 .net "r41", 31 0, L_0x29307a0;  1 drivers
v0x219dae0_0 .net "r42", 31 0, L_0x2930870;  1 drivers
v0x2434610_0 .net "r43", 31 0, L_0x2930910;  1 drivers
v0x24346f0_0 .net "r44", 31 0, L_0x2930a20;  1 drivers
v0x24347d0_0 .net "r45", 31 0, L_0x2930af0;  1 drivers
v0x24348b0_0 .net "r5", 31 0, L_0x292eb80;  1 drivers
v0x28bcc90_0 .net "r6", 31 0, L_0x292ec50;  1 drivers
v0x28bcd30_0 .net "r7", 31 0, L_0x292ecf0;  1 drivers
v0x28bcdd0_0 .net "r8", 31 0, L_0x292edc0;  1 drivers
v0x28bce70_0 .net "r9", 31 0, L_0x292ee90;  1 drivers
S_0x2337980 .scope begin, "blk1" "blk1" 30 79, 30 79 0, S_0x26e1ce0;
 .timescale 0 0;
v0x25e36f0_0 .var/i "i", 31 0;
S_0x28bcf10 .scope generate, "BLK[3]" "BLK[3]" 29 80, 29 80 0, S_0x27953e0;
 .timescale 0 0;
P_0x2434990 .param/l "gi" 0 29 80, +C4<011>;
S_0x28bd090 .scope module, "R1" "block_ram" 29 81, 30 8 0, S_0x28bcf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk_2x"
    .port_info 1 /INPUT 6 "i_addr_a"
    .port_info 2 /INPUT 6 "i_addr_b"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 32 "i_wr_data_a"
    .port_info 5 /INPUT 32 "i_wr_data_b"
    .port_info 6 /OUTPUT 32 "o_rd_data_a"
P_0x28bd210 .param/l "ADDR_WDT" 0 30 10, +C4<00000000000000000000000000000110>;
P_0x28bd250 .param/l "DATA_WDT" 0 30 9, +C4<00000000000000000000000000100000>;
P_0x28bd290 .param/l "DEPTH" 0 30 11, +C4<00000000000000000000000001000000>;
v0x28bd970_0 .array/port v0x28bd970, 0;
L_0x2930bb0 .functor BUFZ 32, v0x28bd970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_1 .array/port v0x28bd970, 1;
L_0x2930c20 .functor BUFZ 32, v0x28bd970_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_2 .array/port v0x28bd970, 2;
L_0x2930f00 .functor BUFZ 32, v0x28bd970_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_3 .array/port v0x28bd970, 3;
L_0x2930f70 .functor BUFZ 32, v0x28bd970_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_4 .array/port v0x28bd970, 4;
L_0x2931070 .functor BUFZ 32, v0x28bd970_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_5 .array/port v0x28bd970, 5;
L_0x2931140 .functor BUFZ 32, v0x28bd970_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_6 .array/port v0x28bd970, 6;
L_0x2931210 .functor BUFZ 32, v0x28bd970_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_7 .array/port v0x28bd970, 7;
L_0x29312b0 .functor BUFZ 32, v0x28bd970_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_8 .array/port v0x28bd970, 8;
L_0x2931380 .functor BUFZ 32, v0x28bd970_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_9 .array/port v0x28bd970, 9;
L_0x2931420 .functor BUFZ 32, v0x28bd970_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_10 .array/port v0x28bd970, 10;
L_0x29314f0 .functor BUFZ 32, v0x28bd970_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_11 .array/port v0x28bd970, 11;
L_0x2931590 .functor BUFZ 32, v0x28bd970_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_12 .array/port v0x28bd970, 12;
L_0x29316d0 .functor BUFZ 32, v0x28bd970_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_13 .array/port v0x28bd970, 13;
L_0x2931740 .functor BUFZ 32, v0x28bd970_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_14 .array/port v0x28bd970, 14;
L_0x2931660 .functor BUFZ 32, v0x28bd970_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_15 .array/port v0x28bd970, 15;
L_0x2931840 .functor BUFZ 32, v0x28bd970_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_16 .array/port v0x28bd970, 16;
L_0x29319a0 .functor BUFZ 32, v0x28bd970_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_17 .array/port v0x28bd970, 17;
L_0x2931a10 .functor BUFZ 32, v0x28bd970_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_18 .array/port v0x28bd970, 18;
L_0x2931910 .functor BUFZ 32, v0x28bd970_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_19 .array/port v0x28bd970, 19;
L_0x2931bb0 .functor BUFZ 32, v0x28bd970_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_20 .array/port v0x28bd970, 20;
L_0x2931ae0 .functor BUFZ 32, v0x28bd970_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_21 .array/port v0x28bd970, 21;
L_0x2931d30 .functor BUFZ 32, v0x28bd970_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_22 .array/port v0x28bd970, 22;
L_0x2931c80 .functor BUFZ 32, v0x28bd970_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_23 .array/port v0x28bd970, 23;
L_0x2931ec0 .functor BUFZ 32, v0x28bd970_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_24 .array/port v0x28bd970, 24;
L_0x2931dd0 .functor BUFZ 32, v0x28bd970_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_25 .array/port v0x28bd970, 25;
L_0x2932030 .functor BUFZ 32, v0x28bd970_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_26 .array/port v0x28bd970, 26;
L_0x2931f60 .functor BUFZ 32, v0x28bd970_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_27 .array/port v0x28bd970, 27;
L_0x29321b0 .functor BUFZ 32, v0x28bd970_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_28 .array/port v0x28bd970, 28;
L_0x29320d0 .functor BUFZ 32, v0x28bd970_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_29 .array/port v0x28bd970, 29;
L_0x2932340 .functor BUFZ 32, v0x28bd970_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_30 .array/port v0x28bd970, 30;
L_0x2932250 .functor BUFZ 32, v0x28bd970_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_31 .array/port v0x28bd970, 31;
L_0x29324b0 .functor BUFZ 32, v0x28bd970_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_32 .array/port v0x28bd970, 32;
L_0x29323b0 .functor BUFZ 32, v0x28bd970_32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_33 .array/port v0x28bd970, 33;
L_0x2932660 .functor BUFZ 32, v0x28bd970_33, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_34 .array/port v0x28bd970, 34;
L_0x2932550 .functor BUFZ 32, v0x28bd970_34, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_35 .array/port v0x28bd970, 35;
L_0x29327f0 .functor BUFZ 32, v0x28bd970_35, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_36 .array/port v0x28bd970, 36;
L_0x29326d0 .functor BUFZ 32, v0x28bd970_36, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_37 .array/port v0x28bd970, 37;
L_0x2932770 .functor BUFZ 32, v0x28bd970_37, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_38 .array/port v0x28bd970, 38;
L_0x2932890 .functor BUFZ 32, v0x28bd970_38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_39 .array/port v0x28bd970, 39;
L_0x2932b60 .functor BUFZ 32, v0x28bd970_39, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_40 .array/port v0x28bd970, 40;
L_0x2932a20 .functor BUFZ 32, v0x28bd970_40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_41 .array/port v0x28bd970, 41;
L_0x2932ac0 .functor BUFZ 32, v0x28bd970_41, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_42 .array/port v0x28bd970, 42;
L_0x2932bd0 .functor BUFZ 32, v0x28bd970_42, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_43 .array/port v0x28bd970, 43;
L_0x2932ca0 .functor BUFZ 32, v0x28bd970_43, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_44 .array/port v0x28bd970, 44;
L_0x2932d50 .functor BUFZ 32, v0x28bd970_44, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bd970_45 .array/port v0x28bd970, 45;
L_0x2932df0 .functor BUFZ 32, v0x28bd970_45, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28bfe20_3 .array/port v0x28bfe20, 3;
v0x28bd5b0_0 .net "i_addr_a", 5 0, v0x28bfe20_3;  1 drivers
v0x28bfec0_3 .array/port v0x28bfec0, 3;
v0x28bd650_0 .net "i_addr_b", 5 0, v0x28bfec0_3;  1 drivers
v0x28bd6f0_0 .net "i_clk_2x", 0 0, o0x7f5ef6655508;  alias, 0 drivers
v0x28bd790_0 .net "i_wen", 0 0, v0x28c0bb0_0;  alias, 1 drivers
v0x28bd830_0 .net "i_wr_data_a", 31 0, v0x28c3530_0;  alias, 1 drivers
v0x28bd8d0_0 .net "i_wr_data_b", 31 0, v0x28c35d0_0;  alias, 1 drivers
v0x28bd970 .array "mem", 0 63, 31 0;
v0x28bdc20_0 .var "o_rd_data_a", 31 0;
v0x28bdcc0_0 .net "r0", 31 0, L_0x2930bb0;  1 drivers
v0x28bdd60_0 .net "r1", 31 0, L_0x2930c20;  1 drivers
v0x28bde00_0 .net "r10", 31 0, L_0x29314f0;  1 drivers
v0x28bdea0_0 .net "r11", 31 0, L_0x2931590;  1 drivers
v0x28bdf40_0 .net "r12", 31 0, L_0x29316d0;  1 drivers
v0x28bdfe0_0 .net "r13", 31 0, L_0x2931740;  1 drivers
v0x28be080_0 .net "r14", 31 0, L_0x2931660;  1 drivers
v0x28be120_0 .net "r15", 31 0, L_0x2931840;  1 drivers
v0x28be1c0_0 .net "r16", 31 0, L_0x29319a0;  1 drivers
v0x28be370_0 .net "r17", 31 0, L_0x2931a10;  1 drivers
v0x28be410_0 .net "r18", 31 0, L_0x2931910;  1 drivers
v0x28be4b0_0 .net "r19", 31 0, L_0x2931bb0;  1 drivers
v0x28be550_0 .net "r2", 31 0, L_0x2930f00;  1 drivers
v0x28be5f0_0 .net "r20", 31 0, L_0x2931ae0;  1 drivers
v0x28be690_0 .net "r21", 31 0, L_0x2931d30;  1 drivers
v0x28be730_0 .net "r22", 31 0, L_0x2931c80;  1 drivers
v0x28be7d0_0 .net "r23", 31 0, L_0x2931ec0;  1 drivers
v0x28be870_0 .net "r24", 31 0, L_0x2931dd0;  1 drivers
v0x28be910_0 .net "r25", 31 0, L_0x2932030;  1 drivers
v0x28be9b0_0 .net "r26", 31 0, L_0x2931f60;  1 drivers
v0x28bea50_0 .net "r27", 31 0, L_0x29321b0;  1 drivers
v0x28beaf0_0 .net "r28", 31 0, L_0x29320d0;  1 drivers
v0x28beb90_0 .net "r29", 31 0, L_0x2932340;  1 drivers
v0x28bec30_0 .net "r3", 31 0, L_0x2930f70;  1 drivers
v0x28becd0_0 .net "r30", 31 0, L_0x2932250;  1 drivers
v0x28be260_0 .net "r31", 31 0, L_0x29324b0;  1 drivers
v0x28bef80_0 .net "r32", 31 0, L_0x29323b0;  1 drivers
v0x28bf020_0 .net "r33", 31 0, L_0x2932660;  1 drivers
v0x28bf0c0_0 .net "r34", 31 0, L_0x2932550;  1 drivers
v0x28bf160_0 .net "r35", 31 0, L_0x29327f0;  1 drivers
v0x28bf200_0 .net "r36", 31 0, L_0x29326d0;  1 drivers
v0x28bf2a0_0 .net "r37", 31 0, L_0x2932770;  1 drivers
v0x28bf340_0 .net "r38", 31 0, L_0x2932890;  1 drivers
v0x28bf3e0_0 .net "r39", 31 0, L_0x2932b60;  1 drivers
v0x28bf480_0 .net "r4", 31 0, L_0x2931070;  1 drivers
v0x28bf520_0 .net "r40", 31 0, L_0x2932a20;  1 drivers
v0x28bf5c0_0 .net "r41", 31 0, L_0x2932ac0;  1 drivers
v0x28bf660_0 .net "r42", 31 0, L_0x2932bd0;  1 drivers
v0x28bf700_0 .net "r43", 31 0, L_0x2932ca0;  1 drivers
v0x28bf7a0_0 .net "r44", 31 0, L_0x2932d50;  1 drivers
v0x28bf840_0 .net "r45", 31 0, L_0x2932df0;  1 drivers
v0x28bf8e0_0 .net "r5", 31 0, L_0x2931140;  1 drivers
v0x28bf980_0 .net "r6", 31 0, L_0x2931210;  1 drivers
v0x28bfa20_0 .net "r7", 31 0, L_0x29312b0;  1 drivers
v0x28bfac0_0 .net "r8", 31 0, L_0x2931380;  1 drivers
v0x28bfb60_0 .net "r9", 31 0, L_0x2931420;  1 drivers
S_0x28bd390 .scope begin, "blk1" "blk1" 30 79, 30 79 0, S_0x28bd090;
 .timescale 0 0;
v0x28bd510_0 .var/i "i", 31 0;
S_0x28bfc00 .scope begin, "blk1" "blk1" 29 52, 29 52 0, S_0x27953e0;
 .timescale 0 0;
v0x28bfd80_0 .var/i "i", 31 0;
S_0x279c4e0 .scope module, "u_zap_shifter_main" "zap_shifter_main" 7 619, 31 13 0, S_0x2814e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_pc_ff"
    .port_info 3 /OUTPUT 32 "o_pc_ff"
    .port_info 4 /INPUT 2 "i_taken_ff"
    .port_info 5 /OUTPUT 2 "o_taken_ff"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 32 "i_cpsr_nxt"
    .port_info 10 /INPUT 4 "i_condition_code_ff"
    .port_info 11 /INPUT 6 "i_destination_index_ff"
    .port_info 12 /INPUT 5 "i_alu_operation_ff"
    .port_info 13 /INPUT 3 "i_shift_operation_ff"
    .port_info 14 /INPUT 1 "i_flag_update_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 1 "i_irq_ff"
    .port_info 25 /INPUT 1 "i_fiq_ff"
    .port_info 26 /INPUT 1 "i_abt_ff"
    .port_info 27 /INPUT 1 "i_swi_ff"
    .port_info 28 /INPUT 33 "i_alu_source_ff"
    .port_info 29 /INPUT 1 "i_alu_dav_nxt"
    .port_info 30 /INPUT 33 "i_shift_source_ff"
    .port_info 31 /INPUT 32 "i_alu_source_value_ff"
    .port_info 32 /INPUT 32 "i_shift_source_value_ff"
    .port_info 33 /INPUT 32 "i_shift_length_value_ff"
    .port_info 34 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 35 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 36 /INPUT 1 "i_disable_shifter_ff"
    .port_info 37 /INPUT 1 "i_und_ff"
    .port_info 38 /OUTPUT 1 "o_und_ff"
    .port_info 39 /INPUT 32 "i_alu_value_nxt"
    .port_info 40 /INPUT 1 "i_force32align_ff"
    .port_info 41 /OUTPUT 1 "o_force32align_ff"
    .port_info 42 /INPUT 1 "i_switch_ff"
    .port_info 43 /OUTPUT 1 "o_switch_ff"
    .port_info 44 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 45 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 46 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 47 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 48 /OUTPUT 1 "o_nozero_ff"
    .port_info 49 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 50 /OUTPUT 1 "o_irq_ff"
    .port_info 51 /OUTPUT 1 "o_fiq_ff"
    .port_info 52 /OUTPUT 1 "o_abt_ff"
    .port_info 53 /OUTPUT 1 "o_swi_ff"
    .port_info 54 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 55 /OUTPUT 1 "o_mem_load_ff"
    .port_info 56 /OUTPUT 1 "o_mem_store_ff"
    .port_info 57 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 58 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 59 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 60 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 61 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 63 /OUTPUT 4 "o_condition_code_ff"
    .port_info 64 /OUTPUT 6 "o_destination_index_ff"
    .port_info 65 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 66 /OUTPUT 1 "o_flag_update_ff"
    .port_info 67 /OUTPUT 1 "o_stall_from_shifter"
P_0x28c38b0 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28c38f0 .param/l "ADC" 0 10 13, C4<0101>;
P_0x28c3930 .param/l "ADD" 0 10 12, C4<0100>;
P_0x28c3970 .param/l "AL" 0 8 16, C4<1110>;
P_0x28c39b0 .param/l "ALU_OPS" 0 31 16, +C4<00000000000000000000000000100000>;
P_0x28c39f0 .param/l "AND" 0 10 8, C4<0000>;
P_0x28c3a30 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28c3a70 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28c3ab0 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28c3af0 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28c3b30 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28c3b70 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28c3bb0 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28c3bf0 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28c3c30 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28c3c70 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28c3cb0 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28c3cf0 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28c3d30 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28c3d70 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28c3db0 .param/l "BIC" 0 10 22, C4<1110>;
P_0x28c3df0 .param/l "CC" 0 8 5, C4<0011>;
P_0x28c3e30 .param/l "CLZ" 0 10 41, C4<11000>;
P_0x28c3e70 .param/l "CMN" 0 10 19, C4<1011>;
P_0x28c3eb0 .param/l "CMP" 0 10 18, C4<1010>;
P_0x28c3ef0 .param/l "CS" 0 8 4, C4<0010>;
P_0x28c3f30 .param/l "EOR" 0 10 9, C4<0001>;
P_0x28c3f70 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28c3fb0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28c3ff0 .param/l "FMOV" 0 10 32, C4<10010>;
P_0x28c4030 .param/l "GE" 0 8 12, C4<1010>;
P_0x28c4070 .param/l "GT" 0 8 14, C4<1100>;
P_0x28c40b0 .param/l "HI" 0 8 10, C4<1000>;
P_0x28c40f0 .param/l "IMMED_EN" 0 15 5, C4<1>;
P_0x28c4130 .param/l "INDEX_EN" 0 15 4, C4<0>;
P_0x28c4170 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28c41b0 .param/l "LE" 0 8 15, C4<1101>;
P_0x28c41f0 .param/l "LS" 0 8 11, C4<1001>;
P_0x28c4230 .param/l "LT" 0 8 13, C4<1011>;
P_0x28c4270 .param/l "MI" 0 8 6, C4<0100>;
P_0x28c42b0 .param/l "MLA" 0 10 30, C4<10001>;
P_0x28c42f0 .param/l "MMOV" 0 10 33, C4<10011>;
P_0x28c4330 .param/l "MOV" 0 10 21, C4<1101>;
P_0x28c4370 .param/l "MUL" 0 10 29, C4<10000>;
P_0x28c43b0 .param/l "MVN" 0 10 23, C4<1111>;
P_0x28c43f0 .param/l "NE" 0 8 3, C4<0001>;
P_0x28c4430 .param/l "NV" 0 8 17, C4<1111>;
P_0x28c4470 .param/l "ORR" 0 10 20, C4<1100>;
P_0x28c44b0 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28c44f0 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28c4530 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28c4570 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28c45b0 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28c45f0 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28c4630 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28c4670 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28c46b0 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28c46f0 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28c4730 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28c4770 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28c47b0 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28c47f0 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28c4830 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28c4870 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28c48b0 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28c48f0 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28c4930 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28c4970 .param/l "PHY_REGS" 0 31 15, +C4<00000000000000000000000000101001>;
P_0x28c49b0 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28c49f0 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28c4a30 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28c4a70 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28c4ab0 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28c4af0 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28c4b30 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28c4b70 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28c4bb0 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28c4bf0 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28c4c30 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28c4c70 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28c4cb0 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28c4cf0 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28c4d30 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28c4d70 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28c4db0 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28c4df0 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28c4e30 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28c4e70 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28c4eb0 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28c4ef0 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28c4f30 .param/l "PL" 0 8 7, C4<0101>;
P_0x28c4f70 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28c4fb0 .param/l "RSB" 0 10 11, C4<0011>;
P_0x28c4ff0 .param/l "RSC" 0 10 15, C4<0111>;
P_0x28c5030 .param/l "SBC" 0 10 14, C4<0110>;
P_0x28c5070 .param/l "SHIFT_OPS" 0 31 17, +C4<00000000000000000000000000000111>;
P_0x28c50b0 .param/l "SMLALH" 0 10 39, C4<10111>;
P_0x28c50f0 .param/l "SMLALL" 0 10 38, C4<10110>;
P_0x28c5130 .param/l "SUB" 0 10 10, C4<0010>;
P_0x28c5170 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28c51b0 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28c51f0 .param/l "TEQ" 0 10 17, C4<1001>;
P_0x28c5230 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28c5270 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28c52b0 .param/l "TST" 0 10 16, C4<1000>;
P_0x28c52f0 .param/l "UMLALH" 0 10 36, C4<10101>;
P_0x28c5330 .param/l "UMLALL" 0 10 35, C4<10100>;
P_0x28c5370 .param/l "UND" 0 3 8, C4<11011>;
P_0x28c53b0 .param/l "USR" 0 3 6, C4<10000>;
P_0x28c53f0 .param/l "VC" 0 8 9, C4<0111>;
P_0x28c5430 .param/l "VS" 0 8 8, C4<0110>;
L_0x7f5ef66016d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x28cb2c0_0 .net/2u *"_s2", 3 0, L_0x7f5ef66016d8;  1 drivers
v0x28cb3c0_0 .net *"_s4", 0 0, L_0x2928ec0;  1 drivers
L_0x7f5ef6601720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28cb480_0 .net/2u *"_s6", 0 0, L_0x7f5ef6601720;  1 drivers
L_0x7f5ef6601768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28cb570_0 .net/2u *"_s8", 0 0, L_0x7f5ef6601768;  1 drivers
v0x28cb650_0 .net "i_abt_ff", 0 0, v0x27a3a00_0;  alias, 1 drivers
v0x28cb740_0 .net "i_alu_dav_nxt", 0 0, v0x2793a30_0;  alias, 1 drivers
v0x28cb830_0 .net "i_alu_operation_ff", 4 0, v0x27a3aa0_0;  alias, 1 drivers
v0x28cb920_0 .net "i_alu_source_ff", 32 0, v0x2794350_0;  alias, 1 drivers
v0x28cb9e0_0 .net "i_alu_source_value_ff", 31 0, v0x27943f0_0;  alias, 1 drivers
v0x28cbb10_0 .net "i_alu_value_nxt", 31 0, v0x2819350_0;  alias, 1 drivers
v0x28cbc20_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x28cbcc0_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x28cbd60_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x279fa60_0 .net "i_condition_code_ff", 3 0, v0x26773c0_0;  alias, 1 drivers
v0x28cc010_0 .net "i_cpsr_nxt", 31 0, v0x26b66f0_0;  alias, 1 drivers
v0x28cc0b0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x28cc150_0 .net "i_destination_index_ff", 5 0, v0x26d66b0_0;  alias, 1 drivers
v0x28cc300_0 .net "i_disable_shifter_ff", 0 0, v0x27e5e30_0;  alias, 1 drivers
v0x28cc3a0_0 .net "i_fiq_ff", 0 0, v0x26d6750_0;  alias, 1 drivers
v0x28cc440_0 .net "i_flag_update_ff", 0 0, v0x26e3030_0;  alias, 1 drivers
v0x28cc4e0_0 .net "i_force32align_ff", 0 0, v0x26e30d0_0;  alias, 1 drivers
v0x28cc5b0_0 .net "i_irq_ff", 0 0, v0x26bac20_0;  alias, 1 drivers
v0x28cc680_0 .net "i_mem_load_ff", 0 0, v0x26bacc0_0;  alias, 1 drivers
v0x28cc750_0 .net "i_mem_pre_index_ff", 0 0, v0x2774700_0;  alias, 1 drivers
v0x28cc820_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x27747a0_0;  alias, 1 drivers
v0x28cc8f0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x27e22d0_0;  alias, 1 drivers
v0x28cc9c0_0 .net "i_mem_srcdest_index_ff", 5 0, v0x27e2390_0;  alias, 1 drivers
v0x28cca90_0 .net "i_mem_srcdest_value_ff", 31 0, v0x287d350_0;  alias, 1 drivers
v0x28ccb80_0 .net "i_mem_store_ff", 0 0, v0x279e530_0;  alias, 1 drivers
v0x28ccc20_0 .net "i_mem_translate_ff", 0 0, v0x279e5f0_0;  alias, 1 drivers
v0x28cccf0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x25e34a0_0;  alias, 1 drivers
v0x28ccdc0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x25e3540_0;  alias, 1 drivers
v0x28cce90_0 .net "i_pc_ff", 31 0, v0x2752820_0;  alias, 1 drivers
v0x28cc1f0_0 .net "i_pc_plus_8_ff", 31 0, v0x2752900_0;  alias, 1 drivers
v0x28cd140_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x28cd1e0_0 .net "i_shift_length_value_ff", 31 0, v0x27e7370_0;  alias, 1 drivers
v0x28cd2d0_0 .net "i_shift_operation_ff", 2 0, v0x27e6c50_0;  alias, 1 drivers
v0x28cd3c0_0 .net "i_shift_source_ff", 32 0, v0x27e6d30_0;  alias, 1 drivers
v0x28cd460_0 .net "i_shift_source_value_ff", 31 0, v0x27e6540_0;  alias, 1 drivers
v0x28cd500_0 .net "i_swi_ff", 0 0, v0x27e57c0_0;  alias, 1 drivers
v0x28cd5a0_0 .net "i_switch_ff", 0 0, v0x27e5010_0;  alias, 1 drivers
v0x28cd670_0 .net "i_taken_ff", 1 0, v0x27e50d0_0;  alias, 1 drivers
v0x28cd740_0 .net "i_und_ff", 0 0, v0x27e4900_0;  alias, 1 drivers
v0x28cd810_0 .var "mem_srcdest_value", 31 0;
v0x28cd8b0_0 .net "mult_out", 31 0, v0x28caa90_0;  1 drivers
v0x28cd980_0 .net "nozero_nxt", 0 0, v0x28ca9f0_0;  1 drivers
v0x28cda50_0 .var "o_abt_ff", 0 0;
v0x28cdb20_0 .var "o_alu_operation_ff", 4 0;
v0x28cdbf0_0 .var "o_alu_source_value_ff", 31 0;
v0x28cdcc0_0 .var "o_condition_code_ff", 3 0;
v0x28cdd90_0 .var "o_destination_index_ff", 5 0;
v0x28cde80_0 .var "o_fiq_ff", 0 0;
v0x28cdf20_0 .var "o_flag_update_ff", 0 0;
v0x28cdff0_0 .var "o_force32align_ff", 0 0;
v0x28ce0c0_0 .var "o_irq_ff", 0 0;
v0x28ce190_0 .var "o_mem_load_ff", 0 0;
v0x28ce280_0 .var "o_mem_pre_index_ff", 0 0;
v0x28ce320_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x28ce3f0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x28ce4c0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x28ce5b0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x28ce650_0 .var "o_mem_store_ff", 0 0;
v0x28ce720_0 .var "o_mem_translate_ff", 0 0;
v0x28ce7f0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x28ce8c0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x28ccf30_0 .var "o_nozero_ff", 0 0;
v0x28cd000_0 .var "o_pc_ff", 31 0;
v0x28ced70_0 .var "o_pc_plus_8_ff", 31 0;
v0x28cee10_0 .var "o_shift_carry_ff", 0 0;
v0x28ceeb0_0 .var "o_shifted_source_value_ff", 31 0;
v0x28cef50_0 .net "o_stall_from_shifter", 0 0, v0x28ca950_0;  alias, 1 drivers
v0x28cf100_0 .var "o_swi_ff", 0 0;
v0x28cf1a0_0 .var "o_switch_ff", 0 0;
v0x28cf240_0 .var "o_taken_ff", 1 0;
v0x28cf2e0_0 .var "o_und_ff", 0 0;
v0x28cf380_0 .var "rm", 31 0;
v0x28cf420_0 .var "rn", 31 0;
v0x28cf4c0_0 .net "shcarry", 0 0, v0x28c63d0_0;  1 drivers
v0x28cf560_0 .var "shift_carry_nxt", 0 0;
v0x28cf600_0 .net "shifter_enabled", 0 0, L_0x29272c0;  1 drivers
v0x28cf6a0_0 .net "shout", 31 0, v0x28c6470_0;  1 drivers
E_0x221a7e0/0 .event edge, v0x27e2390_0, v0x287d350_0, v0x285f780_0, v0x2819350_0;
E_0x221a7e0/1 .event edge, v0x2793a30_0;
E_0x221a7e0 .event/or E_0x221a7e0/0, E_0x221a7e0/1;
E_0x233b320/0 .event edge, v0x27a3aa0_0, v0x28caa90_0, v0x26b66f0_0, v0x28cf600_0;
E_0x233b320/1 .event edge, v0x28c6470_0, v0x28c63d0_0, v0x27e6d30_0, v0x27e6540_0;
E_0x233b320/2 .event edge, v0x285f780_0, v0x2819350_0, v0x2793a30_0;
E_0x233b320 .event/or E_0x233b320/0, E_0x233b320/1, E_0x233b320/2;
E_0x233ac90/0 .event edge, v0x2794350_0, v0x27943f0_0, v0x285f780_0, v0x2819350_0;
E_0x233ac90/1 .event edge, v0x2793a30_0;
E_0x233ac90 .event/or E_0x233ac90/0, E_0x233ac90/1;
L_0x29272c0 .reduce/nor v0x27e5e30_0;
L_0x2928ec0 .cmp/eq 4, v0x26773c0_0, L_0x7f5ef66016d8;
L_0x2928ff0 .functor MUXZ 1, L_0x7f5ef6601768, L_0x7f5ef6601720, L_0x2928ec0, C4<>;
L_0x2929180 .part v0x27e7370_0, 0, 8;
L_0x29292b0 .part v0x26b66f0_0, 29, 1;
S_0x28c5d20 .scope module, "U_SHIFT" "zap_shift_shifter" 31 265, 32 13 0, S_0x279c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 1 "i_carry"
    .port_info 3 /INPUT 3 "i_shift_type"
    .port_info 4 /OUTPUT 32 "o_result"
    .port_info 5 /OUTPUT 1 "o_carry"
P_0x28c5ea0 .param/l "ASR" 0 17 4, C4<10>;
P_0x28c5ee0 .param/l "LSL" 0 17 2, C4<00>;
P_0x28c5f20 .param/l "LSR" 0 17 3, C4<01>;
P_0x28c5f60 .param/l "ROR" 0 17 5, C4<11>;
P_0x28c5fa0 .param/l "RORI" 0 17 7, C4<101>;
P_0x28c5fe0 .param/l "ROR_1" 0 17 8, C4<110>;
P_0x28c6020 .param/l "RRC" 0 17 6, C4<100>;
P_0x28c6060 .param/l "SHIFT_OPS" 0 32 15, +C4<00000000000000000000000000000111>;
v0x28c6150_0 .net "i_amount", 7 0, L_0x2929180;  1 drivers
v0x28c61f0_0 .net "i_carry", 0 0, L_0x29292b0;  1 drivers
v0x28c6290_0 .net "i_shift_type", 2 0, v0x27e6c50_0;  alias, 1 drivers
v0x28c6330_0 .net "i_source", 31 0, v0x27e6540_0;  alias, 1 drivers
v0x28c63d0_0 .var "o_carry", 0 0;
v0x28c6470_0 .var "o_result", 31 0;
E_0x22a8000/0 .event edge, v0x27e6540_0, v0x27e6c50_0, v0x28c61f0_0, v0x28c6150_0;
E_0x22a8000/1 .event edge, v0x28c6470_0;
E_0x22a8000 .event/or E_0x22a8000/0, E_0x22a8000/1;
S_0x28c6510 .scope task, "clear" "clear" 31 197, 31 197 0, S_0x279c4e0;
 .timescale 0 0;
TD_zap_top.u_zap_core.u_zap_shifter_main.clear ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x28cdcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ce0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cde80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cda50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cf2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x28cdd90_0, 4, 5;
    %end;
S_0x28c6690 .scope function, "resolve_conflict" "resolve_conflict" 31 332, 31 332 0, S_0x279c4e0;
 .timescale 0 0;
v0x28c6810_0 .var "index_from_issue", 32 0;
v0x28c68b0_0 .var "index_from_this_stage", 5 0;
v0x28c6950_0 .var "resolve_conflict", 31 0;
v0x28c69f0_0 .var "result_from_alu", 31 0;
v0x28c6a90_0 .var "result_from_alu_valid", 0 0;
v0x28c6b30_0 .var "value_from_issue", 31 0;
TD_zap_top.u_zap_core.u_zap_shifter_main.resolve_conflict ;
    %vpi_call 31 341 "$display", $time, "%m: ================ resolve_conflict ==================" {0 0 0};
    %vpi_call 31 342 "$display", $time, "%m: index from issue = %d value from issue = %d index from this stage = %d result from alu = %d", v0x28c6810_0, v0x28c6b30_0, v0x28c68b0_0, v0x28c69f0_0 {0 0 0};
    %vpi_call 31 343 "$display", $time, "%m: ====================================================" {0 0 0};
    %load/vec4 v0x28c6810_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.498, 4;
    %load/vec4 v0x28c6810_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x28c6950_0, 0, 32;
    %vpi_call 31 351 "$display", $time, "%m: => It is an immediate value." {0 0 0};
    %jmp T_40.499;
T_40.498 ;
    %load/vec4 v0x28c68b0_0;
    %load/vec4 v0x28c6810_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28c6a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.500, 8;
    %load/vec4 v0x28c69f0_0;
    %store/vec4 v0x28c6950_0, 0, 32;
    %vpi_call 31 359 "$display", $time, "%m: => Getting result from ALU!" {0 0 0};
    %jmp T_40.501;
T_40.500 ;
    %load/vec4 v0x28c6b30_0;
    %store/vec4 v0x28c6950_0, 0, 32;
    %vpi_call 31 367 "$display", $time, "%m: => No changes!" {0 0 0};
T_40.501 ;
T_40.499 ;
    %vpi_call 31 372 "$display", $time, "%m: ==> Final result is %d", v0x28c6950_0 {0 0 0};
    %end;
S_0x28c6bd0 .scope module, "u_zap_multiply" "zap_multiply" 31 174, 33 12 0, S_0x279c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 5 "i_alu_operation_ff"
    .port_info 6 /INPUT 1 "i_cc_satisfied"
    .port_info 7 /INPUT 32 "i_rm"
    .port_info 8 /INPUT 32 "i_rn"
    .port_info 9 /INPUT 32 "i_rh"
    .port_info 10 /INPUT 32 "i_rs"
    .port_info 11 /OUTPUT 32 "o_rd"
    .port_info 12 /OUTPUT 1 "o_busy"
    .port_info 13 /OUTPUT 1 "o_nozero"
P_0x28c6d50 .param/l "ADC" 0 10 13, C4<0101>;
P_0x28c6d90 .param/l "ADD" 0 10 12, C4<0100>;
P_0x28c6dd0 .param/l "ALU_OPS" 0 33 15, +C4<00000000000000000000000000100000>;
P_0x28c6e10 .param/l "AND" 0 10 8, C4<0000>;
P_0x28c6e50 .param/l "BIC" 0 10 22, C4<1110>;
P_0x28c6e90 .param/l "CLZ" 0 10 41, C4<11000>;
P_0x28c6ed0 .param/l "CMN" 0 10 19, C4<1011>;
P_0x28c6f10 .param/l "CMP" 0 10 18, C4<1010>;
P_0x28c6f50 .param/l "EOR" 0 10 9, C4<0001>;
P_0x28c6f90 .param/l "FMOV" 0 10 32, C4<10010>;
P_0x28c6fd0 .param/l "IDLE" 1 33 65, +C4<00000000000000000000000000000000>;
P_0x28c7010 .param/l "MLA" 0 10 30, C4<10001>;
P_0x28c7050 .param/l "MMOV" 0 10 33, C4<10011>;
P_0x28c7090 .param/l "MOV" 0 10 21, C4<1101>;
P_0x28c70d0 .param/l "MUL" 0 10 29, C4<10000>;
P_0x28c7110 .param/l "MVN" 0 10 23, C4<1111>;
P_0x28c7150 .param/l "NUMBER_OF_STATES" 1 33 71, +C4<00000000000000000000000000000110>;
P_0x28c7190 .param/l "ORR" 0 10 20, C4<1100>;
P_0x28c71d0 .param/l "PHY_REGS" 0 33 14, +C4<00000000000000000000000000101001>;
P_0x28c7210 .param/l "RSB" 0 10 11, C4<0011>;
P_0x28c7250 .param/l "RSC" 0 10 15, C4<0111>;
P_0x28c7290 .param/l "S1" 1 33 66, +C4<00000000000000000000000000000001>;
P_0x28c72d0 .param/l "S2" 1 33 67, +C4<00000000000000000000000000000010>;
P_0x28c7310 .param/l "S3" 1 33 68, +C4<00000000000000000000000000000011>;
P_0x28c7350 .param/l "S4" 1 33 69, +C4<00000000000000000000000000000100>;
P_0x28c7390 .param/l "S5" 1 33 70, +C4<00000000000000000000000000000101>;
P_0x28c73d0 .param/l "SBC" 0 10 14, C4<0110>;
P_0x28c7410 .param/l "SMLALH" 0 10 39, C4<10111>;
P_0x28c7450 .param/l "SMLALL" 0 10 38, C4<10110>;
P_0x28c7490 .param/l "SUB" 0 10 10, C4<0010>;
P_0x28c74d0 .param/l "TEQ" 0 10 17, C4<1001>;
P_0x28c7510 .param/l "TST" 0 10 16, C4<1000>;
P_0x28c7550 .param/l "UMLALH" 0 10 36, C4<10101>;
P_0x28c7590 .param/l "UMLALL" 0 10 35, C4<10100>;
L_0x29278a0 .functor OR 1, L_0x2927710, L_0x29277b0, C4<0>, C4<0>;
v0x28c85d0_0 .net *"_s13", 0 0, L_0x2927d20;  1 drivers
v0x28c86b0_0 .net *"_s15", 15 0, L_0x2927e50;  1 drivers
v0x28c8790_0 .net *"_s16", 16 0, L_0x2927ef0;  1 drivers
L_0x7f5ef66015b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28c8850_0 .net/2u *"_s18", 0 0, L_0x7f5ef66015b8;  1 drivers
L_0x7f5ef6601528 .functor BUFT 1, C4<10110>, C4<0>, C4<0>, C4<0>;
v0x28c8930_0 .net/2u *"_s2", 4 0, L_0x7f5ef6601528;  1 drivers
v0x28c8a60_0 .net *"_s21", 15 0, L_0x2927fe0;  1 drivers
v0x28c8b40_0 .net *"_s22", 16 0, L_0x2928080;  1 drivers
v0x28c8c20_0 .net *"_s27", 0 0, L_0x29283a0;  1 drivers
v0x28c8d00_0 .net *"_s29", 15 0, L_0x2928440;  1 drivers
v0x28c8e70_0 .net *"_s30", 16 0, L_0x29284e0;  1 drivers
L_0x7f5ef6601600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28c8f50_0 .net/2u *"_s32", 0 0, L_0x7f5ef6601600;  1 drivers
v0x28c9030_0 .net *"_s35", 15 0, L_0x2928640;  1 drivers
v0x28c9110_0 .net *"_s36", 16 0, L_0x29286e0;  1 drivers
v0x28c91f0_0 .net *"_s4", 0 0, L_0x2927710;  1 drivers
L_0x7f5ef6601648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28c92b0_0 .net/2u *"_s40", 0 0, L_0x7f5ef6601648;  1 drivers
v0x28c9390_0 .net *"_s43", 15 0, L_0x2928960;  1 drivers
L_0x7f5ef6601690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28c9470_0 .net/2u *"_s46", 0 0, L_0x7f5ef6601690;  1 drivers
v0x28c9620_0 .net *"_s49", 15 0, L_0x2928bd0;  1 drivers
L_0x7f5ef6601570 .functor BUFT 1, C4<10111>, C4<0>, C4<0>, C4<0>;
v0x28c96c0_0 .net/2u *"_s6", 4 0, L_0x7f5ef6601570;  1 drivers
v0x28c97a0_0 .net *"_s8", 0 0, L_0x29277b0;  1 drivers
v0x28c9860_0 .net/s "a", 16 0, L_0x2928210;  1 drivers
v0x28c9940_0 .net/s "b", 16 0, L_0x2928820;  1 drivers
v0x28c9a20_0 .var "buffer_ff", 31 0;
v0x28c9b00_0 .var "buffer_nxt", 31 0;
v0x28c9be0_0 .net/s "c", 16 0, L_0x2928a90;  1 drivers
v0x28c9cc0_0 .net/s "d", 16 0, L_0x2928e20;  1 drivers
v0x28c9da0_0 .net "higher", 0 0, L_0x29275e0;  1 drivers
v0x28c9e60_0 .net "i_alu_operation_ff", 4 0, v0x27a3aa0_0;  alias, 1 drivers
v0x28c9f20_0 .net "i_cc_satisfied", 0 0, L_0x2928ff0;  1 drivers
v0x28c9fc0_0 .net "i_clear_from_alu", 0 0, v0x285f4e0_0;  alias, 1 drivers
v0x28ca170_0 .net "i_clear_from_writeback", 0 0, v0x28c27a0_0;  alias, 1 drivers
v0x28ca210_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28ca2b0_0 .net "i_data_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x28c9510_0 .net "i_reset", 0 0, L_0x2912d30;  alias, 1 drivers
v0x28ca560_0 .net "i_rh", 31 0, v0x287d350_0;  alias, 1 drivers
v0x28ca600_0 .net "i_rm", 31 0, v0x27943f0_0;  alias, 1 drivers
v0x28ca6a0_0 .net "i_rn", 31 0, v0x27e7370_0;  alias, 1 drivers
v0x28ca740_0 .net "i_rs", 31 0, v0x27e6540_0;  alias, 1 drivers
v0x28ca7e0_0 .var/s "in1", 16 0;
v0x28ca880_0 .var/s "in2", 16 0;
v0x28ca950_0 .var "o_busy", 0 0;
v0x28ca9f0_0 .var "o_nozero", 0 0;
v0x28caa90_0 .var "o_rd", 31 0;
v0x28cab70_0 .net/s "prod", 63 0, L_0x2927b90;  1 drivers
v0x28cac60_0 .net "sign", 0 0, L_0x29278a0;  1 drivers
v0x28cad00_0 .var "state_ff", 2 0;
v0x28cade0_0 .var "state_nxt", 2 0;
v0x28caec0_0 .var/s "x_ff", 63 0;
v0x28cafa0_0 .var/s "x_nxt", 63 0;
E_0x27967f0/0 .event edge, v0x28c9a20_0, v0x28cad00_0, v0x28caec0_0, v0x28c9f20_0;
E_0x27967f0/1 .event edge, v0x27a3aa0_0, v0x28c9be0_0, v0x28c9cc0_0, v0x28c8420_0;
E_0x27967f0/2 .event edge, v0x28c9940_0, v0x28c9860_0, v0x287d350_0, v0x27e7370_0;
E_0x27967f0/3 .event edge, v0x28c9da0_0, v0x28cafa0_0;
E_0x27967f0 .event/or E_0x27967f0/0, E_0x27967f0/1, E_0x27967f0/2, E_0x27967f0/3;
L_0x29275e0 .part v0x27a3aa0_0, 0, 1;
L_0x2927710 .cmp/eq 5, v0x27a3aa0_0, L_0x7f5ef6601528;
L_0x29277b0 .cmp/eq 5, v0x27a3aa0_0, L_0x7f5ef6601570;
L_0x2927d20 .part v0x27943f0_0, 31, 1;
L_0x2927e50 .part v0x27943f0_0, 16, 16;
L_0x2927ef0 .concat [ 16 1 0 0], L_0x2927e50, L_0x2927d20;
L_0x2927fe0 .part v0x27943f0_0, 16, 16;
L_0x2928080 .concat [ 16 1 0 0], L_0x2927fe0, L_0x7f5ef66015b8;
L_0x2928210 .functor MUXZ 17, L_0x2928080, L_0x2927ef0, L_0x29278a0, C4<>;
L_0x29283a0 .part v0x27e6540_0, 31, 1;
L_0x2928440 .part v0x27e6540_0, 16, 16;
L_0x29284e0 .concat [ 16 1 0 0], L_0x2928440, L_0x29283a0;
L_0x2928640 .part v0x27e6540_0, 16, 16;
L_0x29286e0 .concat [ 16 1 0 0], L_0x2928640, L_0x7f5ef6601600;
L_0x2928820 .functor MUXZ 17, L_0x29286e0, L_0x29284e0, L_0x29278a0, C4<>;
L_0x2928960 .part v0x27943f0_0, 0, 16;
L_0x2928a90 .concat [ 16 1 0 0], L_0x2928960, L_0x7f5ef6601648;
L_0x2928bd0 .part v0x27e6540_0, 0, 16;
L_0x2928e20 .concat [ 16 1 0 0], L_0x2928bd0, L_0x7f5ef6601690;
S_0x28c7ed0 .scope module, "u_mult16x16" "mult16x16" 33 52, 34 4 0, S_0x28c6bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "in1"
    .port_info 1 /INPUT 17 "in2"
    .port_info 2 /OUTPUT 64 "out"
v0x28c80f0_0 .net/s *"_s0", 63 0, L_0x29279b0;  1 drivers
v0x28c8190_0 .net/s *"_s2", 63 0, L_0x2927aa0;  1 drivers
v0x28c8250_0 .net/s "in1", 16 0, v0x28ca7e0_0;  1 drivers
v0x28c8340_0 .net/s "in2", 16 0, v0x28ca880_0;  1 drivers
v0x28c8420_0 .net/s "out", 63 0, L_0x2927b90;  alias, 1 drivers
L_0x29279b0 .extend/s 64, v0x28ca7e0_0;
L_0x2927aa0 .extend/s 64, v0x28ca880_0;
L_0x2927b90 .arith/mult 64, L_0x29279b0, L_0x2927aa0;
S_0x28db4b0 .scope module, "u_zap_icache_mmu" "zap_i_mmu_cache" 2 239, 35 24 0, S_0x27aa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address_nxt"
    .port_info 3 /INPUT 1 "i_dcache_stall"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_clear_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_shifter"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 1 "i_stall_from_decode"
    .port_info 9 /INPUT 1 "i_clear_from_decode"
    .port_info 10 /INPUT 32 "i_address"
    .port_info 11 /INPUT 32 "i_cpsr"
    .port_info 12 /OUTPUT 32 "o_rd_data"
    .port_info 13 /OUTPUT 1 "o_stall"
    .port_info 14 /OUTPUT 1 "o_fault"
    .port_info 15 /INPUT 32 "i_cp_word"
    .port_info 16 /INPUT 1 "i_cp_dav"
    .port_info 17 /INPUT 32 "i_reg_rd_data"
    .port_info 18 /INPUT 32 "i_ram_rd_data"
    .port_info 19 /OUTPUT 32 "o_ram_address"
    .port_info 20 /OUTPUT 1 "o_ram_rd_en"
    .port_info 21 /INPUT 1 "i_ram_done"
P_0x28db630 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28db670 .param/l "APSR_NA_NA" 0 36 49, C4<0000>;
P_0x28db6b0 .param/l "APSR_RO_NA" 0 36 51, C4<0010>;
P_0x28db6f0 .param/l "APSR_RO_RO" 0 36 50, C4<0001>;
P_0x28db730 .param/l "APSR_RW_NA" 0 36 52, C4<01zz>;
P_0x28db770 .param/l "APSR_RW_RO" 0 36 53, C4<10zz>;
P_0x28db7b0 .param/l "APSR_RW_RW" 0 36 54, C4<11zz>;
P_0x28db7f0 .param/l "CACHE_FILL_0" 1 36 12, +C4<00000000000000000000000000000101>;
P_0x28db830 .param/l "CACHE_FILL_1" 1 36 13, +C4<00000000000000000000000000000110>;
P_0x28db870 .param/l "CACHE_FILL_2" 1 36 14, +C4<00000000000000000000000000000111>;
P_0x28db8b0 .param/l "CACHE_FILL_3" 1 36 15, +C4<00000000000000000000000000001000>;
P_0x28db8f0 .param/l "CACHE_SIZE" 0 37 4, +C4<00000000000000000000010000000000>;
P_0x28db930 .param/l "CACHE_TAG_WDT" 0 36 25, +C4<00000000000000000000000000000010110>;
P_0x28db970 .param/l "DAC_CLIENT" 0 36 60, C4<01>;
P_0x28db9b0 .param/l "DAC_MANAGER" 0 36 59, C4<11>;
P_0x28db9f0 .param/l "FETCH_L1_DESC" 1 36 10, +C4<00000000000000000000000000000001>;
P_0x28dba30 .param/l "FETCH_L2_DESC" 1 36 11, +C4<00000000000000000000000000000010>;
P_0x28dba70 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28dbab0 .param/l "FSR_PAGE_DOMAIN_FAULT" 0 36 73, C4<1011>;
P_0x28dbaf0 .param/l "FSR_PAGE_PERMISSION_FAULT" 0 36 74, C4<1111>;
P_0x28dbb30 .param/l "FSR_PAGE_TRANSLATION_FAULT" 0 36 72, C4<0111>;
P_0x28dbb70 .param/l "FSR_SECTION_DOMAIN_FAULT" 0 36 67, C4<1001>;
P_0x28dbbb0 .param/l "FSR_SECTION_PERMISSION_FAULT" 0 36 69, C4<1101>;
P_0x28dbbf0 .param/l "FSR_SECTION_TRANSLATION_FAULT" 0 36 68, C4<0101>;
P_0x28dbc30 .param/l "IDLE" 1 36 9, +C4<00000000000000000000000000000000>;
P_0x28dbc70 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28dbcb0 .param/l "LPAGE_ID" 0 36 37, C4<01>;
P_0x28dbcf0 .param/l "LPAGE_TLB_ENTRIES" 0 37 2, +C4<00000000000000000000000000001000>;
P_0x28dbd30 .param/l "LPAGE_TLB_WDT" 0 36 41, +C4<00000000000000000000000000000101101>;
P_0x28dbd70 .param/l "MEM_WRITE_IDLE" 1 36 21, +C4<00000000000000000000000000001110>;
P_0x28dbdb0 .param/l "MEM_WRITE_RD_DLY" 1 36 22, +C4<00000000000000000000000000001111>;
P_0x28dbdf0 .param/l "NUMBER_OF_STATES" 1 36 23, +C4<00000000000000000000000000010000>;
P_0x28dbe30 .param/l "PAGE_ID" 0 36 31, C4<01>;
P_0x28dbe70 .param/l "PHY_REGS" 0 35 24, +C4<00000000000000000000000000101001>;
P_0x28dbeb0 .param/l "RD_DLY" 1 36 17, +C4<00000000000000000000000000001010>;
P_0x28dbef0 .param/l "REFRESH_CYCLE" 1 36 16, +C4<00000000000000000000000000001001>;
P_0x28dbf30 .param/l "REFRESH_CYCLE_CACHE" 1 36 18, +C4<00000000000000000000000000001011>;
P_0x28dbf70 .param/l "SECTION_ID" 0 36 30, C4<10>;
P_0x28dbfb0 .param/l "SECTION_TLB_ENTRIES" 0 37 1, +C4<00000000000000000000000000000100>;
P_0x28dbff0 .param/l "SECTION_TLB_WDT" 0 36 39, +C4<00000000000000000000000000000101010>;
P_0x28dc030 .param/l "SPAGE_ID" 0 36 36, C4<10>;
P_0x28dc070 .param/l "SPAGE_TLB_ENTRIES" 0 37 3, +C4<00000000000000000000000000010000>;
P_0x28dc0b0 .param/l "SPAGE_TLB_WDT" 0 36 43, +C4<00000000000000000000000000000110100>;
P_0x28dc0f0 .param/l "START_CACHE_FILL" 1 36 19, +C4<00000000000000000000000000001100>;
P_0x28dc130 .param/l "START_DESC_FETCH" 1 36 20, +C4<00000000000000000000000000001101>;
P_0x28dc170 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28dc1b0 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28dc1f0 .param/l "UND" 0 3 8, C4<11011>;
P_0x28dc230 .param/l "USR" 0 3 6, C4<10000>;
L_0x2936e20 .functor AND 1, L_0x2936c20, L_0x2936d20, C4<1>, C4<1>;
L_0x2936f60 .functor OR 1, v0x28f2260_0, L_0x2936e20, C4<0>, C4<0>;
L_0x2937160 .functor AND 1, v0x28f3df0_0, L_0x2937070, C4<1>, C4<1>;
L_0x2937310 .functor OR 1, v0x28eb6c0_0, L_0x2937220, C4<0>, C4<0>;
L_0x2937ac0 .functor AND 1, L_0x29378a0, L_0x2937990, C4<1>, C4<1>;
L_0x2937b60 .functor OR 1, v0x28f2260_0, L_0x2937ac0, C4<0>, C4<0>;
L_0x2937da0 .functor AND 1, v0x28f3df0_0, L_0x2937c70, C4<1>, C4<1>;
L_0x2937fc0 .functor OR 1, v0x28ec030_0, L_0x2937e60, C4<0>, C4<0>;
L_0x2937f50 .functor AND 1, L_0x29385a0, L_0x2938640, C4<1>, C4<1>;
L_0x2938810 .functor OR 1, v0x28f2260_0, L_0x2937f50, C4<0>, C4<0>;
L_0x29389c0 .functor AND 1, v0x28f3df0_0, L_0x2938920, C4<1>, C4<1>;
L_0x29386e0 .functor OR 1, v0x28ec030_0, L_0x2938a30, C4<0>, C4<0>;
L_0x2938e10 .functor AND 1, L_0x2939000, L_0x2939130, C4<1>, C4<1>;
L_0x29392e0 .functor OR 1, v0x28f2260_0, L_0x2938e10, C4<0>, C4<0>;
L_0x2938bc0 .functor AND 1, v0x28f3df0_0, L_0x29393f0, C4<1>, C4<1>;
L_0x29391d0 .functor OR 1, v0x28ec030_0, L_0x29395a0, C4<0>, C4<0>;
L_0x2939d10 .functor AND 1, L_0x2939b80, L_0x2939a00, C4<1>, C4<1>;
v0x28f00d0_0 .net *"_s10", 0 0, L_0x2936e20;  1 drivers
v0x28f01b0_0 .net *"_s15", 0 0, L_0x2937070;  1 drivers
v0x28f0270_0 .net *"_s19", 0 0, L_0x2937220;  1 drivers
L_0x7f5ef6601b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f0310_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601b10;  1 drivers
v0x28f03f0_0 .net *"_s27", 0 0, L_0x29378a0;  1 drivers
v0x28f04b0_0 .net *"_s29", 0 0, L_0x2937990;  1 drivers
v0x28f0570_0 .net *"_s30", 0 0, L_0x2937ac0;  1 drivers
v0x28f0630_0 .net *"_s35", 0 0, L_0x2937c70;  1 drivers
v0x28f06f0_0 .net *"_s39", 0 0, L_0x2937e60;  1 drivers
v0x28f0840_0 .net *"_s47", 0 0, L_0x29385a0;  1 drivers
v0x28f0900_0 .net *"_s49", 0 0, L_0x2938640;  1 drivers
v0x28f09c0_0 .net *"_s50", 0 0, L_0x2937f50;  1 drivers
v0x28f0a80_0 .net *"_s55", 0 0, L_0x2938920;  1 drivers
v0x28f0b40_0 .net *"_s59", 0 0, L_0x2938a30;  1 drivers
v0x28f0c00_0 .net *"_s67", 0 0, L_0x2939000;  1 drivers
v0x28f0cc0_0 .net *"_s69", 0 0, L_0x2939130;  1 drivers
v0x28f0d80_0 .net *"_s7", 0 0, L_0x2936c20;  1 drivers
v0x28f0f30_0 .net *"_s70", 0 0, L_0x2938e10;  1 drivers
v0x28f0fd0_0 .net *"_s75", 0 0, L_0x29393f0;  1 drivers
v0x28f1070_0 .net *"_s79", 0 0, L_0x29395a0;  1 drivers
L_0x7f5ef6601c30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28f1110_0 .net/2u *"_s86", 15 0, L_0x7f5ef6601c30;  1 drivers
v0x28f11f0_0 .net *"_s9", 0 0, L_0x2936d20;  1 drivers
v0x28f12b0_0 .net *"_s91", 0 0, L_0x2939b80;  1 drivers
v0x28f1370_0 .net *"_s93", 0 0, L_0x2939a00;  1 drivers
v0x28f1430_0 .net "baddr", 31 0, v0x28eb550_0;  1 drivers
v0x28f14f0_0 .var "buf0_ff", 31 0;
v0x28f15b0_0 .var "buf0_nxt", 31 0;
v0x28f1690_0 .var "buf1_ff", 31 0;
v0x28f1770_0 .var "buf1_nxt", 31 0;
v0x28f1850_0 .var "buf2_ff", 31 0;
v0x28f1930_0 .var "buf2_nxt", 31 0;
v0x28f1a10_0 .var "cache_ben", 15 0;
v0x28f1af0_0 .net "cache_en", 0 0, v0x28eb9e0_0;  1 drivers
v0x28f0e50_0 .net "cache_inv", 0 0, v0x28eb6c0_0;  1 drivers
v0x28f1da0_0 .net "cache_rdata", 127 0, v0x28e36d0_0;  1 drivers
v0x28f1e70_0 .var "cache_wdata", 127 0;
v0x28f1f40_0 .net "dac_reg", 31 0, v0x28eb840_0;  1 drivers
v0x28f2010_0 .var "far", 31 0;
v0x28f20e0_0 .var "far_ff", 31 0;
v0x28f2180_0 .var "far_nxt", 31 0;
v0x28f2260_0 .var "force_rd", 0 0;
v0x28f2320_0 .var "fsr", 31 0;
v0x28f2410_0 .var "fsr_ff", 31 0;
v0x28f24d0_0 .var "fsr_nxt", 31 0;
v0x28f25b0_0 .net "i_address", 31 0, v0x28c2ef0_0;  alias, 1 drivers
v0x28f2670_0 .net "i_address_nxt", 31 0, v0x28c2f90_0;  alias, 1 drivers
v0x28f2730_0 .net "i_clear_from_alu", 0 0, L_0x2933360;  alias, 1 drivers
v0x28f27d0_0 .net "i_clear_from_decode", 0 0, L_0x29336c0;  alias, 1 drivers
v0x28f28a0_0 .net "i_clear_from_writeback", 0 0, L_0x2933260;  alias, 1 drivers
v0x28f2940_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28f29e0_0 .net "i_cp_dav", 0 0, v0x27c5f60_0;  alias, 1 drivers
v0x28f2b10_0 .net "i_cp_word", 31 0, v0x27c5070_0;  alias, 1 drivers
v0x28f2c40_0 .net "i_cpsr", 31 0, L_0x24f7f00;  alias, 1 drivers
v0x28f2d00_0 .net "i_dcache_stall", 0 0, v0x290de10_0;  alias, 1 drivers
v0x28f2da0_0 .net "i_ram_done", 0 0, L_0x293a400;  1 drivers
v0x28f2e60_0 .net "i_ram_rd_data", 31 0, v0x285b920_0;  alias, 1 drivers
v0x28f2f20_0 .net "i_reg_rd_data", 31 0, v0x28c2950_0;  alias, 1 drivers
v0x28f2fc0_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28f3060_0 .net "i_stall_from_decode", 0 0, L_0x227efd0;  alias, 1 drivers
v0x28f3100_0 .net "i_stall_from_issue", 0 0, L_0x2933440;  alias, 1 drivers
v0x28f31d0_0 .net "i_stall_from_shifter", 0 0, L_0x29333d0;  alias, 1 drivers
v0x28f32a0_0 .net "lptlb_rdata", 44 0, v0x28ee3b0_0;  1 drivers
v0x28f3340_0 .net "lptlb_rdav", 0 0, v0x28ee490_0;  1 drivers
v0x28f3410_0 .var "lptlb_wdata", 44 0;
v0x28f34e0_0 .var "lptlb_wen", 0 0;
v0x28f1b90_0 .net "mmu_en", 0 0, v0x28ebaa0_0;  1 drivers
v0x28f1c30_0 .var "o_fault", 0 0;
v0x28f3990_0 .var "o_ram_address", 31 0;
v0x28f3a30_0 .var "o_ram_rd_en", 0 0;
v0x28f3ad0_0 .var "o_rd_data", 31 0;
v0x28f3b70_0 .var "o_stall", 0 0;
v0x28f3c10_0 .var "pc_buf", 31 0;
v0x28f3cb0_0 .var "phy_addr_ff", 31 0;
v0x28f3d50_0 .var "phy_addr_nxt", 31 0;
v0x28f3df0_0 .var "refresh", 0 0;
v0x28f3eb0_0 .net "setlb_rdata", 41 0, v0x28e11c0_0;  1 drivers
v0x28f3f70_0 .net "setlb_rdav", 0 0, v0x28e12a0_0;  1 drivers
v0x28f4040_0 .var "setlb_wdata", 41 0;
v0x28f4110_0 .var "setlb_wen", 0 0;
v0x28f41e0_0 .net "sptlb_rdata", 51 0, v0x28efd70_0;  1 drivers
v0x28f42b0_0 .net "sptlb_rdav", 0 0, v0x28efe50_0;  1 drivers
v0x28f4380_0 .var "sptlb_wdata", 51 0;
v0x28f4450_0 .var "sptlb_wen", 0 0;
v0x28f4520_0 .net "sr", 1 0, v0x28ebf50_0;  1 drivers
v0x28f45f0_0 .var "stall", 0 0;
v0x28f4690_0 .var "state_ff", 3 0;
v0x28f4730_0 .var "state_nxt", 3 0;
v0x28f47d0_0 .net "tag_rdata", 21 0, v0x28e4fd0_0;  1 drivers
v0x28f48c0_0 .net "tag_rdav", 0 0, v0x28e50b0_0;  1 drivers
v0x28f4990_0 .var "tag_wen", 0 0;
v0x28f4a30_0 .net "tlb_inv", 0 0, v0x28ec030_0;  1 drivers
E_0x28dd630/0 .event edge, v0x28d7910_0, v0x26b6270_0, v0x28d77d0_0, v0x28d8130_0;
E_0x28dd630/1 .event edge, v0x28d8090_0, v0x28d7ff0_0, v0x28d7870_0;
E_0x28dd630 .event/or E_0x28dd630/0, E_0x28dd630/1;
E_0x28dd6b0/0 .event edge, v0x28f2410_0, v0x28f20e0_0, v0x28f3cb0_0, v0x28f14f0_0;
E_0x28dd6b0/1 .event edge, v0x28f1690_0, v0x28f1850_0, v0x28f4690_0, v0x28ebaa0_0;
E_0x28dd6b0/2 .event edge, v0x28efd70_0, v0x27b4cb0_0, v0x28efe50_0, v0x28d7b90_0;
E_0x28dd6b0/3 .event edge, v0x28ebf50_0, v0x28eb840_0, v0x28f24d0_0, v0x28ee3b0_0;
E_0x28dd6b0/4 .event edge, v0x28ee490_0, v0x28e11c0_0, v0x28e12a0_0, v0x28de350_0;
E_0x28dd6b0/5 .event edge, v0x28eb9e0_0, v0x28e4fd0_0, v0x28e50b0_0, v0x28de290_0;
E_0x28dd6b0/6 .event edge, v0x28f45f0_0, v0x28f3d50_0, v0x28f2da0_0, v0x28eb550_0;
E_0x28dd6b0/7 .event edge, v0x285b920_0;
E_0x28dd6b0 .event/or E_0x28dd6b0/0, E_0x28dd6b0/1, E_0x28dd6b0/2, E_0x28dd6b0/3, E_0x28dd6b0/4, E_0x28dd6b0/5, E_0x28dd6b0/6, E_0x28dd6b0/7;
E_0x28dd7e0/0 .event edge, v0x28f2410_0, v0x28f20e0_0, v0x28eb9e0_0, v0x28f3c10_0;
E_0x28dd7e0/1 .event edge, v0x28e36d0_0, v0x285b920_0;
E_0x28dd7e0 .event/or E_0x28dd7e0/0, E_0x28dd7e0/1;
E_0x28dd860/0 .event edge, v0x28d7910_0, v0x26b6270_0, v0x28d77d0_0, v0x28d8130_0;
E_0x28dd860/1 .event edge, v0x28d8090_0, v0x28d7ff0_0;
E_0x28dd860 .event/or E_0x28dd860/0, E_0x28dd860/1;
L_0x2936a00 .part v0x28c2ef0_0, 10, 22;
L_0x2936ad0 .functor MUXZ 1, L_0x7f5ef6601b10, v0x28f4990_0, L_0x293a400, C4<>;
L_0x2936c20 .reduce/nor v0x28f45f0_0;
L_0x2936d20 .reduce/nor v0x28f3b70_0;
L_0x2937070 .reduce/nor v0x28f2260_0;
L_0x2937220 .reduce/nor v0x28eb9e0_0;
L_0x2937420 .part v0x28c2f90_0, 4, 6;
L_0x29375a0 .part v0x28c2ef0_0, 4, 6;
L_0x29378a0 .reduce/nor v0x28f45f0_0;
L_0x2937990 .reduce/nor v0x28f3b70_0;
L_0x2937c70 .reduce/nor v0x28f2260_0;
L_0x2937e60 .reduce/nor v0x28ebaa0_0;
L_0x2938120 .part v0x28c2f90_0, 20, 2;
L_0x2938210 .part v0x28c2ef0_0, 20, 2;
L_0x29385a0 .reduce/nor v0x28f45f0_0;
L_0x2938640 .reduce/nor v0x28f3b70_0;
L_0x2938920 .reduce/nor v0x28f2260_0;
L_0x2938a30 .reduce/nor v0x28ebaa0_0;
L_0x2938c30 .part v0x28c2f90_0, 16, 3;
L_0x2938d20 .part v0x28c2ef0_0, 16, 3;
L_0x2939000 .reduce/nor v0x28f45f0_0;
L_0x2939130 .reduce/nor v0x28f3b70_0;
L_0x29393f0 .reduce/nor v0x28f2260_0;
L_0x29395a0 .reduce/nor v0x28ebaa0_0;
L_0x29398c0 .part v0x28c2f90_0, 12, 4;
L_0x2939960 .part v0x28c2ef0_0, 12, 4;
L_0x29396d0 .functor MUXZ 16, L_0x7f5ef6601c30, v0x28f1a10_0, L_0x293a400, C4<>;
L_0x2939b80 .reduce/nor v0x28f45f0_0;
L_0x2939a00 .reduce/nor v0x28f3b70_0;
L_0x2939e20 .part v0x28c2ef0_0, 4, 6;
S_0x28dd910 .scope function, "adapt_cache_data" "adapt_cache_data" 35 381, 35 381 0, S_0x28db4b0;
 .timescale 0 0;
v0x28dddd0_0 .var "adapt_cache_data", 31 0;
v0x28dded0_0 .var "cd", 127 0;
v0x28ddfb0_0 .var "shift", 1 0;
TD_zap_top.u_zap_icache_mmu.adapt_cache_data ;
    %fork t_27, S_0x28ddae0;
    %jmp t_26;
    .scope S_0x28ddae0;
t_27 ;
    %load/vec4 v0x28ddfb0_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x28ddcd0_0, 0, 32;
    %load/vec4 v0x28dded0_0;
    %ix/getv 4, v0x28ddcd0_0;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x28dddd0_0, 0, 32;
    %end;
    .scope S_0x28dd910;
t_26 %join;
    %end;
S_0x28ddae0 .scope begin, "blk1" "blk1" 35 382, 35 382 0, S_0x28dd910;
 .timescale 0 0;
v0x28ddcd0_0 .var "shamt", 31 0;
S_0x28de0a0 .scope begin, "blk1" "blk1" 35 390, 35 390 0, S_0x28db4b0;
 .timescale 0 0;
v0x28de290_0 .var "cacheable", 0 0;
v0x28de350_0 .var "goahead", 0 0;
S_0x28de410 .scope task, "generate_memory_read2" "generate_memory_read2" 38 12, 38 12 0, S_0x28db4b0;
 .timescale 0 0;
v0x28de610_0 .var "address", 31 0;
TD_zap_top.u_zap_icache_mmu.generate_memory_read2 ;
    %load/vec4 v0x28de610_0;
    %store/vec4 v0x28f3990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3a30_0, 0, 1;
    %end;
S_0x28de6f0 .scope function, "is_apsr_ok" "is_apsr_ok" 39 84, 39 84 0, S_0x28db4b0;
 .timescale 0 0;
v0x28de8c0_0 .var "apsr", 3 0;
v0x28de9c0_0 .var "is_apsr_ok", 0 0;
v0x28dea80_0 .var "rd", 0 0;
v0x28deb50_0 .var "user", 0 0;
v0x28dec10_0 .var "wr", 0 0;
v0x28ded20_0 .var "x", 0 0;
TD_zap_top.u_zap_icache_mmu.is_apsr_ok ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ded20_0, 0, 1;
    %load/vec4 v0x28de8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_43.502, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_43.503, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_43.504, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 4;
    %cmp/z;
    %jmp/1 T_43.505, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 4;
    %cmp/z;
    %jmp/1 T_43.506, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 4;
    %cmp/z;
    %jmp/1 T_43.507, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.502 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.503 ;
    %load/vec4 v0x28dec10_0;
    %nor/r;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.504 ;
    %load/vec4 v0x28deb50_0;
    %nor/r;
    %load/vec4 v0x28dea80_0;
    %and;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.505 ;
    %load/vec4 v0x28deb50_0;
    %nor/r;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.506 ;
    %load/vec4 v0x28deb50_0;
    %nor/r;
    %load/vec4 v0x28deb50_0;
    %load/vec4 v0x28dea80_0;
    %and;
    %or;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.507 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28ded20_0, 0, 1;
    %jmp T_43.509;
T_43.509 ;
    %pop/vec4 1;
    %load/vec4 v0x28ded20_0;
    %store/vec4 v0x28de9c0_0, 0, 1;
    %end;
S_0x28dede0 .scope task, "kill_memory_op2" "kill_memory_op2" 38 5, 38 5 0, S_0x28db4b0;
 .timescale 0 0;
TD_zap_top.u_zap_icache_mmu.kill_memory_op2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3a30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f3990_0, 0, 32;
    %end;
S_0x28df000 .scope function, "lpage_fsr" "lpage_fsr" 39 56, 39 56 0, S_0x28db4b0;
 .timescale 0 0;
v0x28df1d0_0 .var "ap_sel", 1 0;
v0x28df2d0_0 .var "apsr", 3 0;
v0x28df3b0_0 .var "dac", 1 0;
v0x28df470_0 .var "dac_reg", 31 0;
v0x28df550_0 .var "lpage_fsr", 7 0;
v0x28df680_0 .var "rd", 0 0;
v0x28df740_0 .var "sr", 1 0;
v0x28df820_0 .var "tlb", 44 0;
v0x28df900_0 .var "user", 0 0;
v0x28dfa50_0 .var "wr", 0 0;
TD_zap_top.u_zap_icache_mmu.lpage_fsr ;
    %load/vec4 v0x28df820_0;
    %parti/s 8, 4, 4;
    %load/vec4 v0x28df1d0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28df2d0_0, 4, 2;
    %load/vec4 v0x28df740_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28df2d0_0, 4, 2;
    %load/vec4 v0x28df470_0;
    %load/vec4 v0x28df820_0;
    %parti/s 4, 12, 5;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x28df3b0_0, 0, 2;
    %load/vec4 v0x28df3b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.510, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.511, 6;
    %load/vec4 v0x28df820_0;
    %parti/s 4, 12, 5;
    %concati/vec4 11, 0, 4;
    %store/vec4 v0x28df550_0, 0, 8;
    %jmp T_45.513;
T_45.510 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28df550_0, 0, 8;
    %jmp T_45.513;
T_45.511 ;
    %load/vec4 v0x28df900_0;
    %load/vec4 v0x28df680_0;
    %load/vec4 v0x28dfa50_0;
    %load/vec4 v0x28df2d0_0;
    %store/vec4 v0x28de8c0_0, 0, 4;
    %store/vec4 v0x28dec10_0, 0, 1;
    %store/vec4 v0x28dea80_0, 0, 1;
    %store/vec4 v0x28deb50_0, 0, 1;
    %fork TD_zap_top.u_zap_icache_mmu.is_apsr_ok, S_0x28de6f0;
    %join;
    %load/vec4  v0x28de9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.514, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_45.515, 8;
T_45.514 ; End of true expr.
    %load/vec4 v0x28df820_0;
    %parti/s 4, 12, 5;
    %concati/vec4 15, 0, 4;
    %jmp/0 T_45.515, 8;
 ; End of false expr.
    %blend;
T_45.515;
    %store/vec4 v0x28df550_0, 0, 8;
    %jmp T_45.513;
T_45.513 ;
    %pop/vec4 1;
    %end;
S_0x28dfb10 .scope module, "sect" "mem_inv_block" 35 249, 40 8 0, S_0x28db4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 42 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 2 "i_raddr"
    .port_info 8 /INPUT 2 "i_waddr"
    .port_info 9 /OUTPUT 42 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x28dfc90 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000000000100>;
P_0x28dfcd0 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000101010>;
L_0x7f5ef6601b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28e0610_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601b58;  1 drivers
v0x28e06d0_0 .net "addr_r", 1 0, L_0x2937690;  1 drivers
v0x28e07b0_0 .var "dav_ff", 3 0;
v0x28e08a0_0 .net "en_r", 0 0, L_0x2937730;  1 drivers
v0x28e0960_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28e0a50_0 .net "i_inv", 0 0, L_0x2937fc0;  1 drivers
v0x28e0b10_0 .net "i_raddr", 1 0, L_0x2938120;  1 drivers
v0x28e0bf0_0 .net "i_refresh", 0 0, L_0x2937da0;  1 drivers
v0x28e0cb0_0 .net "i_ren", 0 0, L_0x2937b60;  1 drivers
v0x28e0e00_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28e0ea0_0 .net "i_waddr", 1 0, L_0x2938210;  1 drivers
v0x28e0f60_0 .net "i_wdata", 41 0, v0x28f4040_0;  1 drivers
v0x28e1040_0 .net "i_wen", 0 0, v0x28f4110_0;  1 drivers
v0x28e1100 .array "mem_ff", 0 3, 41 0;
v0x28e11c0_0 .var "o_rdata", 41 0;
v0x28e12a0_0 .var "o_rdav", 0 0;
L_0x2937690 .functor MUXZ 2, L_0x2938120, L_0x2938210, L_0x2937da0, C4<>;
L_0x2937730 .functor MUXZ 1, L_0x2937b60, L_0x7f5ef6601b58, L_0x2937da0, C4<>;
S_0x28dff30 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x28dfb10;
 .timescale 0 0;
v0x28e0120_0 .var/i "i", 31 0;
S_0x28e0220 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x28dfb10;
 .timescale 0 0;
S_0x28e0410 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x28dfb10;
 .timescale 0 0;
S_0x28e1520 .scope function, "section_fsr" "section_fsr" 39 4, 39 4 0, S_0x28db4b0;
 .timescale 0 0;
v0x28e16a0_0 .var "apsr", 3 0;
v0x28e17a0_0 .var "dac", 1 0;
v0x28e1880_0 .var "dac_reg", 31 0;
v0x28e1970_0 .var "rd", 0 0;
v0x28e1a30_0 .var "section_fsr", 7 0;
v0x28e1b60_0 .var "sr", 1 0;
v0x28e1c40_0 .var "tlb", 41 0;
v0x28e1d20_0 .var "user", 0 0;
v0x28e1de0_0 .var "wr", 0 0;
TD_zap_top.u_zap_icache_mmu.section_fsr ;
    %load/vec4 v0x28e1c40_0;
    %parti/s 2, 10, 5;
    %load/vec4 v0x28e1b60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28e16a0_0, 0, 4;
    %load/vec4 v0x28e1880_0;
    %load/vec4 v0x28e1c40_0;
    %parti/s 4, 5, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x28e17a0_0, 0, 2;
    %load/vec4 v0x28e17a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.516, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.517, 6;
    %load/vec4 v0x28e1c40_0;
    %parti/s 4, 5, 4;
    %concati/vec4 9, 0, 4;
    %store/vec4 v0x28e1a30_0, 0, 8;
    %jmp T_46.519;
T_46.516 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28e1a30_0, 0, 8;
    %jmp T_46.519;
T_46.517 ;
    %load/vec4 v0x28e1d20_0;
    %load/vec4 v0x28e1970_0;
    %load/vec4 v0x28e1de0_0;
    %load/vec4 v0x28e16a0_0;
    %store/vec4 v0x28de8c0_0, 0, 4;
    %store/vec4 v0x28dec10_0, 0, 1;
    %store/vec4 v0x28dea80_0, 0, 1;
    %store/vec4 v0x28deb50_0, 0, 1;
    %fork TD_zap_top.u_zap_icache_mmu.is_apsr_ok, S_0x28de6f0;
    %join;
    %load/vec4  v0x28de9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.520, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_46.521, 8;
T_46.520 ; End of true expr.
    %load/vec4 v0x28e1c40_0;
    %parti/s 4, 5, 4;
    %concati/vec4 13, 0, 4;
    %jmp/0 T_46.521, 8;
 ; End of false expr.
    %blend;
T_46.521;
    %store/vec4 v0x28e1a30_0, 0, 8;
    %jmp T_46.519;
T_46.519 ;
    %pop/vec4 1;
    %end;
S_0x28e1f30 .scope function, "spage_fsr" "spage_fsr" 39 29, 39 29 0, S_0x28db4b0;
 .timescale 0 0;
v0x28e2140_0 .var "ap_sel", 1 0;
v0x28e21e0_0 .var "apsr", 3 0;
v0x28e22c0_0 .var "dac", 1 0;
v0x28e2380_0 .var "dac_reg", 31 0;
v0x28e2460_0 .var "rd", 0 0;
v0x28e2520_0 .var "spage_fsr", 7 0;
v0x28e2600_0 .var "sr", 1 0;
v0x28e26e0_0 .var "tlb", 51 0;
v0x28e27c0_0 .var "user", 0 0;
v0x28e2910_0 .var "wr", 0 0;
TD_zap_top.u_zap_icache_mmu.spage_fsr ;
    %load/vec4 v0x28e26e0_0;
    %parti/s 8, 4, 4;
    %load/vec4 v0x28e2140_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e21e0_0, 4, 2;
    %load/vec4 v0x28e2600_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e21e0_0, 4, 2;
    %load/vec4 v0x28e2380_0;
    %load/vec4 v0x28e26e0_0;
    %parti/s 4, 32, 7;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x28e22c0_0, 0, 2;
    %load/vec4 v0x28e22c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.522, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.523, 6;
    %load/vec4 v0x28e26e0_0;
    %parti/s 4, 32, 7;
    %concati/vec4 11, 0, 4;
    %store/vec4 v0x28e2520_0, 0, 8;
    %jmp T_47.525;
T_47.522 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28e2520_0, 0, 8;
    %jmp T_47.525;
T_47.523 ;
    %load/vec4 v0x28e27c0_0;
    %load/vec4 v0x28e2460_0;
    %load/vec4 v0x28e2910_0;
    %load/vec4 v0x28e21e0_0;
    %store/vec4 v0x28de8c0_0, 0, 4;
    %store/vec4 v0x28dec10_0, 0, 1;
    %store/vec4 v0x28dea80_0, 0, 1;
    %store/vec4 v0x28deb50_0, 0, 1;
    %fork TD_zap_top.u_zap_icache_mmu.is_apsr_ok, S_0x28de6f0;
    %join;
    %load/vec4  v0x28de9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.526, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_47.527, 8;
T_47.526 ; End of true expr.
    %load/vec4 v0x28e26e0_0;
    %parti/s 4, 32, 7;
    %concati/vec4 15, 0, 4;
    %jmp/0 T_47.527, 8;
 ; End of false expr.
    %blend;
T_47.527;
    %store/vec4 v0x28e2520_0, 0, 8;
    %jmp T_47.525;
T_47.525 ;
    %pop/vec4 1;
    %end;
S_0x28e29d0 .scope module, "u_cache" "mem_ben_block128" 35 306, 41 3 0, S_0x28db4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 16 "i_ben"
    .port_info 2 /INPUT 1 "i_ren"
    .port_info 3 /INPUT 6 "i_addr"
    .port_info 4 /INPUT 128 "i_wdata"
    .port_info 5 /OUTPUT 128 "o_rdata"
P_0x28e2b50 .param/l "DEPTH" 0 41 4, +C4<00000000000000000000000001000000>;
v0x28e31b0_0 .net "i_addr", 5 0, L_0x2939e20;  1 drivers
v0x28e3290_0 .net "i_ben", 15 0, L_0x29396d0;  1 drivers
v0x28e3370_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28e3440_0 .net "i_ren", 0 0, L_0x2939d10;  1 drivers
v0x28e34e0_0 .net "i_wdata", 127 0, v0x28f1e70_0;  1 drivers
v0x28e3610 .array "mem_ff", 0 63, 127 0;
v0x28e36d0_0 .var "o_rdata", 127 0;
S_0x28e2cd0 .scope begin, "blk1" "blk1" 41 18, 41 18 0, S_0x28e29d0;
 .timescale 0 0;
v0x28e2ec0_0 .var/i "i", 31 0;
S_0x28e2fc0 .scope begin, "block_ram" "block_ram" 41 26, 41 26 0, S_0x28e29d0;
 .timescale 0 0;
S_0x28e38b0 .scope module, "u_cache_tag" "mem_inv_block" 35 230, 40 8 0, S_0x28db4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 22 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 6 "i_raddr"
    .port_info 8 /INPUT 6 "i_waddr"
    .port_info 9 /OUTPUT 22 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x28e3a80 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000001000000>;
P_0x28e3ac0 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000010110>;
L_0x7f5ef6601ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28e4400_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601ac8;  1 drivers
v0x28e44c0_0 .net "addr_r", 5 0, L_0x2936820;  1 drivers
v0x28e45a0_0 .var "dav_ff", 63 0;
v0x28e4690_0 .net "en_r", 0 0, L_0x29368c0;  1 drivers
v0x28e4750_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28e4840_0 .net "i_inv", 0 0, L_0x2937310;  1 drivers
v0x28e4900_0 .net "i_raddr", 5 0, L_0x2937420;  1 drivers
v0x28e49e0_0 .net "i_refresh", 0 0, L_0x2937160;  1 drivers
v0x28e4aa0_0 .net "i_ren", 0 0, L_0x2936f60;  1 drivers
v0x28e4bf0_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28e4c90_0 .net "i_waddr", 5 0, L_0x29375a0;  1 drivers
v0x28e4d70_0 .net "i_wdata", 21 0, L_0x2936a00;  1 drivers
v0x28e4e50_0 .net "i_wen", 0 0, L_0x2936ad0;  1 drivers
v0x28e4f10 .array "mem_ff", 0 63, 21 0;
v0x28e4fd0_0 .var "o_rdata", 21 0;
v0x28e50b0_0 .var "o_rdav", 0 0;
L_0x2936820 .functor MUXZ 6, L_0x2937420, L_0x29375a0, L_0x2937160, C4<>;
L_0x29368c0 .functor MUXZ 1, L_0x2936f60, L_0x7f5ef6601ac8, L_0x2937160, C4<>;
S_0x28e3d20 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x28e38b0;
 .timescale 0 0;
v0x28e3f10_0 .var/i "i", 31 0;
S_0x28e4010 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x28e38b0;
 .timescale 0 0;
S_0x28e4200 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x28e38b0;
 .timescale 0 0;
S_0x28e5330 .scope module, "u_cb_block" "zap_cp15_cb" 35 320, 42 12 0, S_0x28db4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cp_word"
    .port_info 3 /INPUT 1 "i_cp_dav"
    .port_info 4 /OUTPUT 1 "o_cp_done"
    .port_info 5 /INPUT 32 "i_cpsr"
    .port_info 6 /OUTPUT 1 "o_reg_en"
    .port_info 7 /OUTPUT 32 "o_reg_wr_data"
    .port_info 8 /INPUT 32 "i_reg_rd_data"
    .port_info 9 /OUTPUT 6 "o_reg_wr_index"
    .port_info 10 /OUTPUT 6 "o_reg_rd_index"
    .port_info 11 /INPUT 32 "i_fsr"
    .port_info 12 /INPUT 32 "i_far"
    .port_info 13 /OUTPUT 32 "o_dac"
    .port_info 14 /OUTPUT 32 "o_baddr"
    .port_info 15 /OUTPUT 1 "o_cache_inv"
    .port_info 16 /OUTPUT 1 "o_tlb_inv"
    .port_info 17 /OUTPUT 1 "o_dcache_en"
    .port_info 18 /OUTPUT 1 "o_icache_en"
    .port_info 19 /OUTPUT 1 "o_mmu_en"
    .port_info 20 /OUTPUT 2 "o_sr"
P_0x28e5500 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28e5540 .param/l "ACTIVE" 1 42 89, +C4<00000000000000000000000000000001>;
P_0x28e5580 .param/l "AL" 0 8 16, C4<1110>;
P_0x28e55c0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28e5600 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28e5640 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28e5680 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28e56c0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28e5700 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28e5740 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28e5780 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28e57c0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28e5800 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28e5840 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28e5880 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28e58c0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28e5900 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28e5940 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28e5980 .param/l "CC" 0 8 5, C4<0011>;
P_0x28e59c0 .param/l "CS" 0 8 4, C4<0010>;
P_0x28e5a00 .param/l "DONE" 1 42 90, +C4<00000000000000000000000000000010>;
P_0x28e5a40 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28e5a80 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28e5ac0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28e5b00 .param/l "GE" 0 8 12, C4<1010>;
P_0x28e5b40 .param/l "GT" 0 8 14, C4<1100>;
P_0x28e5b80 .param/l "HI" 0 8 10, C4<1000>;
P_0x28e5bc0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28e5c00 .param/l "IDLE" 1 42 88, +C4<00000000000000000000000000000000>;
P_0x28e5c40 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28e5c80 .param/l "LE" 0 8 15, C4<1101>;
P_0x28e5cc0 .param/l "LS" 0 8 11, C4<1001>;
P_0x28e5d00 .param/l "LT" 0 8 13, C4<1011>;
P_0x28e5d40 .param/l "MI" 0 8 6, C4<0100>;
P_0x28e5d80 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x28e5dc0 .param/l "NE" 0 8 3, C4<0001>;
P_0x28e5e00 .param/l "NV" 0 8 17, C4<1111>;
P_0x28e5e40 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x28e5e80 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x28e5ec0 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x28e5f00 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x28e5f40 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x28e5f80 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x28e5fc0 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x28e6000 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x28e6040 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x28e6080 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x28e60c0 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x28e6100 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x28e6140 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x28e6180 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x28e61c0 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x28e6200 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x28e6240 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x28e6280 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x28e62c0 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x28e6300 .param/l "PHY_REGS" 0 42 13, +C4<00000000000000000000000000101001>;
P_0x28e6340 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x28e6380 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x28e63c0 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x28e6400 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x28e6440 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x28e6480 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x28e64c0 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x28e6500 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x28e6540 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x28e6580 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x28e65c0 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x28e6600 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x28e6640 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x28e6680 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x28e66c0 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x28e6700 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x28e6740 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x28e6780 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x28e67c0 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x28e6800 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x28e6840 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x28e6880 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x28e68c0 .param/l "PL" 0 8 7, C4<0101>;
P_0x28e6900 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x28e6940 .param/l "READ" 1 42 91, +C4<00000000000000000000000000000011>;
P_0x28e6980 .param/l "READ_DLY" 1 42 92, +C4<00000000000000000000000000000100>;
P_0x28e69c0 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28e6a00 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28e6a40 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x28e6a80 .param/l "TERM" 1 42 93, +C4<00000000000000000000000000000101>;
P_0x28e6ac0 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x28e6b00 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x28e6b40 .param/l "UND" 0 3 8, C4<11011>;
P_0x28e6b80 .param/l "USR" 0 3 6, C4<10000>;
P_0x28e6bc0 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x28e6c00 .param/l "VC" 0 8 9, C4<0111>;
P_0x28e6c40 .param/l "VS" 0 8 8, C4<0110>;
P_0x28e6c80 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
v0x28ec0f0_0 .array/port v0x28ec0f0, 0;
L_0x2939c20 .functor BUFZ 32, v0x28ec0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28ec0f0_1 .array/port v0x28ec0f0, 1;
L_0x2939c90 .functor BUFZ 32, v0x28ec0f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28ec0f0_2 .array/port v0x28ec0f0, 2;
L_0x2939ff0 .functor BUFZ 32, v0x28ec0f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28ec0f0_3 .array/port v0x28ec0f0, 3;
L_0x293a0c0 .functor BUFZ 32, v0x28ec0f0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28ec0f0_4 .array/port v0x28ec0f0, 4;
L_0x293a1c0 .functor BUFZ 32, v0x28ec0f0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28ec0f0_5 .array/port v0x28ec0f0, 5;
L_0x293a290 .functor BUFZ 32, v0x28ec0f0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28ec0f0_6 .array/port v0x28ec0f0, 6;
L_0x293a360 .functor BUFZ 32, v0x28ec0f0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x28eae70_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28eaf30_0 .net "i_cp_dav", 0 0, v0x27c5f60_0;  alias, 1 drivers
v0x28eaff0_0 .net "i_cp_word", 31 0, v0x27c5070_0;  alias, 1 drivers
v0x28eb0c0_0 .net "i_cpsr", 31 0, L_0x24f7f00;  alias, 1 drivers
v0x28eb190_0 .net "i_far", 31 0, v0x28f2010_0;  1 drivers
v0x28eb2c0_0 .net "i_fsr", 31 0, v0x28f2320_0;  1 drivers
v0x28eb3a0_0 .net "i_reg_rd_data", 31 0, v0x28c2950_0;  alias, 1 drivers
v0x28eb4b0_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28eb550_0 .var "o_baddr", 31 0;
v0x28eb6c0_0 .var "o_cache_inv", 0 0;
v0x28eb780_0 .var "o_cp_done", 0 0;
v0x28eb840_0 .var "o_dac", 31 0;
v0x28eb920_0 .var "o_dcache_en", 0 0;
v0x28eb9e0_0 .var "o_icache_en", 0 0;
v0x28ebaa0_0 .var "o_mmu_en", 0 0;
v0x28ebb60_0 .var "o_reg_en", 0 0;
v0x28ebc20_0 .var "o_reg_rd_index", 5 0;
v0x28ebdd0_0 .var "o_reg_wr_data", 31 0;
v0x28ebe70_0 .var "o_reg_wr_index", 5 0;
v0x28ebf50_0 .var "o_sr", 1 0;
v0x28ec030_0 .var "o_tlb_inv", 0 0;
v0x28ec0f0 .array "r", 0 6, 31 0;
v0x28ec2d0_0 .net "r0", 31 0, L_0x2939c20;  1 drivers
v0x28ec3b0_0 .net "r1", 31 0, L_0x2939c90;  1 drivers
v0x28ec490_0 .net "r2", 31 0, L_0x2939ff0;  1 drivers
v0x28ec570_0 .net "r3", 31 0, L_0x293a0c0;  1 drivers
v0x28ec650_0 .net "r4", 31 0, L_0x293a1c0;  1 drivers
v0x28ec730_0 .net "r5", 31 0, L_0x293a290;  1 drivers
v0x28ec810_0 .net "r6", 31 0, L_0x293a360;  1 drivers
v0x28ec8f0_0 .var "state", 2 0;
E_0x28e9bf0/0 .event edge, v0x28ec0f0_0, v0x28ec0f0_1, v0x28ec0f0_2, v0x28ec0f0_3;
E_0x28e9bf0/1 .event edge, v0x28ec0f0_4, v0x28ec0f0_5, v0x28ec0f0_6;
E_0x28e9bf0 .event/or E_0x28e9bf0/0, E_0x28e9bf0/1;
S_0x28e9f60 .scope function, "is_cc_satisfied" "is_cc_satisfied" 12 95, 12 95 0, S_0x28e5330;
 .timescale 0 0;
v0x28ea340_0 .var "c", 0 0;
v0x28ea420_0 .var "cc", 3 0;
v0x28ea500_0 .var "fl", 3 0;
v0x28ea5f0_0 .var "is_cc_satisfied", 0 0;
v0x28ea6b0_0 .var "n", 0 0;
v0x28ea7c0_0 .var "ok", 0 0;
v0x28ea880_0 .var "v", 0 0;
v0x28ea940_0 .var "z", 0 0;
TD_zap_top.u_zap_icache_mmu.u_cb_block.is_cc_satisfied ;
    %fork t_29, S_0x28ea150;
    %jmp t_28;
    .scope S_0x28ea150;
t_29 ;
    %load/vec4 v0x28ea500_0;
    %split/vec4 1;
    %store/vec4 v0x28ea880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x28ea340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x28ea940_0, 0, 1;
    %store/vec4 v0x28ea6b0_0, 0, 1;
    %load/vec4 v0x28ea420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_48.528, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_48.529, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_48.530, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_48.531, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_48.532, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_48.533, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_48.534, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_48.535, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_48.536, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_48.537, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_48.538, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_48.539, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_48.540, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_48.541, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_48.542, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_48.543, 6;
    %jmp T_48.544;
T_48.528 ;
    %load/vec4 v0x28ea940_0;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.529 ;
    %load/vec4 v0x28ea940_0;
    %nor/r;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.530 ;
    %load/vec4 v0x28ea340_0;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.531 ;
    %load/vec4 v0x28ea340_0;
    %nor/r;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.532 ;
    %load/vec4 v0x28ea6b0_0;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.533 ;
    %load/vec4 v0x28ea6b0_0;
    %nor/r;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.534 ;
    %load/vec4 v0x28ea880_0;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.535 ;
    %load/vec4 v0x28ea880_0;
    %nor/r;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.536 ;
    %load/vec4 v0x28ea340_0;
    %load/vec4 v0x28ea940_0;
    %nor/r;
    %and;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.537 ;
    %load/vec4 v0x28ea340_0;
    %nor/r;
    %load/vec4 v0x28ea940_0;
    %or;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.538 ;
    %load/vec4 v0x28ea6b0_0;
    %load/vec4 v0x28ea880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.539 ;
    %load/vec4 v0x28ea6b0_0;
    %load/vec4 v0x28ea880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.540 ;
    %load/vec4 v0x28ea6b0_0;
    %load/vec4 v0x28ea880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28ea940_0;
    %nor/r;
    %and;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.541 ;
    %load/vec4 v0x28ea6b0_0;
    %load/vec4 v0x28ea880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x28ea940_0;
    %or;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.542 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.543 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ea7c0_0, 0, 1;
    %jmp T_48.544;
T_48.544 ;
    %pop/vec4 1;
    %load/vec4 v0x28ea7c0_0;
    %store/vec4 v0x28ea5f0_0, 0, 1;
    %end;
    .scope S_0x28e9f60;
t_28 %join;
    %end;
S_0x28ea150 .scope begin, "blk1" "blk1" 12 101, 12 101 0, S_0x28e9f60;
 .timescale 0 0;
S_0x28eaa00 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x28e5330;
 .timescale 0 0;
v0x28eabf0_0 .var "cpu_mode", 4 0;
v0x28eacd0_0 .var "index", 5 0;
v0x28eadb0_0 .var "translate", 5 0;
TD_zap_top.u_zap_icache_mmu.u_cb_block.translate ;
    %load/vec4 v0x28eacd0_0;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %load/vec4 v0x28eacd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_49.545, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_49.546, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_49.547, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_49.548, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_49.549, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_49.550, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_49.551, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_49.552, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_49.553, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_49.554, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_49.555, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_49.556, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_49.557, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_49.558, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_49.559, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_49.560, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_49.561, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_49.562, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_49.563, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_49.564, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_49.565, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_49.566, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_49.567, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_49.568, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_49.569, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_49.570, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_49.571, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_49.572, 6;
    %jmp T_49.573;
T_49.545 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.546 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.547 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.548 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.549 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.550 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.551 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.552 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.553 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.554 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.555 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.556 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.557 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.558 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.559 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.560 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.561 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.562 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.563 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.564 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.565 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.566 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.567 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.568 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.569 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.570 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.571 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.572 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.573;
T_49.573 ;
    %pop/vec4 1;
    %load/vec4 v0x28eabf0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_49.574, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_49.575, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_49.576, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_49.577, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_49.578, 6;
    %jmp T_49.579;
T_49.574 ;
    %load/vec4 v0x28eacd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_49.580, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_49.581, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_49.582, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_49.583, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_49.584, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_49.585, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_49.586, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_49.587, 6;
    %jmp T_49.588;
T_49.580 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.581 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.582 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.583 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.584 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.585 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.586 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.587 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.588;
T_49.588 ;
    %pop/vec4 1;
    %jmp T_49.579;
T_49.575 ;
    %load/vec4 v0x28eacd0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_49.589, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_49.590, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_49.591, 6;
    %jmp T_49.592;
T_49.589 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.592;
T_49.590 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.592;
T_49.591 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.592;
T_49.592 ;
    %pop/vec4 1;
    %jmp T_49.579;
T_49.576 ;
    %load/vec4 v0x28eacd0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_49.593, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_49.594, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_49.595, 6;
    %jmp T_49.596;
T_49.593 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.596;
T_49.594 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.596;
T_49.595 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.596;
T_49.596 ;
    %pop/vec4 1;
    %jmp T_49.579;
T_49.577 ;
    %load/vec4 v0x28eacd0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_49.597, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_49.598, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_49.599, 6;
    %jmp T_49.600;
T_49.597 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.600;
T_49.598 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.600;
T_49.599 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.600;
T_49.600 ;
    %pop/vec4 1;
    %jmp T_49.579;
T_49.578 ;
    %load/vec4 v0x28eacd0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_49.601, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_49.602, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_49.603, 6;
    %jmp T_49.604;
T_49.601 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.604;
T_49.602 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.604;
T_49.603 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x28eadb0_0, 0, 6;
    %jmp T_49.604;
T_49.604 ;
    %pop/vec4 1;
    %jmp T_49.579;
T_49.579 ;
    %pop/vec4 1;
    %end;
S_0x28ecd20 .scope module, "u_lptlb" "mem_inv_block" 35 268, 40 8 0, S_0x28db4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 45 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 3 "i_raddr"
    .port_info 8 /INPUT 3 "i_waddr"
    .port_info 9 /OUTPUT 45 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x28e9cb0 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000000001000>;
P_0x28e9cf0 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000101101>;
L_0x7f5ef6601ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28ed750_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601ba0;  1 drivers
v0x28ed810_0 .net "addr_r", 2 0, L_0x2938410;  1 drivers
v0x28ed8f0_0 .var "dav_ff", 7 0;
v0x28ed9e0_0 .net "en_r", 0 0, L_0x29384b0;  1 drivers
v0x28edaa0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28edb90_0 .net "i_inv", 0 0, L_0x29386e0;  1 drivers
v0x28edc50_0 .net "i_raddr", 2 0, L_0x2938c30;  1 drivers
v0x28edd30_0 .net "i_refresh", 0 0, L_0x29389c0;  1 drivers
v0x28eddf0_0 .net "i_ren", 0 0, L_0x2938810;  1 drivers
v0x28edf40_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28ee070_0 .net "i_waddr", 2 0, L_0x2938d20;  1 drivers
v0x28ee150_0 .net "i_wdata", 44 0, v0x28f3410_0;  1 drivers
v0x28ee230_0 .net "i_wen", 0 0, v0x28f34e0_0;  1 drivers
v0x28ee2f0 .array "mem_ff", 0 7, 44 0;
v0x28ee3b0_0 .var "o_rdata", 44 0;
v0x28ee490_0 .var "o_rdav", 0 0;
L_0x2938410 .functor MUXZ 3, L_0x2938c30, L_0x2938d20, L_0x29389c0, C4<>;
L_0x29384b0 .functor MUXZ 1, L_0x2938810, L_0x7f5ef6601ba0, L_0x29389c0, C4<>;
S_0x28ed0b0 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x28ecd20;
 .timescale 0 0;
v0x28ed280_0 .var/i "i", 31 0;
S_0x28ed360 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x28ecd20;
 .timescale 0 0;
S_0x28ed550 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x28ecd20;
 .timescale 0 0;
S_0x28ee710 .scope module, "u_sptlb" "mem_inv_block" 35 287, 40 8 0, S_0x28db4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 52 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 4 "i_raddr"
    .port_info 8 /INPUT 4 "i_waddr"
    .port_info 9 /OUTPUT 52 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x28ee890 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000000010000>;
P_0x28ee8d0 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000110100>;
L_0x7f5ef6601be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28ef1a0_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601be8;  1 drivers
v0x28ef260_0 .net "addr_r", 3 0, L_0x2938ad0;  1 drivers
v0x28ef340_0 .var "dav_ff", 15 0;
v0x28ef430_0 .net "en_r", 0 0, L_0x2938ec0;  1 drivers
v0x28ef4f0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28ef5e0_0 .net "i_inv", 0 0, L_0x29391d0;  1 drivers
v0x28ef6a0_0 .net "i_raddr", 3 0, L_0x29398c0;  1 drivers
v0x28ef780_0 .net "i_refresh", 0 0, L_0x2938bc0;  1 drivers
v0x28ef840_0 .net "i_ren", 0 0, L_0x29392e0;  1 drivers
v0x28ef990_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28efa30_0 .net "i_waddr", 3 0, L_0x2939960;  1 drivers
v0x28efb10_0 .net "i_wdata", 51 0, v0x28f4380_0;  1 drivers
v0x28efbf0_0 .net "i_wen", 0 0, v0x28f4450_0;  1 drivers
v0x28efcb0 .array "mem_ff", 0 15, 51 0;
v0x28efd70_0 .var "o_rdata", 51 0;
v0x28efe50_0 .var "o_rdav", 0 0;
L_0x2938ad0 .functor MUXZ 4, L_0x29398c0, L_0x2939960, L_0x2938bc0, C4<>;
L_0x2938ec0 .functor MUXZ 1, L_0x29392e0, L_0x7f5ef6601be8, L_0x2938bc0, C4<>;
S_0x28eeb00 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x28ee710;
 .timescale 0 0;
v0x28eecd0_0 .var/i "i", 31 0;
S_0x28eedb0 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x28ee710;
 .timescale 0 0;
S_0x28eefa0 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x28ee710;
 .timescale 0 0;
S_0x28f4e40 .scope module, "u_zap_mmu_dcache" "zap_d_mmu_cache" 2 164, 43 24 0, S_0x27aa8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address_nxt"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_read_en"
    .port_info 5 /INPUT 1 "i_write_en"
    .port_info 6 /INPUT 4 "i_ben"
    .port_info 7 /INPUT 32 "i_wr_data"
    .port_info 8 /INPUT 32 "i_address"
    .port_info 9 /INPUT 32 "i_cpsr"
    .port_info 10 /OUTPUT 32 "o_rd_data"
    .port_info 11 /OUTPUT 1 "o_stall"
    .port_info 12 /OUTPUT 1 "o_fault"
    .port_info 13 /INPUT 32 "i_cp_word"
    .port_info 14 /INPUT 1 "i_cp_dav"
    .port_info 15 /OUTPUT 1 "o_cp_done"
    .port_info 16 /OUTPUT 1 "o_reg_en"
    .port_info 17 /OUTPUT 32 "o_reg_wr_data"
    .port_info 18 /INPUT 32 "i_reg_rd_data"
    .port_info 19 /OUTPUT 6 "o_reg_wr_index"
    .port_info 20 /OUTPUT 6 "o_reg_rd_index"
    .port_info 21 /OUTPUT 32 "o_ram_wr_data"
    .port_info 22 /INPUT 32 "i_ram_rd_data"
    .port_info 23 /OUTPUT 32 "o_ram_address"
    .port_info 24 /OUTPUT 1 "o_ram_rd_en"
    .port_info 25 /OUTPUT 1 "o_ram_wr_en"
    .port_info 26 /OUTPUT 4 "o_ram_ben"
    .port_info 27 /INPUT 1 "i_ram_done"
P_0x28f4fc0 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28f5000 .param/l "APSR_NA_NA" 0 36 49, C4<0000>;
P_0x28f5040 .param/l "APSR_RO_NA" 0 36 51, C4<0010>;
P_0x28f5080 .param/l "APSR_RO_RO" 0 36 50, C4<0001>;
P_0x28f50c0 .param/l "APSR_RW_NA" 0 36 52, C4<01zz>;
P_0x28f5100 .param/l "APSR_RW_RO" 0 36 53, C4<10zz>;
P_0x28f5140 .param/l "APSR_RW_RW" 0 36 54, C4<11zz>;
P_0x28f5180 .param/l "CACHE_FILL_0" 1 36 12, +C4<00000000000000000000000000000101>;
P_0x28f51c0 .param/l "CACHE_FILL_1" 1 36 13, +C4<00000000000000000000000000000110>;
P_0x28f5200 .param/l "CACHE_FILL_2" 1 36 14, +C4<00000000000000000000000000000111>;
P_0x28f5240 .param/l "CACHE_FILL_3" 1 36 15, +C4<00000000000000000000000000001000>;
P_0x28f5280 .param/l "CACHE_SIZE" 0 37 4, +C4<00000000000000000000010000000000>;
P_0x28f52c0 .param/l "CACHE_TAG_WDT" 0 36 25, +C4<00000000000000000000000000000010110>;
P_0x28f5300 .param/l "DAC_CLIENT" 0 36 60, C4<01>;
P_0x28f5340 .param/l "DAC_MANAGER" 0 36 59, C4<11>;
P_0x28f5380 .param/l "FETCH_L1_DESC" 1 36 10, +C4<00000000000000000000000000000001>;
P_0x28f53c0 .param/l "FETCH_L2_DESC" 1 36 11, +C4<00000000000000000000000000000010>;
P_0x28f5400 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28f5440 .param/l "FSR_PAGE_DOMAIN_FAULT" 0 36 73, C4<1011>;
P_0x28f5480 .param/l "FSR_PAGE_PERMISSION_FAULT" 0 36 74, C4<1111>;
P_0x28f54c0 .param/l "FSR_PAGE_TRANSLATION_FAULT" 0 36 72, C4<0111>;
P_0x28f5500 .param/l "FSR_SECTION_DOMAIN_FAULT" 0 36 67, C4<1001>;
P_0x28f5540 .param/l "FSR_SECTION_PERMISSION_FAULT" 0 36 69, C4<1101>;
P_0x28f5580 .param/l "FSR_SECTION_TRANSLATION_FAULT" 0 36 68, C4<0101>;
P_0x28f55c0 .param/l "IDLE" 1 36 9, +C4<00000000000000000000000000000000>;
P_0x28f5600 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28f5640 .param/l "LPAGE_ID" 0 36 37, C4<01>;
P_0x28f5680 .param/l "LPAGE_TLB_ENTRIES" 0 37 2, +C4<00000000000000000000000000001000>;
P_0x28f56c0 .param/l "LPAGE_TLB_WDT" 0 36 41, +C4<00000000000000000000000000000101101>;
P_0x28f5700 .param/l "MEM_WRITE_IDLE" 1 36 21, +C4<00000000000000000000000000001110>;
P_0x28f5740 .param/l "MEM_WRITE_RD_DLY" 1 36 22, +C4<00000000000000000000000000001111>;
P_0x28f5780 .param/l "NUMBER_OF_STATES" 1 36 23, +C4<00000000000000000000000000010000>;
P_0x28f57c0 .param/l "PAGE_ID" 0 36 31, C4<01>;
P_0x28f5800 .param/l "PHY_REGS" 0 43 24, +C4<00000000000000000000000000101001>;
P_0x28f5840 .param/l "RD_DLY" 1 36 17, +C4<00000000000000000000000000001010>;
P_0x28f5880 .param/l "REFRESH_CYCLE" 1 36 16, +C4<00000000000000000000000000001001>;
P_0x28f58c0 .param/l "REFRESH_CYCLE_CACHE" 1 36 18, +C4<00000000000000000000000000001011>;
P_0x28f5900 .param/l "SECTION_ID" 0 36 30, C4<10>;
P_0x28f5940 .param/l "SECTION_TLB_ENTRIES" 0 37 1, +C4<00000000000000000000000000000100>;
P_0x28f5980 .param/l "SECTION_TLB_WDT" 0 36 39, +C4<00000000000000000000000000000101010>;
P_0x28f59c0 .param/l "SPAGE_ID" 0 36 36, C4<10>;
P_0x28f5a00 .param/l "SPAGE_TLB_ENTRIES" 0 37 3, +C4<00000000000000000000000000010000>;
P_0x28f5a40 .param/l "SPAGE_TLB_WDT" 0 36 43, +C4<00000000000000000000000000000110100>;
P_0x28f5a80 .param/l "START_CACHE_FILL" 1 36 19, +C4<00000000000000000000000000001100>;
P_0x28f5ac0 .param/l "START_DESC_FETCH" 1 36 20, +C4<00000000000000000000000000001101>;
P_0x28f5b00 .param/l "SVC" 0 3 5, C4<10011>;
P_0x28f5b40 .param/l "SYS" 0 3 7, C4<11111>;
P_0x28f5b80 .param/l "UND" 0 3 8, C4<11011>;
P_0x28f5bc0 .param/l "USR" 0 3 6, C4<10000>;
L_0x2933fb0 .functor OR 1, v0x29059e0_0, L_0x28c1470, C4<0>, C4<0>;
L_0x29348c0 .functor OR 1, v0x2906340_0, L_0x2934780, C4<0>, C4<0>;
L_0x2934ef0 .functor OR 1, v0x2906340_0, L_0x2934de0, C4<0>, C4<0>;
L_0x2934e80 .functor OR 1, v0x2906340_0, L_0x29354a0, C4<0>, C4<0>;
v0x290ae30_0 .net *"_s19", 0 0, L_0x2934780;  1 drivers
L_0x7f5ef66018d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x290af10_0 .net/2u *"_s2", 0 0, L_0x7f5ef66018d0;  1 drivers
v0x290aff0_0 .net *"_s29", 0 0, L_0x2934de0;  1 drivers
v0x290b0c0_0 .net *"_s39", 0 0, L_0x29354a0;  1 drivers
L_0x7f5ef66019f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x290b180_0 .net/2u *"_s46", 15 0, L_0x7f5ef66019f0;  1 drivers
v0x290b2b0_0 .net *"_s9", 0 0, L_0x28c1470;  1 drivers
v0x290b370_0 .var "addr_buf", 31 0;
v0x290b450_0 .net "baddr", 31 0, v0x2905870_0;  1 drivers
v0x290b510_0 .var "buf0_ff", 31 0;
v0x290b660_0 .var "buf0_nxt", 31 0;
v0x290b740_0 .var "buf1_ff", 31 0;
v0x290b820_0 .var "buf1_nxt", 31 0;
v0x290b900_0 .var "buf2_ff", 31 0;
v0x290b9e0_0 .var "buf2_nxt", 31 0;
v0x290bac0_0 .var "cache_ben", 15 0;
v0x290bba0_0 .net "cache_en", 0 0, v0x2905c20_0;  1 drivers
v0x290bc70_0 .net "cache_inv", 0 0, v0x29059e0_0;  1 drivers
v0x290be20_0 .net "cache_rdata", 127 0, v0x28fd9d0_0;  1 drivers
v0x290bec0_0 .var "cache_wdata", 127 0;
v0x290bf60_0 .net "dac_reg", 31 0, v0x2905b40_0;  1 drivers
v0x290c030_0 .var "far", 31 0;
v0x290c100_0 .var "far_ff", 31 0;
v0x290c1a0_0 .var "far_nxt", 31 0;
v0x290c280_0 .var "fsr", 31 0;
v0x290c370_0 .var "fsr_ff", 31 0;
v0x290c430_0 .var "fsr_nxt", 31 0;
v0x290c510_0 .net "i_address", 31 0, L_0x2912c40;  alias, 1 drivers
v0x290c600_0 .net "i_address_nxt", 31 0, v0x27c25e0_0;  alias, 1 drivers
v0x290c6a0_0 .net "i_ben", 3 0, v0x285d060_0;  alias, 1 drivers
v0x290c7b0_0 .net "i_clear_from_writeback", 0 0, L_0x2933260;  alias, 1 drivers
v0x290c8a0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x290c940_0 .net "i_cp_dav", 0 0, v0x27c5f60_0;  alias, 1 drivers
v0x290c9e0_0 .net "i_cp_word", 31 0, v0x27c5070_0;  alias, 1 drivers
v0x290bd30_0 .net "i_cpsr", 31 0, L_0x29365a0;  1 drivers
v0x290cc90_0 .net "i_ram_done", 0 0, L_0x2936730;  1 drivers
v0x290cd30_0 .net "i_ram_rd_data", 31 0, v0x26f2140_0;  alias, 1 drivers
v0x290cdd0_0 .net "i_read_en", 0 0, L_0x2929920;  alias, 1 drivers
v0x290ce70_0 .net "i_reg_rd_data", 31 0, v0x28c2950_0;  alias, 1 drivers
v0x290cf10_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x290cfb0_0 .net "i_wr_data", 31 0, v0x2810de0_0;  alias, 1 drivers
v0x290d050_0 .net "i_write_en", 0 0, v0x280d7a0_0;  alias, 1 drivers
v0x290d140_0 .net "lptlb_rdata", 44 0, v0x2908670_0;  1 drivers
v0x290d200_0 .net "lptlb_rdav", 0 0, v0x2908750_0;  1 drivers
v0x290d2d0_0 .var "lptlb_wdata", 44 0;
v0x290d3a0_0 .var "lptlb_wen", 0 0;
v0x290d470_0 .net "mmu_en", 0 0, v0x2905da0_0;  1 drivers
v0x290d540_0 .net "o_cp_done", 0 0, v0x2905aa0_0;  alias, 1 drivers
v0x290d670_0 .var "o_fault", 0 0;
v0x290d710_0 .var "o_ram_address", 31 0;
v0x290d7e0_0 .var "o_ram_ben", 3 0;
v0x290d8b0_0 .var "o_ram_rd_en", 0 0;
v0x290d980_0 .var "o_ram_wr_data", 31 0;
v0x290da50_0 .var "o_ram_wr_en", 0 0;
v0x290daf0_0 .var "o_rd_data", 31 0;
v0x290db90_0 .net "o_reg_en", 0 0, v0x2905e60_0;  alias, 1 drivers
v0x290dc30_0 .net "o_reg_rd_index", 5 0, v0x2905f00_0;  alias, 1 drivers
v0x290dcd0_0 .net "o_reg_wr_data", 31 0, v0x29060b0_0;  alias, 1 drivers
v0x290dd70_0 .net "o_reg_wr_index", 5 0, v0x2906150_0;  alias, 1 drivers
v0x290de10_0 .var "o_stall", 0 0;
v0x290deb0_0 .var "phy_addr_ff", 31 0;
v0x290df70_0 .var "phy_addr_nxt", 31 0;
v0x290e050_0 .var "refresh", 0 0;
v0x290e180_0 .net "setlb_rdata", 41 0, v0x28fb490_0;  1 drivers
v0x290e240_0 .net "setlb_rdav", 0 0, v0x28fb570_0;  1 drivers
v0x290e310_0 .var "setlb_wdata", 41 0;
v0x290ca80_0 .var "setlb_wen", 0 0;
v0x290cb50_0 .net "sptlb_rdata", 51 0, v0x290a030_0;  1 drivers
v0x290e7c0_0 .net "sptlb_rdav", 0 0, v0x290a110_0;  1 drivers
v0x290e860_0 .var "sptlb_wdata", 51 0;
v0x290e900_0 .var "sptlb_wen", 0 0;
v0x290e9a0_0 .net "sr", 1 0, v0x2906260_0;  1 drivers
v0x290ea40_0 .var "stall", 0 0;
v0x290eae0_0 .var "state_ff", 3 0;
v0x290eb80_0 .var "state_nxt", 3 0;
v0x290ec20_0 .net "tag_rdata", 21 0, v0x28ff300_0;  1 drivers
v0x290ecf0_0 .net "tag_rdav", 0 0, v0x28ff3e0_0;  1 drivers
v0x290edc0_0 .var "tag_wen", 0 0;
v0x290ee60_0 .net "tlb_inv", 0 0, v0x2906340_0;  1 drivers
E_0x28f7700/0 .event edge, v0x290c370_0, v0x290c100_0, v0x290deb0_0, v0x290b510_0;
E_0x28f7700/1 .event edge, v0x290b740_0, v0x290b900_0, v0x290eae0_0, v0x2905da0_0;
E_0x28f7700/2 .event edge, v0x290a030_0, v0x28d3bd0_0, v0x290a110_0, v0x29053b0_0;
E_0x28f7700/3 .event edge, v0x2906260_0, v0x2905b40_0, v0x290c430_0, v0x2908670_0;
E_0x28f7700/4 .event edge, v0x2908750_0, v0x28fb490_0, v0x28fb570_0, v0x28f8330_0;
E_0x28f7700/5 .event edge, v0x28d7f50_0, v0x280d7a0_0, v0x2905c20_0, v0x28ff300_0;
E_0x28f7700/6 .event edge, v0x28ff3e0_0, v0x28f8270_0, v0x2810de0_0, v0x285d060_0;
E_0x28f7700/7 .event edge, v0x290df70_0, v0x290cc90_0, v0x290ea40_0, v0x2905870_0;
E_0x28f7700/8 .event edge, v0x26f2140_0;
E_0x28f7700 .event/or E_0x28f7700/0, E_0x28f7700/1, E_0x28f7700/2, E_0x28f7700/3, E_0x28f7700/4, E_0x28f7700/5, E_0x28f7700/6, E_0x28f7700/7, E_0x28f7700/8;
E_0x28f7850/0 .event edge, v0x290c370_0, v0x290c100_0, v0x2905c20_0, v0x290b370_0;
E_0x28f7850/1 .event edge, v0x28fd9d0_0, v0x26f2140_0;
E_0x28f7850 .event/or E_0x28f7850/0, E_0x28f7850/1;
L_0x2933ad0 .part L_0x2912c40, 10, 22;
L_0x2933c00 .functor MUXZ 1, L_0x7f5ef66018d0, v0x290edc0_0, L_0x2936730, C4<>;
L_0x2933d00 .reduce/nor v0x290de10_0;
L_0x28c1470 .reduce/nor v0x2905c20_0;
L_0x29340f0 .part v0x27c25e0_0, 4, 6;
L_0x29341e0 .part L_0x2912c40, 4, 6;
L_0x2934690 .reduce/nor v0x290de10_0;
L_0x2934780 .reduce/nor v0x2905da0_0;
L_0x29349d0 .part v0x27c25e0_0, 20, 2;
L_0x2934ac0 .part L_0x2912c40, 20, 2;
L_0x2934cf0 .reduce/nor v0x290de10_0;
L_0x2934de0 .reduce/nor v0x2905da0_0;
L_0x2934fb0 .part v0x27c25e0_0, 16, 3;
L_0x29350a0 .part L_0x2912c40, 16, 3;
L_0x29353b0 .reduce/nor v0x290de10_0;
L_0x29354a0 .reduce/nor v0x2905da0_0;
L_0x29356f0 .part v0x27c25e0_0, 12, 4;
L_0x29358a0 .part L_0x2912c40, 12, 4;
L_0x2935af0 .functor MUXZ 16, L_0x7f5ef66019f0, v0x290bac0_0, L_0x2936730, C4<>;
L_0x2935b90 .reduce/nor v0x290de10_0;
L_0x2935a50 .part L_0x2912c40, 4, 6;
S_0x28f78d0 .scope function, "adapt_cache_data" "adapt_cache_data" 43 365, 43 365 0, S_0x28f4e40;
 .timescale 0 0;
v0x28f7db0_0 .var "adapt_cache_data", 31 0;
v0x28f7eb0_0 .var "cd", 127 0;
v0x28f7f90_0 .var "shift", 1 0;
TD_zap_top.u_zap_mmu_dcache.adapt_cache_data ;
    %fork t_31, S_0x28f7ac0;
    %jmp t_30;
    .scope S_0x28f7ac0;
t_31 ;
    %load/vec4 v0x28f7f90_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x28f7cb0_0, 0, 32;
    %load/vec4 v0x28f7eb0_0;
    %ix/getv 4, v0x28f7cb0_0;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x28f7db0_0, 0, 32;
    %end;
    .scope S_0x28f78d0;
t_30 %join;
    %end;
S_0x28f7ac0 .scope begin, "blk1" "blk1" 43 366, 43 366 0, S_0x28f78d0;
 .timescale 0 0;
v0x28f7cb0_0 .var "shamt", 31 0;
S_0x28f8080 .scope begin, "blk1" "blk1" 43 383, 43 383 0, S_0x28f4e40;
 .timescale 0 0;
v0x28f8270_0 .var "cacheable", 0 0;
v0x28f8330_0 .var "goahead", 0 0;
S_0x28f83f0 .scope task, "generate_memory_read" "generate_memory_read" 44 26, 44 26 0, S_0x28f4e40;
 .timescale 0 0;
v0x28f85f0_0 .var "address", 31 0;
TD_zap_top.u_zap_mmu_dcache.generate_memory_read ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290d980_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290d7e0_0, 0, 4;
    %load/vec4 v0x28f85f0_0;
    %store/vec4 v0x290d710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290da50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d8b0_0, 0, 1;
    %end;
S_0x28f86d0 .scope task, "generate_memory_write" "generate_memory_write" 44 16, 44 16 0, S_0x28f4e40;
 .timescale 0 0;
v0x28f88a0_0 .var "address", 31 0;
TD_zap_top.u_zap_mmu_dcache.generate_memory_write ;
    %load/vec4 v0x290cfb0_0;
    %store/vec4 v0x290d980_0, 0, 32;
    %load/vec4 v0x28f88a0_0;
    %store/vec4 v0x290d710_0, 0, 32;
    %load/vec4 v0x290c6a0_0;
    %store/vec4 v0x290d7e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d8b0_0, 0, 1;
    %end;
S_0x28f89a0 .scope function, "is_apsr_ok" "is_apsr_ok" 39 84, 39 84 0, S_0x28f4e40;
 .timescale 0 0;
v0x28f8bc0_0 .var "apsr", 3 0;
v0x28f8cc0_0 .var "is_apsr_ok", 0 0;
v0x28f8d80_0 .var "rd", 0 0;
v0x28f8e20_0 .var "user", 0 0;
v0x28f8ee0_0 .var "wr", 0 0;
v0x28f8ff0_0 .var "x", 0 0;
TD_zap_top.u_zap_mmu_dcache.is_apsr_ok ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %load/vec4 v0x28f8bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_53.605, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_53.606, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_53.607, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 4;
    %cmp/z;
    %jmp/1 T_53.608, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 4;
    %cmp/z;
    %jmp/1 T_53.609, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 4;
    %cmp/z;
    %jmp/1 T_53.610, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.605 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.606 ;
    %load/vec4 v0x28f8ee0_0;
    %nor/r;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.607 ;
    %load/vec4 v0x28f8e20_0;
    %nor/r;
    %load/vec4 v0x28f8d80_0;
    %and;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.608 ;
    %load/vec4 v0x28f8e20_0;
    %nor/r;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.609 ;
    %load/vec4 v0x28f8e20_0;
    %nor/r;
    %load/vec4 v0x28f8e20_0;
    %load/vec4 v0x28f8d80_0;
    %and;
    %or;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.610 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8ff0_0, 0, 1;
    %jmp T_53.612;
T_53.612 ;
    %pop/vec4 1;
    %load/vec4 v0x28f8ff0_0;
    %store/vec4 v0x28f8cc0_0, 0, 1;
    %end;
S_0x28f90b0 .scope task, "kill_memory_op" "kill_memory_op" 44 5, 44 5 0, S_0x28f4e40;
 .timescale 0 0;
TD_zap_top.u_zap_mmu_dcache.kill_memory_op ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290d710_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290d7e0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290d980_0, 0, 32;
    %end;
S_0x28f9280 .scope function, "lpage_fsr" "lpage_fsr" 39 56, 39 56 0, S_0x28f4e40;
 .timescale 0 0;
v0x28f9450_0 .var "ap_sel", 1 0;
v0x28f9550_0 .var "apsr", 3 0;
v0x28f9630_0 .var "dac", 1 0;
v0x28f96f0_0 .var "dac_reg", 31 0;
v0x28f97d0_0 .var "lpage_fsr", 7 0;
v0x28f9900_0 .var "rd", 0 0;
v0x28f99c0_0 .var "sr", 1 0;
v0x28f9aa0_0 .var "tlb", 44 0;
v0x28f9b80_0 .var "user", 0 0;
v0x28f9cd0_0 .var "wr", 0 0;
TD_zap_top.u_zap_mmu_dcache.lpage_fsr ;
    %load/vec4 v0x28f9aa0_0;
    %parti/s 8, 4, 4;
    %load/vec4 v0x28f9450_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9550_0, 4, 2;
    %load/vec4 v0x28f99c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9550_0, 4, 2;
    %load/vec4 v0x28f96f0_0;
    %load/vec4 v0x28f9aa0_0;
    %parti/s 4, 12, 5;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x28f9630_0, 0, 2;
    %load/vec4 v0x28f9630_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.613, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.614, 6;
    %load/vec4 v0x28f9aa0_0;
    %parti/s 4, 12, 5;
    %concati/vec4 11, 0, 4;
    %store/vec4 v0x28f97d0_0, 0, 8;
    %jmp T_55.616;
T_55.613 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28f97d0_0, 0, 8;
    %jmp T_55.616;
T_55.614 ;
    %load/vec4 v0x28f9b80_0;
    %load/vec4 v0x28f9900_0;
    %load/vec4 v0x28f9cd0_0;
    %load/vec4 v0x28f9550_0;
    %store/vec4 v0x28f8bc0_0, 0, 4;
    %store/vec4 v0x28f8ee0_0, 0, 1;
    %store/vec4 v0x28f8d80_0, 0, 1;
    %store/vec4 v0x28f8e20_0, 0, 1;
    %fork TD_zap_top.u_zap_mmu_dcache.is_apsr_ok, S_0x28f89a0;
    %join;
    %load/vec4  v0x28f8cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.617, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_55.618, 8;
T_55.617 ; End of true expr.
    %load/vec4 v0x28f9aa0_0;
    %parti/s 4, 12, 5;
    %concati/vec4 15, 0, 4;
    %jmp/0 T_55.618, 8;
 ; End of false expr.
    %blend;
T_55.618;
    %store/vec4 v0x28f97d0_0, 0, 8;
    %jmp T_55.616;
T_55.616 ;
    %pop/vec4 1;
    %end;
S_0x28f9d90 .scope module, "sect" "mem_inv_block" 43 254, 40 8 0, S_0x28f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 42 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 2 "i_raddr"
    .port_info 8 /INPUT 2 "i_waddr"
    .port_info 9 /OUTPUT 42 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x28f9f10 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000000000100>;
P_0x28f9f50 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000101010>;
L_0x7f5ef6601918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28fa8c0_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601918;  1 drivers
v0x28fa980_0 .net "addr_r", 1 0, L_0x29342d0;  1 drivers
v0x28faa60_0 .var "dav_ff", 3 0;
v0x28fab50_0 .net "en_r", 0 0, L_0x2926fe0;  1 drivers
v0x28fac10_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28fad00_0 .net "i_inv", 0 0, L_0x29348c0;  1 drivers
v0x28fadc0_0 .net "i_raddr", 1 0, L_0x29349d0;  1 drivers
v0x28faea0_0 .net "i_refresh", 0 0, v0x290e050_0;  1 drivers
v0x28faf60_0 .net "i_ren", 0 0, L_0x2934690;  1 drivers
v0x28fb0b0_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28fb150_0 .net "i_waddr", 1 0, L_0x2934ac0;  1 drivers
v0x28fb230_0 .net "i_wdata", 41 0, v0x290e310_0;  1 drivers
v0x28fb310_0 .net "i_wen", 0 0, v0x290ca80_0;  1 drivers
v0x28fb3d0 .array "mem_ff", 0 3, 41 0;
v0x28fb490_0 .var "o_rdata", 41 0;
v0x28fb570_0 .var "o_rdav", 0 0;
L_0x29342d0 .functor MUXZ 2, L_0x29349d0, L_0x2934ac0, v0x290e050_0, C4<>;
L_0x2926fe0 .functor MUXZ 1, L_0x2934690, L_0x7f5ef6601918, v0x290e050_0, C4<>;
S_0x28fa220 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x28f9d90;
 .timescale 0 0;
v0x28fa3f0_0 .var/i "i", 31 0;
S_0x28fa4d0 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x28f9d90;
 .timescale 0 0;
S_0x28fa6c0 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x28f9d90;
 .timescale 0 0;
S_0x28fb7f0 .scope function, "section_fsr" "section_fsr" 39 4, 39 4 0, S_0x28f4e40;
 .timescale 0 0;
v0x28fba00_0 .var "apsr", 3 0;
v0x28fbb00_0 .var "dac", 1 0;
v0x28fbbe0_0 .var "dac_reg", 31 0;
v0x28fbca0_0 .var "rd", 0 0;
v0x28fbd60_0 .var "section_fsr", 7 0;
v0x28fbe40_0 .var "sr", 1 0;
v0x28fbf20_0 .var "tlb", 41 0;
v0x28fc000_0 .var "user", 0 0;
v0x28fc0c0_0 .var "wr", 0 0;
TD_zap_top.u_zap_mmu_dcache.section_fsr ;
    %load/vec4 v0x28fbf20_0;
    %parti/s 2, 10, 5;
    %load/vec4 v0x28fbe40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28fba00_0, 0, 4;
    %load/vec4 v0x28fbbe0_0;
    %load/vec4 v0x28fbf20_0;
    %parti/s 4, 5, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x28fbb00_0, 0, 2;
    %load/vec4 v0x28fbb00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.619, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.620, 6;
    %load/vec4 v0x28fbf20_0;
    %parti/s 4, 5, 4;
    %concati/vec4 9, 0, 4;
    %store/vec4 v0x28fbd60_0, 0, 8;
    %jmp T_56.622;
T_56.619 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28fbd60_0, 0, 8;
    %jmp T_56.622;
T_56.620 ;
    %load/vec4 v0x28fc000_0;
    %load/vec4 v0x28fbca0_0;
    %load/vec4 v0x28fc0c0_0;
    %load/vec4 v0x28fba00_0;
    %store/vec4 v0x28f8bc0_0, 0, 4;
    %store/vec4 v0x28f8ee0_0, 0, 1;
    %store/vec4 v0x28f8d80_0, 0, 1;
    %store/vec4 v0x28f8e20_0, 0, 1;
    %fork TD_zap_top.u_zap_mmu_dcache.is_apsr_ok, S_0x28f89a0;
    %join;
    %load/vec4  v0x28f8cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.623, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_56.624, 8;
T_56.623 ; End of true expr.
    %load/vec4 v0x28fbf20_0;
    %parti/s 4, 5, 4;
    %concati/vec4 13, 0, 4;
    %jmp/0 T_56.624, 8;
 ; End of false expr.
    %blend;
T_56.624;
    %store/vec4 v0x28fbd60_0, 0, 8;
    %jmp T_56.622;
T_56.622 ;
    %pop/vec4 1;
    %end;
S_0x28fc210 .scope function, "spage_fsr" "spage_fsr" 39 29, 39 29 0, S_0x28f4e40;
 .timescale 0 0;
v0x28fc390_0 .var "ap_sel", 1 0;
v0x28fc490_0 .var "apsr", 3 0;
v0x28fc570_0 .var "dac", 1 0;
v0x28fc630_0 .var "dac_reg", 31 0;
v0x28fc710_0 .var "rd", 0 0;
v0x28fc820_0 .var "spage_fsr", 7 0;
v0x28fc900_0 .var "sr", 1 0;
v0x28fc9e0_0 .var "tlb", 51 0;
v0x28fcac0_0 .var "user", 0 0;
v0x28fcc10_0 .var "wr", 0 0;
TD_zap_top.u_zap_mmu_dcache.spage_fsr ;
    %load/vec4 v0x28fc9e0_0;
    %parti/s 8, 4, 4;
    %load/vec4 v0x28fc390_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fc490_0, 4, 2;
    %load/vec4 v0x28fc900_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fc490_0, 4, 2;
    %load/vec4 v0x28fc630_0;
    %load/vec4 v0x28fc9e0_0;
    %parti/s 4, 32, 7;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x28fc570_0, 0, 2;
    %load/vec4 v0x28fc570_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.625, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.626, 6;
    %load/vec4 v0x28fc9e0_0;
    %parti/s 4, 32, 7;
    %concati/vec4 11, 0, 4;
    %store/vec4 v0x28fc820_0, 0, 8;
    %jmp T_57.628;
T_57.625 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28fc820_0, 0, 8;
    %jmp T_57.628;
T_57.626 ;
    %load/vec4 v0x28fcac0_0;
    %load/vec4 v0x28fc710_0;
    %load/vec4 v0x28fcc10_0;
    %load/vec4 v0x28fc490_0;
    %store/vec4 v0x28f8bc0_0, 0, 4;
    %store/vec4 v0x28f8ee0_0, 0, 1;
    %store/vec4 v0x28f8d80_0, 0, 1;
    %store/vec4 v0x28f8e20_0, 0, 1;
    %fork TD_zap_top.u_zap_mmu_dcache.is_apsr_ok, S_0x28f89a0;
    %join;
    %load/vec4  v0x28f8cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.629, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_57.630, 8;
T_57.629 ; End of true expr.
    %load/vec4 v0x28fc9e0_0;
    %parti/s 4, 32, 7;
    %concati/vec4 15, 0, 4;
    %jmp/0 T_57.630, 8;
 ; End of false expr.
    %blend;
T_57.630;
    %store/vec4 v0x28fc820_0, 0, 8;
    %jmp T_57.628;
T_57.628 ;
    %pop/vec4 1;
    %end;
S_0x28fccd0 .scope module, "u_cache" "mem_ben_block128" 43 311, 41 3 0, S_0x28f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 16 "i_ben"
    .port_info 2 /INPUT 1 "i_ren"
    .port_info 3 /INPUT 6 "i_addr"
    .port_info 4 /INPUT 128 "i_wdata"
    .port_info 5 /OUTPUT 128 "o_rdata"
P_0x28fce50 .param/l "DEPTH" 0 41 4, +C4<00000000000000000000000001000000>;
v0x28fd4b0_0 .net "i_addr", 5 0, L_0x2935a50;  1 drivers
v0x28fd590_0 .net "i_ben", 15 0, L_0x2935af0;  1 drivers
v0x28fd670_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28fd740_0 .net "i_ren", 0 0, L_0x2935b90;  1 drivers
v0x28fd7e0_0 .net "i_wdata", 127 0, v0x290bec0_0;  1 drivers
v0x28fd910 .array "mem_ff", 0 63, 127 0;
v0x28fd9d0_0 .var "o_rdata", 127 0;
S_0x28fcfd0 .scope begin, "blk1" "blk1" 41 18, 41 18 0, S_0x28fccd0;
 .timescale 0 0;
v0x28fd1c0_0 .var/i "i", 31 0;
S_0x28fd2c0 .scope begin, "block_ram" "block_ram" 41 26, 41 26 0, S_0x28fccd0;
 .timescale 0 0;
S_0x28fdbb0 .scope module, "u_cache_tag" "mem_inv_block" 43 235, 40 8 0, S_0x28f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 22 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 6 "i_raddr"
    .port_info 8 /INPUT 6 "i_waddr"
    .port_info 9 /OUTPUT 22 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x28fdd80 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000001000000>;
P_0x28fddc0 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000010110>;
L_0x7f5ef6601888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28fe6e0_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601888;  1 drivers
v0x28fe7a0_0 .net "addr_r", 5 0, L_0x29338d0;  1 drivers
v0x28fe880_0 .var "dav_ff", 63 0;
v0x28fe970_0 .net "en_r", 0 0, L_0x29339d0;  1 drivers
v0x28fea30_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x28feb20_0 .net "i_inv", 0 0, L_0x2933fb0;  1 drivers
v0x28febe0_0 .net "i_raddr", 5 0, L_0x29340f0;  1 drivers
v0x28fecc0_0 .net "i_refresh", 0 0, v0x290e050_0;  alias, 1 drivers
v0x28fed60_0 .net "i_ren", 0 0, L_0x2933d00;  1 drivers
v0x28fee90_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x28ff040_0 .net "i_waddr", 5 0, L_0x29341e0;  1 drivers
v0x28ff0e0_0 .net "i_wdata", 21 0, L_0x2933ad0;  1 drivers
v0x28ff180_0 .net "i_wen", 0 0, L_0x2933c00;  1 drivers
v0x28ff240 .array "mem_ff", 0 63, 21 0;
v0x28ff300_0 .var "o_rdata", 21 0;
v0x28ff3e0_0 .var "o_rdav", 0 0;
L_0x29338d0 .functor MUXZ 6, L_0x29340f0, L_0x29341e0, v0x290e050_0, C4<>;
L_0x29339d0 .functor MUXZ 1, L_0x2933d00, L_0x7f5ef6601888, v0x290e050_0, C4<>;
S_0x28fe090 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x28fdbb0;
 .timescale 0 0;
v0x28fe210_0 .var/i "i", 31 0;
S_0x28fe2f0 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x28fdbb0;
 .timescale 0 0;
S_0x28fe4e0 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x28fdbb0;
 .timescale 0 0;
S_0x28ff660 .scope module, "u_cb_block" "zap_cp15_cb" 43 325, 42 12 0, S_0x28f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cp_word"
    .port_info 3 /INPUT 1 "i_cp_dav"
    .port_info 4 /OUTPUT 1 "o_cp_done"
    .port_info 5 /INPUT 32 "i_cpsr"
    .port_info 6 /OUTPUT 1 "o_reg_en"
    .port_info 7 /OUTPUT 32 "o_reg_wr_data"
    .port_info 8 /INPUT 32 "i_reg_rd_data"
    .port_info 9 /OUTPUT 6 "o_reg_wr_index"
    .port_info 10 /OUTPUT 6 "o_reg_rd_index"
    .port_info 11 /INPUT 32 "i_fsr"
    .port_info 12 /INPUT 32 "i_far"
    .port_info 13 /OUTPUT 32 "o_dac"
    .port_info 14 /OUTPUT 32 "o_baddr"
    .port_info 15 /OUTPUT 1 "o_cache_inv"
    .port_info 16 /OUTPUT 1 "o_tlb_inv"
    .port_info 17 /OUTPUT 1 "o_dcache_en"
    .port_info 18 /OUTPUT 1 "o_icache_en"
    .port_info 19 /OUTPUT 1 "o_mmu_en"
    .port_info 20 /OUTPUT 2 "o_sr"
P_0x28ff7e0 .param/l "ABT" 0 3 4, C4<10111>;
P_0x28ff820 .param/l "ACTIVE" 1 42 89, +C4<00000000000000000000000000000001>;
P_0x28ff860 .param/l "AL" 0 8 16, C4<1110>;
P_0x28ff8a0 .param/l "ARCH_CPSR" 0 4 23, +C4<00000000000000000000000000010001>;
P_0x28ff8e0 .param/l "ARCH_CURR_SPSR" 0 4 24, +C4<00000000000000000000000000011011>;
P_0x28ff920 .param/l "ARCH_DUMMY_REG0" 0 4 19, +C4<00000000000000000000000000011001>;
P_0x28ff960 .param/l "ARCH_DUMMY_REG1" 0 4 20, +C4<00000000000000000000000000011010>;
P_0x28ff9a0 .param/l "ARCH_LR" 0 4 5, C4<1110>;
P_0x28ff9e0 .param/l "ARCH_PC" 0 4 6, C4<1111>;
P_0x28ffa20 .param/l "ARCH_SP" 0 4 4, C4<1101>;
P_0x28ffa60 .param/l "ARCH_USR2_R10" 0 4 12, +C4<00000000000000000000000000010100>;
P_0x28ffaa0 .param/l "ARCH_USR2_R11" 0 4 13, +C4<00000000000000000000000000010101>;
P_0x28ffae0 .param/l "ARCH_USR2_R12" 0 4 14, +C4<00000000000000000000000000010110>;
P_0x28ffb20 .param/l "ARCH_USR2_R13" 0 4 15, +C4<00000000000000000000000000010111>;
P_0x28ffb60 .param/l "ARCH_USR2_R14" 0 4 16, +C4<00000000000000000000000000011000>;
P_0x28ffba0 .param/l "ARCH_USR2_R8" 0 4 10, +C4<00000000000000000000000000010010>;
P_0x28ffbe0 .param/l "ARCH_USR2_R9" 0 4 11, +C4<00000000000000000000000000010011>;
P_0x28ffc20 .param/l "C" 0 11 4, +C4<00000000000000000000000000011101>;
P_0x28ffc60 .param/l "CC" 0 8 5, C4<0011>;
P_0x28ffca0 .param/l "CS" 0 8 4, C4<0010>;
P_0x28ffce0 .param/l "DONE" 1 42 90, +C4<00000000000000000000000000000010>;
P_0x28ffd20 .param/l "EQ" 0 8 2, C4<0000>;
P_0x28ffd60 .param/l "F" 0 11 7, +C4<00000000000000000000000000000110>;
P_0x28ffda0 .param/l "FIQ" 0 3 2, C4<10001>;
P_0x28ffde0 .param/l "GE" 0 8 12, C4<1010>;
P_0x28ffe20 .param/l "GT" 0 8 14, C4<1100>;
P_0x28ffe60 .param/l "HI" 0 8 10, C4<1000>;
P_0x28ffea0 .param/l "I" 0 11 6, +C4<00000000000000000000000000000111>;
P_0x28ffee0 .param/l "IDLE" 1 42 88, +C4<00000000000000000000000000000000>;
P_0x28fff20 .param/l "IRQ" 0 3 3, C4<10010>;
P_0x28fff60 .param/l "LE" 0 8 15, C4<1101>;
P_0x28fffa0 .param/l "LS" 0 8 11, C4<1001>;
P_0x28fffe0 .param/l "LT" 0 8 13, C4<1011>;
P_0x2900020 .param/l "MI" 0 8 6, C4<0100>;
P_0x2900060 .param/l "N" 0 11 2, +C4<00000000000000000000000000011111>;
P_0x29000a0 .param/l "NE" 0 8 3, C4<0001>;
P_0x29000e0 .param/l "NV" 0 8 17, C4<1111>;
P_0x2900120 .param/l "PHY_ABT_R13" 0 4 69, +C4<00000000000000000000000000011111>;
P_0x2900160 .param/l "PHY_ABT_R14" 0 4 70, +C4<00000000000000000000000000100000>;
P_0x29001a0 .param/l "PHY_ABT_SPSR" 0 4 81, +C4<00000000000000000000000000100111>;
P_0x29001e0 .param/l "PHY_CPSR" 0 4 34, +C4<00000000000000000000000000010001>;
P_0x2900220 .param/l "PHY_DUMMY_REG0" 0 4 73, +C4<00000000000000000000000000100001>;
P_0x2900260 .param/l "PHY_DUMMY_REG1" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x29002a0 .param/l "PHY_FIQ_R10" 0 4 54, +C4<00000000000000000000000000010100>;
P_0x29002e0 .param/l "PHY_FIQ_R11" 0 4 55, +C4<00000000000000000000000000010101>;
P_0x2900320 .param/l "PHY_FIQ_R12" 0 4 56, +C4<00000000000000000000000000010110>;
P_0x2900360 .param/l "PHY_FIQ_R13" 0 4 57, +C4<00000000000000000000000000010111>;
P_0x29003a0 .param/l "PHY_FIQ_R14" 0 4 58, +C4<00000000000000000000000000011000>;
P_0x29003e0 .param/l "PHY_FIQ_R8" 0 4 52, +C4<00000000000000000000000000010010>;
P_0x2900420 .param/l "PHY_FIQ_R9" 0 4 53, +C4<00000000000000000000000000010011>;
P_0x2900460 .param/l "PHY_FIQ_SPSR" 0 4 77, +C4<00000000000000000000000000100011>;
P_0x29004a0 .param/l "PHY_IRQ_R13" 0 4 60, +C4<00000000000000000000000000011001>;
P_0x29004e0 .param/l "PHY_IRQ_R14" 0 4 61, +C4<00000000000000000000000000011010>;
P_0x2900520 .param/l "PHY_IRQ_SPSR" 0 4 78, +C4<00000000000000000000000000100100>;
P_0x2900560 .param/l "PHY_PC" 0 4 32, +C4<00000000000000000000000000001111>;
P_0x29005a0 .param/l "PHY_RAZ_REGISTER" 0 4 33, +C4<00000000000000000000000000010000>;
P_0x29005e0 .param/l "PHY_REGS" 0 42 13, +C4<00000000000000000000000000101001>;
P_0x2900620 .param/l "PHY_SVC_R13" 0 4 63, +C4<00000000000000000000000000011011>;
P_0x2900660 .param/l "PHY_SVC_R14" 0 4 64, +C4<00000000000000000000000000011100>;
P_0x29006a0 .param/l "PHY_SVC_SPSR" 0 4 79, +C4<00000000000000000000000000100101>;
P_0x29006e0 .param/l "PHY_SWI_SPSR" 0 4 82, +C4<00000000000000000000000000101000>;
P_0x2900720 .param/l "PHY_UND_R13" 0 4 66, +C4<00000000000000000000000000011101>;
P_0x2900760 .param/l "PHY_UND_R14" 0 4 67, +C4<00000000000000000000000000011110>;
P_0x29007a0 .param/l "PHY_UND_SPSR" 0 4 80, +C4<00000000000000000000000000100110>;
P_0x29007e0 .param/l "PHY_USR_R0" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x2900820 .param/l "PHY_USR_R1" 0 4 37, +C4<00000000000000000000000000000001>;
P_0x2900860 .param/l "PHY_USR_R10" 0 4 46, +C4<00000000000000000000000000001010>;
P_0x29008a0 .param/l "PHY_USR_R11" 0 4 47, +C4<00000000000000000000000000001011>;
P_0x29008e0 .param/l "PHY_USR_R12" 0 4 48, +C4<00000000000000000000000000001100>;
P_0x2900920 .param/l "PHY_USR_R13" 0 4 49, +C4<00000000000000000000000000001101>;
P_0x2900960 .param/l "PHY_USR_R14" 0 4 50, +C4<00000000000000000000000000001110>;
P_0x29009a0 .param/l "PHY_USR_R2" 0 4 38, +C4<00000000000000000000000000000010>;
P_0x29009e0 .param/l "PHY_USR_R3" 0 4 39, +C4<00000000000000000000000000000011>;
P_0x2900a20 .param/l "PHY_USR_R4" 0 4 40, +C4<00000000000000000000000000000100>;
P_0x2900a60 .param/l "PHY_USR_R5" 0 4 41, +C4<00000000000000000000000000000101>;
P_0x2900aa0 .param/l "PHY_USR_R6" 0 4 42, +C4<00000000000000000000000000000110>;
P_0x2900ae0 .param/l "PHY_USR_R7" 0 4 43, +C4<00000000000000000000000000000111>;
P_0x2900b20 .param/l "PHY_USR_R8" 0 4 44, +C4<00000000000000000000000000001000>;
P_0x2900b60 .param/l "PHY_USR_R9" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x2900ba0 .param/l "PL" 0 8 7, C4<0101>;
P_0x2900be0 .param/l "RAZ_REGISTER" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x2900c20 .param/l "READ" 1 42 91, +C4<00000000000000000000000000000011>;
P_0x2900c60 .param/l "READ_DLY" 1 42 92, +C4<00000000000000000000000000000100>;
P_0x2900ca0 .param/l "SVC" 0 3 5, C4<10011>;
P_0x2900ce0 .param/l "SYS" 0 3 7, C4<11111>;
P_0x2900d20 .param/l "T" 0 11 8, +C4<00000000000000000000000000000101>;
P_0x2900d60 .param/l "TERM" 1 42 93, +C4<00000000000000000000000000000101>;
P_0x2900da0 .param/l "TOTAL_ARCH_REGS" 0 4 27, +C4<00000000000000000000000000011100>;
P_0x2900de0 .param/l "TOTAL_PHY_REGS" 0 4 85, +C4<00000000000000000000000000101001>;
P_0x2900e20 .param/l "UND" 0 3 8, C4<11011>;
P_0x2900e60 .param/l "USR" 0 3 6, C4<10000>;
P_0x2900ea0 .param/l "V" 0 11 5, +C4<00000000000000000000000000100110>;
P_0x2900ee0 .param/l "VC" 0 8 9, C4<0111>;
P_0x2900f20 .param/l "VS" 0 8 8, C4<0110>;
P_0x2900f60 .param/l "Z" 0 11 3, +C4<00000000000000000000000000011110>;
v0x2906400_0 .array/port v0x2906400, 0;
L_0x2935ce0 .functor BUFZ 32, v0x2906400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2906400_1 .array/port v0x2906400, 1;
L_0x2935d50 .functor BUFZ 32, v0x2906400_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2906400_2 .array/port v0x2906400, 2;
L_0x2935e20 .functor BUFZ 32, v0x2906400_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2906400_3 .array/port v0x2906400, 3;
L_0x2935ef0 .functor BUFZ 32, v0x2906400_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2906400_4 .array/port v0x2906400, 4;
L_0x2935ff0 .functor BUFZ 32, v0x2906400_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2906400_5 .array/port v0x2906400, 5;
L_0x29360c0 .functor BUFZ 32, v0x2906400_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2906400_6 .array/port v0x2906400, 6;
L_0x2936190 .functor BUFZ 32, v0x2906400_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2905160_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x2905220_0 .net "i_cp_dav", 0 0, v0x27c5f60_0;  alias, 1 drivers
v0x29052e0_0 .net "i_cp_word", 31 0, v0x27c5070_0;  alias, 1 drivers
v0x29053b0_0 .net "i_cpsr", 31 0, L_0x29365a0;  alias, 1 drivers
v0x2905470_0 .net "i_far", 31 0, v0x290c030_0;  1 drivers
v0x29055a0_0 .net "i_fsr", 31 0, v0x290c280_0;  1 drivers
v0x2905680_0 .net "i_reg_rd_data", 31 0, v0x28c2950_0;  alias, 1 drivers
v0x29057d0_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x2905870_0 .var "o_baddr", 31 0;
v0x29059e0_0 .var "o_cache_inv", 0 0;
v0x2905aa0_0 .var "o_cp_done", 0 0;
v0x2905b40_0 .var "o_dac", 31 0;
v0x2905c20_0 .var "o_dcache_en", 0 0;
v0x2905ce0_0 .var "o_icache_en", 0 0;
v0x2905da0_0 .var "o_mmu_en", 0 0;
v0x2905e60_0 .var "o_reg_en", 0 0;
v0x2905f00_0 .var "o_reg_rd_index", 5 0;
v0x29060b0_0 .var "o_reg_wr_data", 31 0;
v0x2906150_0 .var "o_reg_wr_index", 5 0;
v0x2906260_0 .var "o_sr", 1 0;
v0x2906340_0 .var "o_tlb_inv", 0 0;
v0x2906400 .array "r", 0 6, 31 0;
v0x29065e0_0 .net "r0", 31 0, L_0x2935ce0;  1 drivers
v0x29066c0_0 .net "r1", 31 0, L_0x2935d50;  1 drivers
v0x29067a0_0 .net "r2", 31 0, L_0x2935e20;  1 drivers
v0x2906880_0 .net "r3", 31 0, L_0x2935ef0;  1 drivers
v0x2906960_0 .net "r4", 31 0, L_0x2935ff0;  1 drivers
v0x2906a40_0 .net "r5", 31 0, L_0x29360c0;  1 drivers
v0x2906b20_0 .net "r6", 31 0, L_0x2936190;  1 drivers
v0x2906c00_0 .var "state", 2 0;
E_0x2903ee0/0 .event edge, v0x2906400_0, v0x2906400_1, v0x2906400_2, v0x2906400_3;
E_0x2903ee0/1 .event edge, v0x2906400_4, v0x2906400_5, v0x2906400_6;
E_0x2903ee0 .event/or E_0x2903ee0/0, E_0x2903ee0/1;
S_0x2904250 .scope function, "is_cc_satisfied" "is_cc_satisfied" 12 95, 12 95 0, S_0x28ff660;
 .timescale 0 0;
v0x2904630_0 .var "c", 0 0;
v0x2904710_0 .var "cc", 3 0;
v0x29047f0_0 .var "fl", 3 0;
v0x29048e0_0 .var "is_cc_satisfied", 0 0;
v0x29049a0_0 .var "n", 0 0;
v0x2904ab0_0 .var "ok", 0 0;
v0x2904b70_0 .var "v", 0 0;
v0x2904c30_0 .var "z", 0 0;
TD_zap_top.u_zap_mmu_dcache.u_cb_block.is_cc_satisfied ;
    %fork t_33, S_0x2904440;
    %jmp t_32;
    .scope S_0x2904440;
t_33 ;
    %load/vec4 v0x29047f0_0;
    %split/vec4 1;
    %store/vec4 v0x2904b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2904630_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2904c30_0, 0, 1;
    %store/vec4 v0x29049a0_0, 0, 1;
    %load/vec4 v0x2904710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_58.631, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_58.632, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_58.633, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.634, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_58.635, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_58.636, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.637, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_58.638, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_58.639, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_58.640, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_58.641, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_58.642, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_58.643, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_58.644, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_58.645, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_58.646, 6;
    %jmp T_58.647;
T_58.631 ;
    %load/vec4 v0x2904c30_0;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.632 ;
    %load/vec4 v0x2904c30_0;
    %nor/r;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.633 ;
    %load/vec4 v0x2904630_0;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.634 ;
    %load/vec4 v0x2904630_0;
    %nor/r;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.635 ;
    %load/vec4 v0x29049a0_0;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.636 ;
    %load/vec4 v0x29049a0_0;
    %nor/r;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.637 ;
    %load/vec4 v0x2904b70_0;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.638 ;
    %load/vec4 v0x2904b70_0;
    %nor/r;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.639 ;
    %load/vec4 v0x2904630_0;
    %load/vec4 v0x2904c30_0;
    %nor/r;
    %and;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.640 ;
    %load/vec4 v0x2904630_0;
    %nor/r;
    %load/vec4 v0x2904c30_0;
    %or;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.641 ;
    %load/vec4 v0x29049a0_0;
    %load/vec4 v0x2904b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.642 ;
    %load/vec4 v0x29049a0_0;
    %load/vec4 v0x2904b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.643 ;
    %load/vec4 v0x29049a0_0;
    %load/vec4 v0x2904b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2904c30_0;
    %nor/r;
    %and;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.644 ;
    %load/vec4 v0x29049a0_0;
    %load/vec4 v0x2904b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2904c30_0;
    %or;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.645 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.646 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2904ab0_0, 0, 1;
    %jmp T_58.647;
T_58.647 ;
    %pop/vec4 1;
    %load/vec4 v0x2904ab0_0;
    %store/vec4 v0x29048e0_0, 0, 1;
    %end;
    .scope S_0x2904250;
t_32 %join;
    %end;
S_0x2904440 .scope begin, "blk1" "blk1" 12 101, 12 101 0, S_0x2904250;
 .timescale 0 0;
S_0x2904cf0 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x28ff660;
 .timescale 0 0;
v0x2904ee0_0 .var "cpu_mode", 4 0;
v0x2904fc0_0 .var "index", 5 0;
v0x29050a0_0 .var "translate", 5 0;
TD_zap_top.u_zap_mmu_dcache.u_cb_block.translate ;
    %load/vec4 v0x2904fc0_0;
    %store/vec4 v0x29050a0_0, 0, 6;
    %load/vec4 v0x2904fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_59.648, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_59.649, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_59.650, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_59.651, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_59.652, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_59.653, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_59.654, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_59.655, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_59.656, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_59.657, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_59.658, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_59.659, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_59.660, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_59.661, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_59.662, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_59.663, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_59.664, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_59.665, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_59.666, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_59.667, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_59.668, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_59.669, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_59.670, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_59.671, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_59.672, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_59.673, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_59.674, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_59.675, 6;
    %jmp T_59.676;
T_59.648 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.649 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.650 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.651 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.652 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.653 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.654 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.655 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.656 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.657 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.658 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.659 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.660 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.661 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.662 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.663 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.664 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.665 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.666 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.667 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.668 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.669 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.670 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.671 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.672 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.673 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.674 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.675 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.676;
T_59.676 ;
    %pop/vec4 1;
    %load/vec4 v0x2904ee0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_59.677, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_59.678, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_59.679, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_59.680, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_59.681, 6;
    %jmp T_59.682;
T_59.677 ;
    %load/vec4 v0x2904fc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_59.683, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_59.684, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_59.685, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_59.686, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_59.687, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_59.688, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_59.689, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_59.690, 6;
    %jmp T_59.691;
T_59.683 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.684 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.685 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.686 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.687 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.688 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.689 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.690 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.691;
T_59.691 ;
    %pop/vec4 1;
    %jmp T_59.682;
T_59.678 ;
    %load/vec4 v0x2904fc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_59.692, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_59.693, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_59.694, 6;
    %jmp T_59.695;
T_59.692 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.695;
T_59.693 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.695;
T_59.694 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.695;
T_59.695 ;
    %pop/vec4 1;
    %jmp T_59.682;
T_59.679 ;
    %load/vec4 v0x2904fc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_59.696, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_59.697, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_59.698, 6;
    %jmp T_59.699;
T_59.696 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.699;
T_59.697 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.699;
T_59.698 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.699;
T_59.699 ;
    %pop/vec4 1;
    %jmp T_59.682;
T_59.680 ;
    %load/vec4 v0x2904fc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_59.700, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_59.701, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_59.702, 6;
    %jmp T_59.703;
T_59.700 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.703;
T_59.701 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.703;
T_59.702 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.703;
T_59.703 ;
    %pop/vec4 1;
    %jmp T_59.682;
T_59.681 ;
    %load/vec4 v0x2904fc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_59.704, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_59.705, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_59.706, 6;
    %jmp T_59.707;
T_59.704 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.707;
T_59.705 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.707;
T_59.706 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x29050a0_0, 0, 6;
    %jmp T_59.707;
T_59.707 ;
    %pop/vec4 1;
    %jmp T_59.682;
T_59.682 ;
    %pop/vec4 1;
    %end;
S_0x2907030 .scope module, "u_lptlb" "mem_inv_block" 43 273, 40 8 0, S_0x28f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 45 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 3 "i_raddr"
    .port_info 8 /INPUT 3 "i_waddr"
    .port_info 9 /OUTPUT 45 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x29071b0 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000000001000>;
P_0x29071f0 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000101101>;
L_0x7f5ef6601960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2907a50_0 .net/2u *"_s2", 0 0, L_0x7f5ef6601960;  1 drivers
v0x2907b30_0 .net "addr_r", 2 0, L_0x2934bb0;  1 drivers
v0x2907c10_0 .var "dav_ff", 7 0;
v0x2907d00_0 .net "en_r", 0 0, L_0x2934c50;  1 drivers
v0x2907dc0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x2907eb0_0 .net "i_inv", 0 0, L_0x2934ef0;  1 drivers
v0x2907f70_0 .net "i_raddr", 2 0, L_0x2934fb0;  1 drivers
v0x2908050_0 .net "i_refresh", 0 0, v0x290e050_0;  alias, 1 drivers
v0x2908140_0 .net "i_ren", 0 0, L_0x2934cf0;  1 drivers
v0x2908290_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x2908330_0 .net "i_waddr", 2 0, L_0x29350a0;  1 drivers
v0x2908410_0 .net "i_wdata", 44 0, v0x290d2d0_0;  1 drivers
v0x29084f0_0 .net "i_wen", 0 0, v0x290d3a0_0;  1 drivers
v0x29085b0 .array "mem_ff", 0 7, 44 0;
v0x2908670_0 .var "o_rdata", 44 0;
v0x2908750_0 .var "o_rdav", 0 0;
L_0x2934bb0 .functor MUXZ 3, L_0x2934fb0, L_0x29350a0, v0x290e050_0, C4<>;
L_0x2934c50 .functor MUXZ 1, L_0x2934cf0, L_0x7f5ef6601960, v0x290e050_0, C4<>;
S_0x2907400 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x2907030;
 .timescale 0 0;
v0x29075d0_0 .var/i "i", 31 0;
S_0x2907690 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x2907030;
 .timescale 0 0;
S_0x2907880 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x2907030;
 .timescale 0 0;
S_0x29089d0 .scope module, "u_sptlb" "mem_inv_block" 43 292, 40 8 0, S_0x28f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 52 "i_wdata"
    .port_info 3 /INPUT 1 "i_wen"
    .port_info 4 /INPUT 1 "i_ren"
    .port_info 5 /INPUT 1 "i_refresh"
    .port_info 6 /INPUT 1 "i_inv"
    .port_info 7 /INPUT 4 "i_raddr"
    .port_info 8 /INPUT 4 "i_waddr"
    .port_info 9 /OUTPUT 52 "o_rdata"
    .port_info 10 /OUTPUT 1 "o_rdav"
P_0x2908b50 .param/l "DEPTH" 0 40 9, +C4<00000000000000000000000000010000>;
P_0x2908b90 .param/l "WIDTH" 0 40 10, +C4<00000000000000000000000000000110100>;
L_0x7f5ef66019a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2909480_0 .net/2u *"_s2", 0 0, L_0x7f5ef66019a8;  1 drivers
v0x2909540_0 .net "addr_r", 3 0, L_0x2935190;  1 drivers
v0x2909620_0 .var "dav_ff", 15 0;
v0x2909710_0 .net "en_r", 0 0, L_0x2935260;  1 drivers
v0x29097d0_0 .net "i_clk", 0 0, o0x7f5ef664a018;  alias, 0 drivers
v0x29098c0_0 .net "i_inv", 0 0, L_0x2934e80;  1 drivers
v0x2909980_0 .net "i_raddr", 3 0, L_0x29356f0;  1 drivers
v0x2909a60_0 .net "i_refresh", 0 0, v0x290e050_0;  alias, 1 drivers
v0x2909b00_0 .net "i_ren", 0 0, L_0x29353b0;  1 drivers
v0x2909c50_0 .net "i_reset", 0 0, L_0x2933860;  alias, 1 drivers
v0x2909cf0_0 .net "i_waddr", 3 0, L_0x29358a0;  1 drivers
v0x2909dd0_0 .net "i_wdata", 51 0, v0x290e860_0;  1 drivers
v0x2909eb0_0 .net "i_wen", 0 0, v0x290e900_0;  1 drivers
v0x2909f70 .array "mem_ff", 0 15, 51 0;
v0x290a030_0 .var "o_rdata", 51 0;
v0x290a110_0 .var "o_rdav", 0 0;
L_0x2935190 .functor MUXZ 4, L_0x29356f0, L_0x29358a0, v0x290e050_0, C4<>;
L_0x2935260 .functor MUXZ 1, L_0x29353b0, L_0x7f5ef66019a8, v0x290e050_0, C4<>;
S_0x2908da0 .scope begin, "bkl1" "bkl1" 40 37, 40 37 0, S_0x29089d0;
 .timescale 0 0;
v0x2908f90_0 .var/i "i", 31 0;
S_0x2909090 .scope begin, "block_ram" "block_ram" 40 46, 40 46 0, S_0x29089d0;
 .timescale 0 0;
S_0x2909280 .scope begin, "flip_flops" "flip_flops" 40 55, 40 55 0, S_0x29089d0;
 .timescale 0 0;
S_0x290a390 .scope function, "write_cache_line" "write_cache_line" 43 863, 43 863 0, S_0x28f4e40;
 .timescale 0 0;
v0x290aa80_0 .var "ben", 3 0;
v0x290ab80_0 .var "index", 1 0;
v0x290ac60_0 .var "wr_data", 31 0;
v0x290ad50_0 .var "write_cache_line", 127 0;
TD_zap_top.u_zap_mmu_dcache.write_cache_line ;
    %fork t_35, S_0x290a510;
    %jmp t_34;
    .scope S_0x290a510;
t_35 ;
    %load/vec4 v0x290ab80_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x290a700_0, 0, 32;
    %load/vec4 v0x290ab80_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x290a800_0, 0, 32;
    %load/vec4 v0x290ac60_0;
    %pad/u 128;
    %ix/getv 4, v0x290a700_0;
    %shiftl 4;
    %store/vec4 v0x290a9a0_0, 0, 128;
    %load/vec4 v0x290aa80_0;
    %pad/u 16;
    %ix/getv 4, v0x290a800_0;
    %shiftl 4;
    %store/vec4 v0x290a8e0_0, 0, 16;
    %load/vec4 v0x290a8e0_0;
    %store/vec4 v0x290bac0_0, 0, 16;
    %load/vec4 v0x290a9a0_0;
    %store/vec4 v0x290ad50_0, 0, 128;
    %end;
    .scope S_0x290a390;
t_34 %join;
    %end;
S_0x290a510 .scope begin, "bk11" "bk11" 43 864, 43 864 0, S_0x290a390;
 .timescale 0 0;
v0x290a700_0 .var "shamt1", 31 0;
v0x290a800_0 .var "shamt2", 31 0;
v0x290a8e0_0 .var "test_ben", 15 0;
v0x290a9a0_0 .var "test_wdata", 127 0;
    .scope S_0x2874120;
T_61 ;
    %wait E_0x23f01e0;
    %load/vec4 v0x280b510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x281ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x280fe00_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x280fe00_0;
    %assign/vec4 v0x281ef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280fe00_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x287d590;
T_62 ;
    %fork t_37, S_0x285a620;
    %jmp t_36;
    .scope S_0x285a620;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ba210_0, 0, 32;
T_62.0 ;
    %load/vec4 v0x27ba210_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x27ba210_0;
    %store/vec4a v0x27b85f0, 4, 0;
    %load/vec4 v0x27ba210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ba210_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .scope S_0x287d590;
t_36 %join;
    %end;
    .thread T_62;
    .scope S_0x287d590;
T_63 ;
    %wait E_0x2815580;
    %load/vec4 v0x27b9350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x27b9b00_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x27b85f0, 4;
    %assign/vec4 v0x27b7e20_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x287d590;
T_64 ;
    %wait E_0x2815580;
    %load/vec4 v0x27b8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x27accc0_0;
    %load/vec4 v0x27b8c40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27b85f0, 0, 4;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x287e3b0;
T_65 ;
    %wait E_0x2815580;
    %load/vec4 v0x27b45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b1b40_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x27b2a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b2960_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x27b6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b1b40_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x27b5b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x27b70c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b1b40_0, 0;
    %jmp T_65.7;
T_65.6 ;
    %load/vec4 v0x27ac650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.8, 8;
    %jmp T_65.9;
T_65.8 ;
    %load/vec4 v0x27ac5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.10, 8;
    %jmp T_65.11;
T_65.10 ;
    %load/vec4 v0x27b4640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.12, 8;
    %jmp T_65.13;
T_65.12 ;
    %load/vec4 v0x27b68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b1b40_0, 0;
    %jmp T_65.15;
T_65.14 ;
    %load/vec4 v0x27b1b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b3070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27b1b40_0, 0;
    %jmp T_65.17;
T_65.16 ;
    %load/vec4 v0x27b3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
    %load/vec4 v0x27b53c0_0;
    %assign/vec4 v0x27b3070_0, 0;
    %load/vec4 v0x27b53c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27b1b40_0, 0;
T_65.20 ;
    %load/vec4 v0x27b4cb0_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x27b2a20_0, 0;
    %load/vec4 v0x27b4cb0_0;
    %assign/vec4 v0x27b2960_0, 0;
    %jmp T_65.19;
T_65.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b2310_0, 0;
T_65.19 ;
T_65.17 ;
T_65.15 ;
T_65.13 ;
T_65.11 ;
T_65.9 ;
T_65.7 ;
T_65.5 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x287e3b0;
T_66 ;
    %wait E_0x2549fd0;
    %load/vec4 v0x27b5460_0;
    %store/vec4 v0x27b3110_0, 0, 32;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x27cd6a0;
T_67 ;
    %wait E_0x2492ee0;
    %load/vec4 v0x27c5f60_0;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %load/vec4 v0x27c5070_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c4960_0, 0, 32;
    %load/vec4 v0x27c5e90_0;
    %store/vec4 v0x27c4310_0, 0, 1;
    %load/vec4 v0x27d64c0_0;
    %store/vec4 v0x27d6580_0, 0, 1;
    %load/vec4 v0x27c74a0_0;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %load/vec4 v0x27c7b70_0;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27d64c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %jmp T_67.2;
T_67.0 ;
    %load/vec4 v0x27c8280_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_67.10, 8;
    %load/vec4 v0x27c73c0_0;
    %jmp/1 T_67.11, 8;
T_67.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_67.11, 8;
 ; End of false expr.
    %blend;
T_67.11;
    %dup/vec4;
    %pushi/vec4 235933456, 4042256623, 32;
    %cmp/z;
    %jmp/1 T_67.3, 4;
    %dup/vec4;
    %pushi/vec4 234884880, 4042256623, 32;
    %cmp/z;
    %jmp/1 T_67.4, 4;
    %dup/vec4;
    %pushi/vec4 202375168, 4059037695, 32;
    %cmp/z;
    %jmp/1 T_67.5, 4;
    %dup/vec4;
    %pushi/vec4 201326592, 4059037695, 32;
    %cmp/z;
    %jmp/1 T_67.6, 4;
    %dup/vec4;
    %pushi/vec4 234881024, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_67.7, 4;
    %load/vec4 v0x27c5e90_0;
    %store/vec4 v0x27c4310_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c4960_0, 0, 32;
    %load/vec4 v0x27c74a0_0;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %load/vec4 v0x27c7b70_0;
    %store/vec4 v0x27c5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %jmp T_67.9;
T_67.3 ;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x27c4960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27c6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %jmp T_67.13;
T_67.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d6580_0, 0, 1;
T_67.13 ;
    %jmp T_67.9;
T_67.4 ;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x27c4960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27c6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %jmp T_67.15;
T_67.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d6580_0, 0, 1;
T_67.15 ;
    %jmp T_67.9;
T_67.5 ;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x27c4960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27c6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %jmp T_67.17;
T_67.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d6580_0, 0, 1;
T_67.17 ;
    %jmp T_67.9;
T_67.6 ;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x27c4960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27c6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %jmp T_67.19;
T_67.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d6580_0, 0, 1;
T_67.19 ;
    %jmp T_67.9;
T_67.7 ;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x27c4960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27c6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %jmp T_67.21;
T_67.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %load/vec4 v0x27c73c0_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d6580_0, 0, 1;
T_67.21 ;
    %jmp T_67.9;
T_67.9 ;
    %pop/vec4 1;
    %jmp T_67.2;
T_67.1 ;
    %load/vec4 v0x27c5070_0;
    %store/vec4 v0x27c9000_0, 0, 32;
    %load/vec4 v0x27c5f60_0;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c4960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5150_0, 0, 1;
    %load/vec4 v0x27c81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.22, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c9000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d6580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4250_0, 0, 1;
T_67.22 ;
    %jmp T_67.2;
T_67.2 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x27cd6a0;
T_68 ;
    %wait E_0x2815580;
    %load/vec4 v0x27c6d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_decode_coproc.clear, S_0x27ccf90;
    %join;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x27c88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_decode_coproc.clear, S_0x27ccf90;
    %join;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x27c90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_decode_coproc.clear, S_0x27ccf90;
    %join;
    %jmp T_68.5;
T_68.4 ;
    %load/vec4 v0x27c6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %jmp T_68.7;
T_68.6 ;
    %load/vec4 v0x27c65a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.8, 8;
    %jmp T_68.9;
T_68.8 ;
    %load/vec4 v0x27d6580_0;
    %assign/vec4 v0x27d64c0_0, 0;
    %load/vec4 v0x27c9000_0;
    %assign/vec4 v0x27c5070_0, 0;
    %load/vec4 v0x27c2e10_0;
    %assign/vec4 v0x27c5f60_0, 0;
T_68.9 ;
T_68.7 ;
T_68.5 ;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x27ac890;
T_69 ;
    %wait E_0x233aa70;
    %fork t_39, S_0x27b6b30;
    %jmp t_38;
    .scope S_0x27b6b30;
t_39 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x27b6500_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b7300_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x27b7300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_69.1, 5;
    %load/vec4 v0x27b6500_0;
    %load/vec4 v0x27b6420_0;
    %load/vec4 v0x27b7300_0;
    %part/s 1;
    %pad/u 12;
    %add;
    %store/vec4 v0x27b6500_0, 0, 12;
    %load/vec4 v0x27b7300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27b7300_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %load/vec4 v0x27b6500_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27b6500_0, 0, 12;
    %end;
    .scope S_0x27ac890;
t_38 %join;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x27d5680;
T_70 ;
    %wait E_0x24afcf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %load/vec4 v0x27af320_0;
    %store/vec4 v0x27af400_0, 0, 3;
    %load/vec4 v0x27b4190_0;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %load/vec4 v0x27b39c0_0;
    %store/vec4 v0x27b1670_0, 0, 1;
    %load/vec4 v0x27b0140_0;
    %store/vec4 v0x27b0200_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %load/vec4 v0x27af320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_70.6, 6;
    %jmp T_70.7;
T_70.0 ;
    %load/vec4 v0x27b2c40_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27b39c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.8, 8;
    %vpi_call 26 129 "$display", $time, "%m: Load/Store Multiple detected!" {0 0 0};
    %load/vec4 v0x27aecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %load/vec4 v0x27b5600_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27b5d10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 1;
    %jmp T_70.11;
T_70.10 ;
    %load/vec4 v0x27b5600_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 2, 0, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x27b5d10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x27b1000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 1;
T_70.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %load/vec4 v0x27b08f0_0;
    %store/vec4 v0x27b0200_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %load/vec4 v0x27b3a80_0;
    %store/vec4 v0x27b1730_0, 0, 1;
    %load/vec4 v0x27b40d0_0;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %jmp T_70.9;
T_70.8 ;
    %load/vec4 v0x27b4190_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27b4190_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x27b4190_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.12, 8;
    %vpi_call 26 160 "$display", $time, "%m: Detected SWAP instruction!" {0 0 0};
    %load/vec4 v0x27b3a80_0;
    %store/vec4 v0x27b1730_0, 0, 1;
    %load/vec4 v0x27b40d0_0;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %load/vec4 v0x27b5600_0;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x27b4190_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 12;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %jmp T_70.13;
T_70.12 ;
    %load/vec4 v0x27b4190_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %load/vec4 v0x27b3a80_0;
    %store/vec4 v0x27b1730_0, 0, 1;
    %load/vec4 v0x27b40d0_0;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %load/vec4 v0x27b4190_0;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %load/vec4 v0x27b39c0_0;
    %store/vec4 v0x27b1670_0, 0, 1;
    %jmp T_70.15;
T_70.14 ;
    %load/vec4 v0x27b4190_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27b4190_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.16, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %load/vec4 v0x27b47e0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_70.18, 4;
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 28, 6;
    %concati/vec4 38789124, 0, 28;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %jmp T_70.19;
T_70.18 ;
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 28, 6;
    %concati/vec4 38789121, 0, 28;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
T_70.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %jmp T_70.17;
T_70.16 ;
    %load/vec4 v0x27af320_0;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %load/vec4 v0x27b4190_0;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %load/vec4 v0x27b39c0_0;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x27b0200_0, 0, 16;
    %load/vec4 v0x27b3a80_0;
    %store/vec4 v0x27b1730_0, 0, 1;
    %load/vec4 v0x27b40d0_0;
    %store/vec4 v0x27b1d80_0, 0, 1;
T_70.17 ;
T_70.15 ;
T_70.13 ;
T_70.9 ;
    %jmp T_70.7;
T_70.1 ;
    %load/vec4 v0x27b4190_0;
    %pad/u 36;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 15, 0, 4;
    %and;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %load/vec4 v0x27b39c0_0;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %jmp T_70.7;
T_70.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27b4190_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b1e40_0, 0, 36;
    %load/vec4 v0x27b39c0_0;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %jmp T_70.7;
T_70.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %load/vec4 v0x27b5600_0;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x27b4190_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %jmp T_70.7;
T_70.4 ;
    %fork t_41, S_0x27d4840;
    %jmp t_40;
    .scope S_0x27d4840;
t_41 ;
    %load/vec4 v0x27b4190_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x27c34d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %load/vec4 v0x27b5600_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x27c34d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %end;
    .scope S_0x27d5680;
t_40 %join;
    %jmp T_70.7;
T_70.5 ;
    %fork t_43, S_0x27b8e80;
    %jmp t_42;
    .scope S_0x27b8e80;
t_43 ;
    %load/vec4 v0x27b0140_0;
    %store/vec4 v0x27b7a10_0, 0, 16;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.pri_enc, S_0x27b8770;
    %join;
    %load/vec4  v0x27b7240_0;
    %store/vec4 v0x27b9630_0, 0, 4;
    %load/vec4 v0x27b0140_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0x27b9630_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x27b0200_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %load/vec4 v0x27b4190_0;
    %load/vec4 v0x27b9630_0;
    %load/vec4 v0x27b0140_0;
    %store/vec4 v0x27c3b40_0, 0, 16;
    %store/vec4 v0x27d2bc0_0, 0, 4;
    %store/vec4 v0x27d24a0_0, 0, 32;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.map, S_0x27d3a00;
    %join;
    %load/vec4  v0x27d1d80_0;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %load/vec4 v0x27b0140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_70.20, 4;
    %load/vec4 v0x27b4190_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x27ac220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %jmp T_70.23;
T_70.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
T_70.23 ;
    %jmp T_70.21;
T_70.20 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
T_70.21 ;
    %end;
    .scope S_0x27d5680;
t_42 %join;
    %jmp T_70.7;
T_70.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27af400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0f60_0, 0, 1;
    %load/vec4 v0x27b5600_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x27afa30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 36;
    %store/vec4 v0x27b1e40_0, 0, 36;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b1e40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b1d80_0, 0, 1;
    %jmp T_70.7;
T_70.7 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x27d5680;
T_71 ;
    %wait E_0x2815580;
    %load/vec4 v0x27b3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.clear, S_0x27d4120;
    %join;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x27b4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.clear, S_0x27d4120;
    %join;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x27b48a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x27b56a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.u_zap_mem_fsm.clear, S_0x27d4120;
    %join;
    %jmp T_71.7;
T_71.6 ;
    %load/vec4 v0x27b2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v0x27b32b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %jmp T_71.11;
T_71.10 ;
    %load/vec4 v0x27af400_0;
    %assign/vec4 v0x27af320_0, 0;
    %load/vec4 v0x27b0200_0;
    %assign/vec4 v0x27b0140_0, 0;
T_71.11 ;
T_71.9 ;
T_71.7 ;
T_71.5 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x27e8ff0;
T_72 ;
    %wait E_0x2815580;
    %load/vec4 v0x27ba440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.clear, S_0x27e81b0;
    %join;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x27bd620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.clear, S_0x27e81b0;
    %join;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x27bc0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.4, 8;
    %jmp T_72.5;
T_72.4 ;
    %load/vec4 v0x27bd580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.6, 8;
    %fork TD_zap_top.u_zap_core.u_zap_predecode.clear, S_0x27e81b0;
    %join;
    %jmp T_72.7;
T_72.6 ;
    %load/vec4 v0x27a2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.8, 8;
    %jmp T_72.9;
T_72.8 ;
    %load/vec4 v0x27a27a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.10, 8;
    %jmp T_72.11;
T_72.10 ;
    %load/vec4 v0x279ef20_0;
    %load/vec4 v0x27bc020_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x279f6d0_0, 0;
    %load/vec4 v0x27a0450_0;
    %load/vec4 v0x27bc020_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x27a0c30_0, 0;
    %load/vec4 v0x27a1a20_0;
    %assign/vec4 v0x27a1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279da10_0, 0;
    %load/vec4 v0x27bab60_0;
    %assign/vec4 v0x279e8b0_0, 0;
    %load/vec4 v0x27baac0_0;
    %assign/vec4 v0x279eff0_0, 0;
    %load/vec4 v0x2795af0_0;
    %assign/vec4 v0x27a04f0_0, 0;
    %load/vec4 v0x279dab0_0;
    %assign/vec4 v0x279e1a0_0, 0;
    %load/vec4 v0x279fd40_0;
    %assign/vec4 v0x2795b90_0, 0;
    %load/vec4 v0x279f630_0;
    %assign/vec4 v0x279fde0_0, 0;
T_72.11 ;
T_72.9 ;
T_72.7 ;
T_72.5 ;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x27e8ff0;
T_73 ;
    %wait E_0x21ce890;
    %load/vec4 v0x27a2130_0;
    %load/vec4 v0x27bdca0_0;
    %or;
    %store/vec4 v0x279e100_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x27e8ff0;
T_74 ;
    %wait E_0x21ce450;
    %fork t_45, S_0x27da6c0;
    %jmp t_44;
    .scope S_0x27da6c0;
t_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a1270_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279e810_0, 0, 32;
    %load/vec4 v0x27a2090_0;
    %store/vec4 v0x279dab0_0, 0, 2;
    %load/vec4 v0x27bf9c0_0;
    %parti/s 24, 0, 2;
    %pad/s 32;
    %store/vec4 v0x27e88d0_0, 0, 32;
    %load/vec4 v0x27bf9c0_0;
    %parti/s 1, 34, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x27e88d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e89d0_0, 0, 32;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x27e88d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e89d0_0, 0, 32;
T_74.1 ;
    %load/vec4 v0x27bf9c0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27bf200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x27a2090_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x27bf9c0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 14, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_74.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a1270_0, 0, 1;
    %load/vec4 v0x27bab60_0;
    %load/vec4 v0x27e89d0_0;
    %add;
    %store/vec4 v0x279e810_0, 0, 32;
    %load/vec4 v0x27bf9c0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_74.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x279dab0_0, 0, 2;
T_74.6 ;
    %jmp T_74.5;
T_74.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a1270_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279e810_0, 0, 32;
T_74.5 ;
T_74.2 ;
    %end;
    .scope S_0x27e8ff0;
t_44 %join;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x2863d20;
T_75 ;
    %wait E_0x230a170;
    %fork t_47, S_0x287ce80;
    %jmp t_46;
    .scope S_0x287ce80;
t_47 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e0690_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x27df930_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e0750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27df160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27df220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dff80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e0040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27df870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27deaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27df220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dd690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dd5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e5c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27da480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e30f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e2aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e5440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e4d30_0, 0, 1;
    %load/vec4 v0x27e3f10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x27e38c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x27e4620_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x27e14b0_0, 0, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x27e1bc0_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x27d9d70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d9d70_0, 4, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x27e0da0_0, 0, 5;
    %pushi/vec4 4, 0, 33;
    %store/vec4 v0x27ddda0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ddda0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27ddd00_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x27de340_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27de340_0, 4, 1;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x27e3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x27e3fb0_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_75.4, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_75.5, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_75.6, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_75.7, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.8, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_75.9, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_75.10, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.11, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.12, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_75.14, 4;
    %dup/vec4;
    %pushi/vec4 8388752, 4034920207, 32;
    %cmp/z;
    %jmp/1 T_75.15, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_75.16, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_75.17, 4;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x27e7070_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_und, S_0x2864820;
    %join;
    %jmp T_75.19;
T_75.4 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x287e880_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_bx, S_0x27ee960;
    %join;
    %jmp T_75.19;
T_75.5 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x274bdc0_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_mrs, S_0x2828d10;
    %join;
    %jmp T_75.19;
T_75.6 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x27f2b00_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_msr, S_0x280a2e0;
    %join;
    %jmp T_75.19;
T_75.7 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x27f2b00_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_msr, S_0x280a2e0;
    %join;
    %jmp T_75.19;
T_75.8 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x287e170_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x281f520;
    %join;
    %jmp T_75.19;
T_75.9 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x287e170_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x281f520;
    %join;
    %jmp T_75.19;
T_75.10 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x287e170_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x281f520;
    %join;
    %jmp T_75.19;
T_75.11 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x287cc40_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_branch, S_0x285ccc0;
    %join;
    %jmp T_75.19;
T_75.12 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x2800980_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_ls, S_0x2829b30;
    %join;
    %jmp T_75.19;
T_75.13 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x2800980_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_ls, S_0x2829b30;
    %join;
    %jmp T_75.19;
T_75.14 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x27eec90_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_mult, S_0x280ea90;
    %join;
    %jmp T_75.19;
T_75.15 ;
    %load/vec4 v0x27e3fb0_0;
    %store/vec4 v0x28010e0_0, 0, 36;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_lmult, S_0x2827ef0;
    %join;
    %jmp T_75.19;
T_75.16 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x2801370_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0x280cce0;
    %join;
    %jmp T_75.19;
T_75.17 ;
    %load/vec4 v0x27e3fb0_0;
    %pad/u 35;
    %store/vec4 v0x27e7790_0, 0, 35;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.u_zap_decode.decode_swi, S_0x2863a20;
    %join;
    %jmp T_75.19;
T_75.19 ;
    %pop/vec4 1;
T_75.2 ;
T_75.1 ;
    %load/vec4 v0x27e3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.20, 8;
    %load/vec4 v0x27e3fb0_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_75.22, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_75.23, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_75.24, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_75.25, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.26, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_75.27, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_75.28, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.29, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.30, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_75.31, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_75.32, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_75.33, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_75.34, 4;
    %jmp T_75.35;
T_75.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e5b50_0, 0, 1;
    %jmp T_75.35;
T_75.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e31b0_0, 0, 1;
    %jmp T_75.35;
T_75.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e29e0_0, 0, 1;
    %jmp T_75.35;
T_75.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e29e0_0, 0, 1;
    %jmp T_75.35;
T_75.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e5c10_0, 0, 1;
    %jmp T_75.35;
T_75.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e5c10_0, 0, 1;
    %jmp T_75.35;
T_75.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e5c10_0, 0, 1;
    %jmp T_75.35;
T_75.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27da480_0, 0, 1;
    %jmp T_75.35;
T_75.30 ;
    %load/vec4 v0x27e3fb0_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e30f0_0, 0, 1;
    %jmp T_75.37;
T_75.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e30f0_0, 0, 1;
T_75.37 ;
    %jmp T_75.35;
T_75.31 ;
    %load/vec4 v0x27e3fb0_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e30f0_0, 0, 1;
    %jmp T_75.39;
T_75.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e30f0_0, 0, 1;
T_75.39 ;
    %jmp T_75.35;
T_75.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e2aa0_0, 0, 1;
    %jmp T_75.35;
T_75.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e4df0_0, 0, 1;
    %jmp T_75.35;
T_75.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d9660_0, 0, 1;
    %jmp T_75.35;
T_75.35 ;
    %pop/vec4 1;
T_75.20 ;
    %end;
    .scope S_0x2863d20;
t_46 %join;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x26b9e80;
T_76 ;
    %wait E_0x2418460;
    %load/vec4 v0x27ccd50_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0x27d3140_0, 0, 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x26b9e80;
T_77 ;
    %wait E_0x2815580;
    %load/vec4 v0x27cb780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.clear, S_0x25d9280;
    %join;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x25e3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.clear, S_0x25d9280;
    %join;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0x27cd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x27ce350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %fork TD_zap_top.u_zap_core.u_zap_decode_main.clear, S_0x25d9280;
    %join;
    %jmp T_77.7;
T_77.6 ;
    %load/vec4 v0x27cb110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.8, 8;
    %jmp T_77.9;
T_77.8 ;
    %load/vec4 v0x27cb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.10, 8;
    %jmp T_77.11;
T_77.10 ;
    %load/vec4 v0x27c2a40_0;
    %load/vec4 v0x27cdb70_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x27c6a70_0, 0;
    %load/vec4 v0x27c78b0_0;
    %load/vec4 v0x27cdb70_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x27c77f0_0, 0;
    %load/vec4 v0x27d3140_0;
    %assign/vec4 v0x27d30a0_0, 0;
    %load/vec4 v0x27ca250_0;
    %assign/vec4 v0x27caa00_0, 0;
    %load/vec4 v0x27d1b40_0;
    %load/vec4 v0x27c31f0_0;
    %or;
    %load/vec4 v0x27cc5a0_0;
    %and;
    %assign/vec4 v0x27d2320_0, 0;
    %load/vec4 v0x27c8610_0;
    %assign/vec4 v0x27c8d20_0, 0;
    %load/vec4 v0x27c7fc0_0;
    %assign/vec4 v0x27c7f00_0, 0;
    %load/vec4 v0x27c9430_0;
    %assign/vec4 v0x27c9be0_0, 0;
    %load/vec4 v0x27c9b40_0;
    %assign/vec4 v0x27ca2f0_0, 0;
    %load/vec4 v0x27d3860_0;
    %assign/vec4 v0x27d37c0_0, 0;
    %load/vec4 v0x27c4030_0;
    %assign/vec4 v0x27c3f70_0, 0;
    %load/vec4 v0x27d3f80_0;
    %assign/vec4 v0x27d3ee0_0, 0;
    %load/vec4 v0x27c7180_0;
    %assign/vec4 v0x27c70e0_0, 0;
    %load/vec4 v0x27c4720_0;
    %assign/vec4 v0x27c4680_0, 0;
    %load/vec4 v0x27c62c0_0;
    %assign/vec4 v0x27c2ae0_0, 0;
    %load/vec4 v0x27d6320_0;
    %assign/vec4 v0x27d6280_0, 0;
    %load/vec4 v0x27c5c70_0;
    %assign/vec4 v0x27c5bb0_0, 0;
    %load/vec4 v0x27d54e0_0;
    %assign/vec4 v0x27d5440_0, 0;
    %load/vec4 v0x27c5540_0;
    %assign/vec4 v0x27c54a0_0, 0;
    %load/vec4 v0x27c4e30_0;
    %assign/vec4 v0x27c4d90_0, 0;
    %load/vec4 v0x27d4dc0_0;
    %assign/vec4 v0x27d4d20_0, 0;
    %load/vec4 v0x27d5c00_0;
    %assign/vec4 v0x27d5b60_0, 0;
    %load/vec4 v0x27cbf30_0;
    %assign/vec4 v0x27d46a0_0, 0;
    %load/vec4 v0x27cbe90_0;
    %assign/vec4 v0x27d4600_0, 0;
    %load/vec4 v0x27d2a40_0;
    %assign/vec4 v0x27d2980_0, 0;
    %load/vec4 v0x27cccb0_0;
    %assign/vec4 v0x27c69d0_0, 0;
    %load/vec4 v0x27c3150_0;
    %assign/vec4 v0x27d2260_0, 0;
T_77.11 ;
T_77.9 ;
T_77.7 ;
T_77.5 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x2801990;
T_78 ;
    %wait E_0x22b6d20;
    %load/vec4 v0x27e49c0_0;
    %load/vec4 v0x27a4120_0;
    %or;
    %store/vec4 v0x27a41c0_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x2801990;
T_79 ;
    %wait E_0x2815580;
    %load/vec4 v0x27a8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.clear, S_0x2801600;
    %join;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x27a0920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.clear, S_0x2801600;
    %join;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v0x279f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x27a0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.clear, S_0x2801600;
    %join;
    %jmp T_79.7;
T_79.6 ;
    %load/vec4 v0x27a5da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.8, 8;
    %jmp T_79.9;
T_79.8 ;
    %load/vec4 v0x27a41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.10, 8;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.clear, S_0x2801600;
    %join;
    %jmp T_79.11;
T_79.10 ;
    %load/vec4 v0x27a0210_0;
    %assign/vec4 v0x26773c0_0, 0;
    %load/vec4 v0x279ec40_0;
    %assign/vec4 v0x26d66b0_0, 0;
    %load/vec4 v0x27a16a0_0;
    %assign/vec4 v0x27a3aa0_0, 0;
    %load/vec4 v0x27a7a20_0;
    %assign/vec4 v0x27e6c50_0, 0;
    %load/vec4 v0x279d7d0_0;
    %assign/vec4 v0x26e3030_0, 0;
    %load/vec4 v0x279ad70_0;
    %assign/vec4 v0x27e2390_0, 0;
    %load/vec4 v0x279c9b0_0;
    %assign/vec4 v0x26bacc0_0, 0;
    %load/vec4 v0x279a660_0;
    %assign/vec4 v0x279e530_0, 0;
    %load/vec4 v0x279c2a0_0;
    %assign/vec4 v0x2774700_0, 0;
    %load/vec4 v0x2799840_0;
    %assign/vec4 v0x25e34a0_0, 0;
    %load/vec4 v0x279bb90_0;
    %assign/vec4 v0x27747a0_0, 0;
    %load/vec4 v0x279b480_0;
    %assign/vec4 v0x27e22d0_0, 0;
    %load/vec4 v0x2799130_0;
    %assign/vec4 v0x25e3540_0, 0;
    %load/vec4 v0x2799f50_0;
    %assign/vec4 v0x279e5f0_0, 0;
    %load/vec4 v0x279d0c0_0;
    %assign/vec4 v0x26bac20_0, 0;
    %load/vec4 v0x279ece0_0;
    %assign/vec4 v0x26d6750_0, 0;
    %load/vec4 v0x27ba880_0;
    %assign/vec4 v0x27a3a00_0, 0;
    %load/vec4 v0x27a5e40_0;
    %assign/vec4 v0x27e57c0_0, 0;
    %load/vec4 v0x27974f0_0;
    %assign/vec4 v0x2752900_0, 0;
    %load/vec4 v0x27e5ef0_0;
    %assign/vec4 v0x27e5e30_0, 0;
    %load/vec4 v0x27a0f90_0;
    %assign/vec4 v0x2794350_0, 0;
    %load/vec4 v0x27a7300_0;
    %assign/vec4 v0x27e6d30_0, 0;
    %load/vec4 v0x2677320_0;
    %assign/vec4 v0x27943f0_0, 0;
    %load/vec4 v0x27e6600_0;
    %assign/vec4 v0x27e6540_0, 0;
    %load/vec4 v0x27e7430_0;
    %assign/vec4 v0x27e7370_0, 0;
    %load/vec4 v0x27e8cf0_0;
    %assign/vec4 v0x287d350_0, 0;
    %load/vec4 v0x27a5680_0;
    %assign/vec4 v0x27e5010_0, 0;
    %load/vec4 v0x27958b0_0;
    %assign/vec4 v0x26e30d0_0, 0;
    %load/vec4 v0x27a4840_0;
    %assign/vec4 v0x27e4900_0, 0;
    %load/vec4 v0x27a4f60_0;
    %assign/vec4 v0x27e50d0_0, 0;
    %load/vec4 v0x2797c00_0;
    %assign/vec4 v0x2752820_0, 0;
T_79.11 ;
T_79.9 ;
T_79.7 ;
T_79.5 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x2801990;
T_80 ;
    %wait E_0x22ada80;
    %vpi_call 22 299 "$display", $time, "%m: ########### Getting ALU source value... ##################" {0 0 0};
    %load/vec4 v0x27a0f90_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27a6be0_0;
    %pad/u 33;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a2560_0;
    %load/vec4 v0x27a24c0_0;
    %load/vec4 v0x27a2bc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x2795240_0;
    %load/vec4 v0x27951a0_0;
    %load/vec4 v0x2798310_0;
    %load/vec4 v0x2798ac0_0;
    %load/vec4 v0x2796de0_0;
    %load/vec4 v0x2796e80_0;
    %load/vec4 v0x27a8860_0;
    %load/vec4 v0x27a8900_0;
    %store/vec4 v0x27ad3d0_0, 0, 32;
    %store/vec4 v0x27bd340_0, 0, 32;
    %store/vec4 v0x27bda60_0, 0, 32;
    %store/vec4 v0x27be0e0_0, 0, 32;
    %store/vec4 v0x27be7e0_0, 0, 1;
    %store/vec4 v0x27be8a0_0, 0, 6;
    %store/vec4 v0x27bef00_0, 0, 1;
    %store/vec4 v0x27befc0_0, 0, 6;
    %store/vec4 v0x27ae2c0_0, 0, 1;
    %store/vec4 v0x27adba0_0, 0, 6;
    %store/vec4 v0x27bf620_0, 0, 32;
    %store/vec4 v0x27bf6e0_0, 0, 32;
    %store/vec4 v0x27adae0_0, 0, 1;
    %store/vec4 v0x27bcc20_0, 0, 33;
    %store/vec4 v0x27bc5a0_0, 0, 2;
    %store/vec4 v0x27bc500_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.get_register_value, S_0x275a3d0;
    %join;
    %load/vec4  v0x27aea90_0;
    %store/vec4 v0x2677320_0, 0, 32;
    %vpi_call 22 308 "$display", $time, "%m: ################## DONE! ######################" {0 0 0};
    %load/vec4 v0x27a7300_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x27a6be0_0;
    %pad/u 33;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a2560_0;
    %load/vec4 v0x27a24c0_0;
    %load/vec4 v0x27a2bc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x2795240_0;
    %load/vec4 v0x27951a0_0;
    %load/vec4 v0x2798310_0;
    %load/vec4 v0x2798ac0_0;
    %load/vec4 v0x2796de0_0;
    %load/vec4 v0x2796e80_0;
    %load/vec4 v0x27a8860_0;
    %load/vec4 v0x27a8900_0;
    %store/vec4 v0x27ad3d0_0, 0, 32;
    %store/vec4 v0x27bd340_0, 0, 32;
    %store/vec4 v0x27bda60_0, 0, 32;
    %store/vec4 v0x27be0e0_0, 0, 32;
    %store/vec4 v0x27be7e0_0, 0, 1;
    %store/vec4 v0x27be8a0_0, 0, 6;
    %store/vec4 v0x27bef00_0, 0, 1;
    %store/vec4 v0x27befc0_0, 0, 6;
    %store/vec4 v0x27ae2c0_0, 0, 1;
    %store/vec4 v0x27adba0_0, 0, 6;
    %store/vec4 v0x27bf620_0, 0, 32;
    %store/vec4 v0x27bf6e0_0, 0, 32;
    %store/vec4 v0x27adae0_0, 0, 1;
    %store/vec4 v0x27bcc20_0, 0, 33;
    %store/vec4 v0x27bc5a0_0, 0, 2;
    %store/vec4 v0x27bc500_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.get_register_value, S_0x275a3d0;
    %join;
    %load/vec4  v0x27aea90_0;
    %store/vec4 v0x27e6600_0, 0, 32;
    %load/vec4 v0x27a81e0_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x27a6be0_0;
    %pad/u 33;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a2560_0;
    %load/vec4 v0x27a24c0_0;
    %load/vec4 v0x27a2bc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x2795240_0;
    %load/vec4 v0x27951a0_0;
    %load/vec4 v0x2798310_0;
    %load/vec4 v0x2798ac0_0;
    %load/vec4 v0x2796de0_0;
    %load/vec4 v0x2796e80_0;
    %load/vec4 v0x27a8860_0;
    %load/vec4 v0x27a8900_0;
    %store/vec4 v0x27ad3d0_0, 0, 32;
    %store/vec4 v0x27bd340_0, 0, 32;
    %store/vec4 v0x27bda60_0, 0, 32;
    %store/vec4 v0x27be0e0_0, 0, 32;
    %store/vec4 v0x27be7e0_0, 0, 1;
    %store/vec4 v0x27be8a0_0, 0, 6;
    %store/vec4 v0x27bef00_0, 0, 1;
    %store/vec4 v0x27befc0_0, 0, 6;
    %store/vec4 v0x27ae2c0_0, 0, 1;
    %store/vec4 v0x27adba0_0, 0, 6;
    %store/vec4 v0x27bf620_0, 0, 32;
    %store/vec4 v0x27bf6e0_0, 0, 32;
    %store/vec4 v0x27adae0_0, 0, 1;
    %store/vec4 v0x27bcc20_0, 0, 33;
    %store/vec4 v0x27bc5a0_0, 0, 2;
    %store/vec4 v0x27bc500_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.get_register_value, S_0x275a3d0;
    %join;
    %load/vec4  v0x27aea90_0;
    %store/vec4 v0x27e7430_0, 0, 32;
    %load/vec4 v0x279ad70_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x27a6be0_0;
    %pad/u 33;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a2560_0;
    %load/vec4 v0x27a24c0_0;
    %load/vec4 v0x27a2bc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x2795240_0;
    %load/vec4 v0x27951a0_0;
    %load/vec4 v0x2798310_0;
    %load/vec4 v0x2798ac0_0;
    %load/vec4 v0x2796de0_0;
    %load/vec4 v0x2796e80_0;
    %load/vec4 v0x27a8860_0;
    %load/vec4 v0x27a8900_0;
    %store/vec4 v0x27ad3d0_0, 0, 32;
    %store/vec4 v0x27bd340_0, 0, 32;
    %store/vec4 v0x27bda60_0, 0, 32;
    %store/vec4 v0x27be0e0_0, 0, 32;
    %store/vec4 v0x27be7e0_0, 0, 1;
    %store/vec4 v0x27be8a0_0, 0, 6;
    %store/vec4 v0x27bef00_0, 0, 1;
    %store/vec4 v0x27befc0_0, 0, 6;
    %store/vec4 v0x27ae2c0_0, 0, 1;
    %store/vec4 v0x27adba0_0, 0, 6;
    %store/vec4 v0x27bf620_0, 0, 32;
    %store/vec4 v0x27bf6e0_0, 0, 32;
    %store/vec4 v0x27adae0_0, 0, 1;
    %store/vec4 v0x27bcc20_0, 0, 33;
    %store/vec4 v0x27bc5a0_0, 0, 2;
    %store/vec4 v0x27bc500_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.get_register_value, S_0x275a3d0;
    %join;
    %load/vec4  v0x27aea90_0;
    %store/vec4 v0x27e8cf0_0, 0, 32;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x2801990;
T_81 ;
    %wait E_0x22af8f0;
    %load/vec4 v0x27a0f90_0;
    %pad/u 6;
    %store/vec4 v0x2751c00_0, 0, 6;
    %load/vec4 v0x27a7300_0;
    %pad/u 6;
    %store/vec4 v0x2751cc0_0, 0, 6;
    %load/vec4 v0x27a81e0_0;
    %pad/u 6;
    %store/vec4 v0x274ff00_0, 0, 6;
    %load/vec4 v0x279ad70_0;
    %store/vec4 v0x274ffe0_0, 0, 6;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x2801990;
T_82 ;
    %wait E_0x22af7e0;
    %load/vec4 v0x27a41c0_0;
    %store/vec4 v0x27e5720_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x2801990;
T_83 ;
    %wait E_0x22afa00;
    %load/vec4 v0x27a0f90_0;
    %load/vec4 v0x27e2390_0;
    %load/vec4 v0x26773c0_0;
    %load/vec4 v0x26bacc0_0;
    %load/vec4 v0x27966d0_0;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a64c0_0;
    %load/vec4 v0x2795fc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x27a1db0_0;
    %store/vec4 v0x27b0610_0, 0, 1;
    %store/vec4 v0x25567d0_0, 0, 1;
    %store/vec4 v0x27b06d0_0, 0, 6;
    %store/vec4 v0x27aff00_0, 0, 1;
    %store/vec4 v0x27b0d20_0, 0, 1;
    %store/vec4 v0x27affc0_0, 0, 6;
    %store/vec4 v0x27af0e0_0, 0, 1;
    %store/vec4 v0x27af7f0_0, 0, 4;
    %store/vec4 v0x27af1a0_0, 0, 6;
    %store/vec4 v0x27abea0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.determine_load_lock, S_0x275e490;
    %join;
    %load/vec4  v0x27c15c0_0;
    %load/vec4 v0x27a7300_0;
    %load/vec4 v0x27e2390_0;
    %load/vec4 v0x26773c0_0;
    %load/vec4 v0x26bacc0_0;
    %load/vec4 v0x27966d0_0;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a64c0_0;
    %load/vec4 v0x2795fc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x27a1db0_0;
    %store/vec4 v0x27b0610_0, 0, 1;
    %store/vec4 v0x25567d0_0, 0, 1;
    %store/vec4 v0x27b06d0_0, 0, 6;
    %store/vec4 v0x27aff00_0, 0, 1;
    %store/vec4 v0x27b0d20_0, 0, 1;
    %store/vec4 v0x27affc0_0, 0, 6;
    %store/vec4 v0x27af0e0_0, 0, 1;
    %store/vec4 v0x27af7f0_0, 0, 4;
    %store/vec4 v0x27af1a0_0, 0, 6;
    %store/vec4 v0x27abea0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.determine_load_lock, S_0x275e490;
    %join;
    %load/vec4  v0x27c15c0_0;
    %or;
    %load/vec4 v0x27a81e0_0;
    %load/vec4 v0x27e2390_0;
    %load/vec4 v0x26773c0_0;
    %load/vec4 v0x26bacc0_0;
    %load/vec4 v0x27966d0_0;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a64c0_0;
    %load/vec4 v0x2795fc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x27a1db0_0;
    %store/vec4 v0x27b0610_0, 0, 1;
    %store/vec4 v0x25567d0_0, 0, 1;
    %store/vec4 v0x27b06d0_0, 0, 6;
    %store/vec4 v0x27aff00_0, 0, 1;
    %store/vec4 v0x27b0d20_0, 0, 1;
    %store/vec4 v0x27affc0_0, 0, 6;
    %store/vec4 v0x27af0e0_0, 0, 1;
    %store/vec4 v0x27af7f0_0, 0, 4;
    %store/vec4 v0x27af1a0_0, 0, 6;
    %store/vec4 v0x27abea0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.determine_load_lock, S_0x275e490;
    %join;
    %load/vec4  v0x27c15c0_0;
    %or;
    %load/vec4 v0x279ad70_0;
    %pad/u 33;
    %load/vec4 v0x27e2390_0;
    %load/vec4 v0x26773c0_0;
    %load/vec4 v0x26bacc0_0;
    %load/vec4 v0x27966d0_0;
    %load/vec4 v0x27a32e0_0;
    %load/vec4 v0x27a64c0_0;
    %load/vec4 v0x2795fc0_0;
    %load/vec4 v0x27aaf90_0;
    %load/vec4 v0x27a1db0_0;
    %store/vec4 v0x27b0610_0, 0, 1;
    %store/vec4 v0x25567d0_0, 0, 1;
    %store/vec4 v0x27b06d0_0, 0, 6;
    %store/vec4 v0x27aff00_0, 0, 1;
    %store/vec4 v0x27b0d20_0, 0, 1;
    %store/vec4 v0x27affc0_0, 0, 6;
    %store/vec4 v0x27af0e0_0, 0, 1;
    %store/vec4 v0x27af7f0_0, 0, 4;
    %store/vec4 v0x27af1a0_0, 0, 6;
    %store/vec4 v0x27abea0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.determine_load_lock, S_0x275e490;
    %join;
    %load/vec4  v0x27c15c0_0;
    %or;
    %store/vec4 v0x27a4120_0, 0, 1;
    %load/vec4 v0x27a7a20_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27a81e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x27a81e0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x27a7a20_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0x27a7300_0;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %load/vec4 v0x27a81e0_0;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %or;
    %load/vec4 v0x27a0f90_0;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %or;
    %and;
    %load/vec4 v0x27a16a0_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27a16a0_0;
    %pushi/vec4 21, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x27a16a0_0;
    %pushi/vec4 22, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x27a16a0_0;
    %pushi/vec4 23, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x27a7300_0;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %load/vec4 v0x27a81e0_0;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %or;
    %load/vec4 v0x27a0f90_0;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %or;
    %load/vec4 v0x279ad70_0;
    %pad/u 33;
    %load/vec4 v0x26d66b0_0;
    %load/vec4 v0x26773c0_0;
    %store/vec4 v0x27bb780_0, 0, 4;
    %store/vec4 v0x27bafa0_0, 0, 6;
    %store/vec4 v0x27bb6c0_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_issue_main.shifter_lock_check, S_0x27533c0;
    %join;
    %load/vec4  v0x27bb060_0;
    %or;
    %and;
    %or;
    %store/vec4 v0x27e49c0_0, 0, 1;
    %load/vec4 v0x27a7a20_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27a81e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x27a81e0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x27e5ef0_0, 0, 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x28c6bd0;
T_84 ;
    %wait E_0x27967f0;
    %load/vec4 v0x28c9a20_0;
    %store/vec4 v0x28c9b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ca9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28ca950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28caa90_0, 0, 32;
    %load/vec4 v0x28cad00_0;
    %store/vec4 v0x28cade0_0, 0, 3;
    %load/vec4 v0x28caec0_0;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x28ca7e0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x28ca880_0, 0, 17;
    %load/vec4 v0x28cad00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_84.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_84.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %jmp T_84.6;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ca950_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %load/vec4 v0x28c9f20_0;
    %load/vec4 v0x28c9e60_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28c9e60_0;
    %pushi/vec4 21, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x28c9e60_0;
    %pushi/vec4 22, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x28c9e60_0;
    %pushi/vec4 23, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28ca950_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x28cade0_0, 0, 3;
T_84.7 ;
    %jmp T_84.6;
T_84.1 ;
    %load/vec4 v0x28c9be0_0;
    %store/vec4 v0x28ca7e0_0, 0, 17;
    %load/vec4 v0x28c9cc0_0;
    %store/vec4 v0x28ca880_0, 0, 17;
    %load/vec4 v0x28caec0_0;
    %load/vec4 v0x28cab70_0;
    %add;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x28cade0_0, 0, 3;
    %jmp T_84.6;
T_84.2 ;
    %load/vec4 v0x28c9940_0;
    %store/vec4 v0x28ca7e0_0, 0, 17;
    %load/vec4 v0x28c9be0_0;
    %store/vec4 v0x28ca880_0, 0, 17;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x28cade0_0, 0, 3;
    %load/vec4 v0x28caec0_0;
    %load/vec4 v0x28cab70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %jmp T_84.6;
T_84.3 ;
    %load/vec4 v0x28c9860_0;
    %store/vec4 v0x28ca7e0_0, 0, 17;
    %load/vec4 v0x28c9cc0_0;
    %store/vec4 v0x28ca880_0, 0, 17;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x28cade0_0, 0, 3;
    %load/vec4 v0x28caec0_0;
    %load/vec4 v0x28cab70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %jmp T_84.6;
T_84.4 ;
    %load/vec4 v0x28c9860_0;
    %store/vec4 v0x28ca7e0_0, 0, 17;
    %load/vec4 v0x28c9940_0;
    %store/vec4 v0x28ca880_0, 0, 17;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x28cade0_0, 0, 3;
    %load/vec4 v0x28caec0_0;
    %load/vec4 v0x28cab70_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %jmp T_84.6;
T_84.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x28cade0_0, 0, 3;
    %load/vec4 v0x28caec0_0;
    %load/vec4 v0x28ca560_0;
    %load/vec4 v0x28ca6a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x28cafa0_0, 0, 64;
    %load/vec4 v0x28c9da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.9, 8;
    %load/vec4 v0x28cafa0_0;
    %parti/s 32, 32, 7;
    %jmp/1 T_84.10, 8;
T_84.9 ; End of true expr.
    %load/vec4 v0x28cafa0_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_84.10, 8;
 ; End of false expr.
    %blend;
T_84.10;
    %store/vec4 v0x28caa90_0, 0, 32;
    %load/vec4 v0x28c9da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %load/vec4 v0x28cafa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x28c9b00_0, 0, 32;
T_84.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ca950_0, 0, 1;
    %load/vec4 v0x28c9da0_0;
    %load/vec4 v0x28c9a20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28ca9f0_0, 0, 1;
T_84.13 ;
    %jmp T_84.6;
T_84.6 ;
    %pop/vec4 1;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x28c6bd0;
T_85 ;
    %wait E_0x2815580;
    %load/vec4 v0x28c9510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x28caec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x28cad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28c9a20_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x28ca170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x28caec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x28cad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28c9a20_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x28ca2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x28c9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x28caec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x28cad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28c9a20_0, 0;
    %jmp T_85.7;
T_85.6 ;
    %load/vec4 v0x28cafa0_0;
    %assign/vec4 v0x28caec0_0, 0;
    %load/vec4 v0x28cade0_0;
    %assign/vec4 v0x28cad00_0, 0;
    %load/vec4 v0x28c9b00_0;
    %assign/vec4 v0x28c9a20_0, 0;
T_85.7 ;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x28c5d20;
T_86 ;
    %wait E_0x22a8000;
    %load/vec4 v0x28c6330_0;
    %store/vec4 v0x28c6470_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %load/vec4 v0x28c6290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_86.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_86.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_86.6, 6;
    %jmp T_86.7;
T_86.0 ;
    %load/vec4 v0x28c61f0_0;
    %load/vec4 v0x28c6330_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x28c6150_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x28c6470_0, 0, 32;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %jmp T_86.7;
T_86.1 ;
    %load/vec4 v0x28c6330_0;
    %load/vec4 v0x28c61f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x28c6150_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %store/vec4 v0x28c6470_0, 0, 32;
    %jmp T_86.7;
T_86.2 ;
    %load/vec4 v0x28c6330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x28c61f0_0;
    %pad/u 32;
    %or;
    %pad/s 33;
    %ix/getv 4, v0x28c6150_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %store/vec4 v0x28c6470_0, 0, 32;
    %jmp T_86.7;
T_86.3 ;
    %load/vec4 v0x28c6330_0;
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x28c6330_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x28c6470_0, 0, 32;
    %load/vec4 v0x28c6150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.8, 8;
    %load/vec4 v0x28c61f0_0;
    %jmp/1 T_86.9, 8;
T_86.8 ; End of true expr.
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_86.10, 9;
    %load/vec4 v0x28c6330_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_86.11, 9;
T_86.10 ; End of true expr.
    %load/vec4 v0x28c6470_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_86.11, 9;
 ; End of false expr.
    %blend;
T_86.11;
    %jmp/0 T_86.9, 8;
 ; End of false expr.
    %blend;
T_86.9;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %jmp T_86.7;
T_86.4 ;
    %load/vec4 v0x28c6330_0;
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x28c6330_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x28c6470_0, 0, 32;
    %load/vec4 v0x28c6150_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_86.12, 8;
    %load/vec4 v0x28c6470_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_86.13, 8;
T_86.12 ; End of true expr.
    %load/vec4 v0x28c61f0_0;
    %jmp/0 T_86.13, 8;
 ; End of false expr.
    %blend;
T_86.13;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %jmp T_86.7;
T_86.5 ;
    %load/vec4 v0x28c6330_0;
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x28c6330_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x28c6150_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x28c6470_0, 0, 32;
    %load/vec4 v0x28c6150_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_86.14, 8;
    %load/vec4 v0x28c6470_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_86.15, 8;
T_86.14 ; End of true expr.
    %load/vec4 v0x28c61f0_0;
    %jmp/0 T_86.15, 8;
 ; End of false expr.
    %blend;
T_86.15;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %jmp T_86.7;
T_86.6 ;
    %load/vec4 v0x28c61f0_0;
    %load/vec4 v0x28c6330_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %store/vec4 v0x28c63d0_0, 0, 1;
    %store/vec4 v0x28c6470_0, 0, 32;
    %jmp T_86.7;
T_86.7 ;
    %pop/vec4 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x279c4e0;
T_87 ;
    %wait E_0x2815580;
    %load/vec4 v0x28cd140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_shifter_main.clear, S_0x28c6510;
    %join;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x28cbcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_shifter_main.clear, S_0x28c6510;
    %join;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0x28cc0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x28cbc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.6, 8;
    %fork TD_zap_top.u_zap_core.u_zap_shifter_main.clear, S_0x28c6510;
    %join;
    %jmp T_87.7;
T_87.6 ;
    %load/vec4 v0x279fa60_0;
    %assign/vec4 v0x28cdcc0_0, 0;
    %load/vec4 v0x28cc150_0;
    %assign/vec4 v0x28cdd90_0, 0;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 20, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 21, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 22, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 23, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_87.8, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_87.9, 8;
T_87.8 ; End of true expr.
    %load/vec4 v0x28cb830_0;
    %jmp/0 T_87.9, 8;
 ; End of false expr.
    %blend;
T_87.9;
    %assign/vec4 v0x28cdb20_0, 0;
    %load/vec4 v0x28cc440_0;
    %assign/vec4 v0x28cdf20_0, 0;
    %load/vec4 v0x28cc9c0_0;
    %assign/vec4 v0x28ce4c0_0, 0;
    %load/vec4 v0x28cc680_0;
    %assign/vec4 v0x28ce190_0, 0;
    %load/vec4 v0x28ccb80_0;
    %assign/vec4 v0x28ce650_0, 0;
    %load/vec4 v0x28cc750_0;
    %assign/vec4 v0x28ce280_0, 0;
    %load/vec4 v0x28cccf0_0;
    %assign/vec4 v0x28ce7f0_0, 0;
    %load/vec4 v0x28cc820_0;
    %assign/vec4 v0x28ce320_0, 0;
    %load/vec4 v0x28cc8f0_0;
    %assign/vec4 v0x28ce3f0_0, 0;
    %load/vec4 v0x28ccdc0_0;
    %assign/vec4 v0x28ce8c0_0, 0;
    %load/vec4 v0x28ccc20_0;
    %assign/vec4 v0x28ce720_0, 0;
    %load/vec4 v0x28cc5b0_0;
    %assign/vec4 v0x28ce0c0_0, 0;
    %load/vec4 v0x28cc3a0_0;
    %assign/vec4 v0x28cde80_0, 0;
    %load/vec4 v0x28cb650_0;
    %assign/vec4 v0x28cda50_0, 0;
    %load/vec4 v0x28cd500_0;
    %assign/vec4 v0x28cf100_0, 0;
    %load/vec4 v0x28cc1f0_0;
    %assign/vec4 v0x28ced70_0, 0;
    %load/vec4 v0x28cd810_0;
    %assign/vec4 v0x28ce5b0_0, 0;
    %load/vec4 v0x28cf420_0;
    %assign/vec4 v0x28cdbf0_0, 0;
    %load/vec4 v0x28cf380_0;
    %assign/vec4 v0x28ceeb0_0, 0;
    %load/vec4 v0x28cf560_0;
    %assign/vec4 v0x28cee10_0, 0;
    %load/vec4 v0x28cd5a0_0;
    %assign/vec4 v0x28cf1a0_0, 0;
    %load/vec4 v0x28cd740_0;
    %assign/vec4 v0x28cf2e0_0, 0;
    %load/vec4 v0x28cc4e0_0;
    %assign/vec4 v0x28cdff0_0, 0;
    %load/vec4 v0x28cd670_0;
    %assign/vec4 v0x28cf240_0, 0;
    %load/vec4 v0x28cce90_0;
    %assign/vec4 v0x28cd000_0, 0;
    %load/vec4 v0x28cd980_0;
    %assign/vec4 v0x28ccf30_0, 0;
T_87.7 ;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x279c4e0;
T_88 ;
    %wait E_0x233ac90;
    %vpi_call 31 279 "$display", $time, "==> %m: Resolving ALU source value..." {0 0 0};
    %load/vec4 v0x28cb920_0;
    %load/vec4 v0x28cb9e0_0;
    %load/vec4 v0x28cdd90_0;
    %load/vec4 v0x28cbb10_0;
    %load/vec4 v0x28cb740_0;
    %store/vec4 v0x28c6a90_0, 0, 1;
    %store/vec4 v0x28c69f0_0, 0, 32;
    %store/vec4 v0x28c68b0_0, 0, 6;
    %store/vec4 v0x28c6b30_0, 0, 32;
    %store/vec4 v0x28c6810_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_shifter_main.resolve_conflict, S_0x28c6690;
    %join;
    %load/vec4  v0x28c6950_0;
    %store/vec4 v0x28cf420_0, 0, 32;
    %vpi_call 31 286 "$display", $time, "%m: ************** DONE RESOLVING ALU SOURCE VALUE *********************" {0 0 0};
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x279c4e0;
T_89 ;
    %wait E_0x233b320;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 20, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 21, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 22, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x28cb830_0;
    %cmpi/e 23, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_89.0, 4;
    %load/vec4 v0x28cd8b0_0;
    %store/vec4 v0x28cf380_0, 0, 32;
    %load/vec4 v0x28cc010_0;
    %parti/s 1, 29, 6;
    %store/vec4 v0x28cf560_0, 0, 1;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x28cf600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x28cf6a0_0;
    %store/vec4 v0x28cf380_0, 0, 32;
    %load/vec4 v0x28cf4c0_0;
    %store/vec4 v0x28cf560_0, 0, 1;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x28cd3c0_0;
    %load/vec4 v0x28cd460_0;
    %load/vec4 v0x28cdd90_0;
    %load/vec4 v0x28cbb10_0;
    %load/vec4 v0x28cb740_0;
    %store/vec4 v0x28c6a90_0, 0, 1;
    %store/vec4 v0x28c69f0_0, 0, 32;
    %store/vec4 v0x28c68b0_0, 0, 6;
    %store/vec4 v0x28c6b30_0, 0, 32;
    %store/vec4 v0x28c6810_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_shifter_main.resolve_conflict, S_0x28c6690;
    %join;
    %load/vec4  v0x28c6950_0;
    %store/vec4 v0x28cf380_0, 0, 32;
    %load/vec4 v0x28cc010_0;
    %parti/s 1, 29, 6;
    %store/vec4 v0x28cf560_0, 0, 1;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x279c4e0;
T_90 ;
    %wait E_0x221a7e0;
    %load/vec4 v0x28cc9c0_0;
    %pad/u 33;
    %load/vec4 v0x28cca90_0;
    %load/vec4 v0x28cdd90_0;
    %load/vec4 v0x28cbb10_0;
    %load/vec4 v0x28cb740_0;
    %store/vec4 v0x28c6a90_0, 0, 1;
    %store/vec4 v0x28c69f0_0, 0, 32;
    %store/vec4 v0x28c68b0_0, 0, 6;
    %store/vec4 v0x28c6b30_0, 0, 32;
    %store/vec4 v0x28c6810_0, 0, 33;
    %fork TD_zap_top.u_zap_core.u_zap_shifter_main.resolve_conflict, S_0x28c6690;
    %join;
    %load/vec4  v0x28c6950_0;
    %store/vec4 v0x28cd810_0, 0, 32;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x286ce40;
T_91 ;
    %wait E_0x2494970;
    %load/vec4 v0x2812790_0;
    %store/vec4 v0x2829850_0, 0, 32;
    %load/vec4 v0x27aa500_0;
    %store/vec4 v0x2829910_0, 0, 32;
    %load/vec4 v0x27c1410_0;
    %store/vec4 v0x26ba290_0, 0, 32;
    %load/vec4 v0x2709870_0;
    %store/vec4 v0x26b66f0_0, 0, 32;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x286ce40;
T_92 ;
    %wait E_0x2815580;
    %load/vec4 v0x234e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 211, 0, 32;
    %store/vec4 v0x286d210_0, 0, 32;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.clear, S_0x28629c0;
    %join;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x27c1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x2800b30_0;
    %store/vec4 v0x286d210_0, 0, 32;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.clear, S_0x28629c0;
    %join;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x26b6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.4, 8;
    %jmp T_92.5;
T_92.4 ;
    %load/vec4 v0x2800e90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x2829140_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_92.6, 9;
    %load/vec4 v0x27c1410_0;
    %store/vec4 v0x286d210_0, 0, 32;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.clear, S_0x28629c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2829140_0, 0;
    %jmp T_92.7;
T_92.6 ;
    %load/vec4 v0x2819350_0;
    %assign/vec4 v0x2815840_0, 0;
    %load/vec4 v0x2793a30_0;
    %assign/vec4 v0x2793990_0, 0;
    %load/vec4 v0x286d350_0;
    %assign/vec4 v0x2828a30_0, 0;
    %load/vec4 v0x27c25e0_0;
    %assign/vec4 v0x280d230_0, 0;
    %load/vec4 v0x26ba6d0_0;
    %assign/vec4 v0x26d7e90_0, 0;
    %load/vec4 v0x2709870_0;
    %assign/vec4 v0x27c1410_0, 0;
    %load/vec4 v0x26d78c0_0;
    %assign/vec4 v0x2410e40_0, 0;
    %load/vec4 v0x2815b50_0;
    %assign/vec4 v0x280d170_0, 0;
    %load/vec4 v0x285fe60_0;
    %assign/vec4 v0x26ba1d0_0, 0;
    %load/vec4 v0x285e460_0;
    %assign/vec4 v0x2828320_0, 0;
    %load/vec4 v0x2811300_0;
    %assign/vec4 v0x28149b0_0, 0;
    %load/vec4 v0x2811300_0;
    %assign/vec4 v0x28149b0_0, 0;
    %load/vec4 v0x2793a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.8, 8;
    %load/vec4 v0x28161c0_0;
    %jmp/1 T_92.9, 8;
T_92.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_92.9, 8;
 ; End of false expr.
    %blend;
T_92.9;
    %assign/vec4 v0x2818420_0, 0;
    %load/vec4 v0x2793a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.10, 8;
    %load/vec4 v0x281f9a0_0;
    %jmp/1 T_92.11, 8;
T_92.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_92.11, 8;
 ; End of false expr.
    %blend;
T_92.11;
    %assign/vec4 v0x280d7a0_0, 0;
    %load/vec4 v0x28a5220_0;
    %assign/vec4 v0x28156a0_0, 0;
    %load/vec4 v0x280dc00_0;
    %assign/vec4 v0x28184e0_0, 0;
    %load/vec4 v0x280df90_0;
    %assign/vec4 v0x2814910_0, 0;
    %load/vec4 v0x28a7350_0;
    %assign/vec4 v0x2815740_0, 0;
    %load/vec4 v0x2852bf0_0;
    %assign/vec4 v0x280d860_0, 0;
    %load/vec4 v0x28a5220_0;
    %load/vec4 v0x280dc00_0;
    %load/vec4 v0x28a7350_0;
    %load/vec4 v0x28a7350_0;
    %load/vec4 v0x28191f0_0;
    %store/vec4 v0x24d35e0_0, 0, 32;
    %store/vec4 v0x2701d80_0, 0, 1;
    %store/vec4 v0x24c0860_0, 0, 1;
    %store/vec4 v0x274e260_0, 0, 1;
    %store/vec4 v0x24f7240_0, 0, 1;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.duplicate, S_0x285eac0;
    %join;
    %load/vec4  v0x2868730_0;
    %assign/vec4 v0x2810de0_0, 0;
    %load/vec4 v0x2829200_0;
    %assign/vec4 v0x2829140_0, 0;
    %load/vec4 v0x2874a10_0;
    %assign/vec4 v0x28283e0_0, 0;
    %load/vec4 v0x28a5220_0;
    %load/vec4 v0x280dc00_0;
    %load/vec4 v0x28a7350_0;
    %load/vec4 v0x28a7350_0;
    %load/vec4 v0x27c25e0_0;
    %store/vec4 v0x24934f0_0, 0, 32;
    %store/vec4 v0x243f1a0_0, 0, 1;
    %store/vec4 v0x2419c10_0, 0, 1;
    %store/vec4 v0x243c340_0, 0, 1;
    %store/vec4 v0x2416420_0, 0, 1;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.generate_ben, S_0x285dea0;
    %join;
    %load/vec4  v0x2496ac0_0;
    %assign/vec4 v0x285d060_0, 0;
T_92.7 ;
T_92.5 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x286ce40;
T_93 ;
    %wait E_0x2495770;
    %load/vec4 v0x280c740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x27c25e0_0, 0, 32;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x2819350_0;
    %store/vec4 v0x27c25e0_0, 0, 32;
T_93.1 ;
    %load/vec4 v0x2868af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c25e0_0, 4, 2;
T_93.2 ;
    %load/vec4 v0x28161c0_0;
    %load/vec4 v0x281f9a0_0;
    %or;
    %load/vec4 v0x2793a30_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x280d230_0;
    %store/vec4 v0x27c25e0_0, 0, 32;
T_93.4 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x286ce40;
T_94 ;
    %wait E_0x2495650;
    %fork t_49, S_0x286bfb0;
    %jmp t_48;
    .scope S_0x286bfb0;
t_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2811bd0_0, 0, 32;
    %load/vec4 v0x279dee0_0;
    %store/vec4 v0x2794ea0_0, 0, 5;
    %load/vec4 v0x2829140_0;
    %store/vec4 v0x2829200_0, 0, 1;
    %load/vec4 v0x27c1410_0;
    %store/vec4 v0x2709870_0, 0, 32;
    %load/vec4 v0x285f780_0;
    %store/vec4 v0x26ba6d0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f5a0_0, 0, 1;
    %load/vec4 v0x275e1d0_0;
    %load/vec4 v0x27c1410_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x22f5d30_0, 0, 4;
    %store/vec4 v0x23390a0_0, 0, 4;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.is_cc_satisfied, S_0x2859e60;
    %join;
    %load/vec4  v0x230aab0_0;
    %store/vec4 v0x2793a30_0, 0, 1;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 24, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_94.0, 4;
    %load/vec4 v0x2829910_0;
    %load/vec4 v0x2829850_0;
    %load/vec4 v0x2812790_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %load/vec4 v0x27c1410_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x2794ea0_0;
    %load/vec4 v0x2864040_0;
    %load/vec4 v0x22ec2f0_0;
    %store/vec4 v0x2260b30_0, 0, 1;
    %store/vec4 v0x2262680_0, 0, 1;
    %store/vec4 v0x221b450_0, 0, 5;
    %store/vec4 v0x22b7010_0, 0, 4;
    %store/vec4 v0x27aab20_0, 0, 32;
    %store/vec4 v0x219f090_0, 0, 32;
    %store/vec4 v0x21d4af0_0, 0, 32;
    %fork TD_zap_top.u_zap_core.u_zap_alu_main.process_logical_instructions, S_0x274d5b0;
    %join;
    %load/vec4  v0x21ce0b0_0;
    %split/vec4 32;
    %store/vec4 v0x2827900_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709870_0, 4, 4;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_94.2, 4;
    %fork t_51, S_0x2868360;
    %jmp t_50;
    .scope S_0x2868360;
t_51 ;
    %load/vec4 v0x27c1410_0;
    %store/vec4 v0x2827900_0, 0, 32;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2829910_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2829910_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28144c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2813940_0, 0, 32;
T_94.4 ;
    %load/vec4 v0x2813940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_94.5, 5;
    %load/vec4 v0x28144c0_0;
    %load/vec4 v0x2813940_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %load/vec4 v0x2829850_0;
    %load/vec4 v0x2813940_0;
    %part/s 1;
    %ix/getv/s 4, v0x2813940_0;
    %store/vec4 v0x2827900_0, 4, 1;
T_94.6 ;
    %load/vec4 v0x2813940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2813940_0, 0, 32;
    %jmp T_94.4;
T_94.5 ;
    %load/vec4 v0x2794ea0_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_94.8, 4;
    %load/vec4 v0x2827900_0;
    %store/vec4 v0x2709870_0, 0, 32;
T_94.8 ;
    %end;
    .scope S_0x286bfb0;
t_50 %join;
    %jmp T_94.3;
T_94.2 ;
    %fork t_53, S_0x28674d0;
    %jmp t_52;
    .scope S_0x28674d0;
t_53 ;
    %load/vec4 v0x27c1410_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2817410_0, 0, 4;
    %load/vec4 v0x2794ea0_0;
    %store/vec4 v0x2850450_0, 0, 5;
    %load/vec4 v0x2864040_0;
    %store/vec4 v0x28514a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x284fa90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2850950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2558c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2817fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2833eb0_0, 0, 1;
    %load/vec4 v0x2809ad0_0;
    %split/vec4 32;
    %store/vec4 v0x284fa90_0, 0, 32;
    %store/vec4 v0x2817fd0_0, 0, 1;
    %load/vec4 v0x284fa90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x2558c50_0, 0, 1;
    %load/vec4 v0x284fa90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x2850950_0, 0, 1;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 5, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 11, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2829850_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x284fa90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2833eb0_0, 0, 1;
    %jmp T_94.11;
T_94.10 ;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 7, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x2829850_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x284fa90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2829850_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2833eb0_0, 0, 1;
    %jmp T_94.13;
T_94.12 ;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x2850450_0;
    %pushi/vec4 10, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2829850_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x284fa90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2829910_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2833eb0_0, 0, 1;
    %jmp T_94.15;
T_94.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2833eb0_0, 0, 1;
T_94.15 ;
T_94.13 ;
T_94.11 ;
    %load/vec4 v0x28514a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x2817410_0;
    %split/vec4 1;
    %store/vec4 v0x2833eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2817fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2558c50_0, 0, 1;
    %store/vec4 v0x2850950_0, 0, 1;
T_94.16 ;
    %load/vec4 v0x2850950_0;
    %load/vec4 v0x2558c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2817fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2833eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x284fa90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x284f820_0, 0, 36;
    %load/vec4 v0x284f820_0;
    %split/vec4 32;
    %store/vec4 v0x2827900_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709870_0, 4, 4;
    %end;
    .scope S_0x286bfb0;
t_52 %join;
T_94.3 ;
T_94.1 ;
    %load/vec4 v0x2815b50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x285fe60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x26d78c0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x285e460_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2874a10_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_94.18, 8;
    %vpi_call 9 419 "$display", $time, "ALU :: Interrupt detected! ALU put to sleep..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2793a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2829200_0, 0, 1;
    %jmp T_94.19;
T_94.18 ;
    %load/vec4 v0x2794ea0_0;
    %pushi/vec4 18, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2793a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %vpi_call 9 428 "$display", $time, "ALU :: Major change to CPSR! Restarting from the next instruction..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %load/vec4 v0x2809ad0_0;
    %pad/u 32;
    %store/vec4 v0x2811bd0_0, 0, 32;
    %load/vec4 v0x2709870_0;
    %parti/s 5, 0, 2;
    %cmpi/e 16, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_94.22, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_94.23, 8;
T_94.22 ; End of true expr.
    %load/vec4 v0x2709870_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_94.23, 8;
 ; End of false expr.
    %blend;
T_94.23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709870_0, 4, 5;
    %jmp T_94.21;
T_94.20 ;
    %load/vec4 v0x285f780_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x275e1d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.24, 8;
    %load/vec4 v0x2864040_0;
    %load/vec4 v0x2793a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.26, 8;
    %vpi_call 9 439 "$display", $time, "ALU :: PC write with flag update! Unit put to sleep..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2829200_0, 0, 1;
    %jmp T_94.27;
T_94.26 ;
    %load/vec4 v0x2793a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.28, 8;
    %vpi_call 9 448 "$display", $time, "ALU :: A quick branch! Possibly a BX i_switch_ff = %d...", v0x27c1800_0 {0 0 0};
    %load/vec4 v0x27aac20_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x27aac20_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_94.30, 4;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x26ba6d0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %load/vec4 v0x2827900_0;
    %store/vec4 v0x2811bd0_0, 0, 32;
    %load/vec4 v0x27c1800_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.32, 8;
    %load/vec4 v0x2827900_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_94.33, 8;
T_94.32 ; End of true expr.
    %load/vec4 v0x27c1410_0;
    %parti/s 1, 5, 4;
    %jmp/0 T_94.33, 8;
 ; End of false expr.
    %blend;
T_94.33;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709870_0, 4, 1;
    %jmp T_94.31;
T_94.30 ;
    %load/vec4 v0x27c1800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.34, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x26ba6d0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %load/vec4 v0x2827900_0;
    %store/vec4 v0x2811bd0_0, 0, 32;
    %load/vec4 v0x27c1800_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.36, 8;
    %load/vec4 v0x2827900_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_94.37, 8;
T_94.36 ; End of true expr.
    %load/vec4 v0x27c1410_0;
    %parti/s 1, 5, 4;
    %jmp/0 T_94.37, 8;
 ; End of false expr.
    %blend;
T_94.37;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709870_0, 4, 1;
    %jmp T_94.35;
T_94.34 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x26ba6d0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %load/vec4 v0x27c1800_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.38, 8;
    %load/vec4 v0x2827900_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_94.39, 8;
T_94.38 ; End of true expr.
    %load/vec4 v0x27c1410_0;
    %parti/s 1, 5, 4;
    %jmp/0 T_94.39, 8;
 ; End of false expr.
    %blend;
T_94.39;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709870_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2811bd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x285f5a0_0, 0, 1;
T_94.35 ;
T_94.31 ;
    %jmp T_94.29;
T_94.28 ;
    %load/vec4 v0x27aac20_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x27aac20_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_94.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %load/vec4 v0x28277a0_0;
    %store/vec4 v0x2811bd0_0, 0, 32;
    %jmp T_94.41;
T_94.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2811bd0_0, 0, 32;
T_94.41 ;
T_94.29 ;
T_94.27 ;
    %jmp T_94.25;
T_94.24 ;
    %load/vec4 v0x2811300_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2793a30_0;
    %and;
    %load/vec4 v0x28161c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2829200_0, 0, 1;
T_94.42 ;
T_94.25 ;
T_94.21 ;
T_94.19 ;
    %load/vec4 v0x2827900_0;
    %store/vec4 v0x2819350_0, 0, 32;
    %load/vec4 v0x2793a30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_94.44, 4;
    %load/vec4 v0x27c1410_0;
    %store/vec4 v0x2709870_0, 0, 32;
T_94.44 ;
    %end;
    .scope S_0x286ce40;
t_48 %join;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x286ce40;
T_95 ;
    %wait E_0x2495d10;
    %fork t_55, S_0x26b56e0;
    %jmp t_54;
    .scope S_0x26b56e0;
t_55 ;
    %load/vec4 v0x27c1410_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %store/vec4 v0x227e5c0_0, 0, 32;
    %load/vec4 v0x279dee0_0;
    %store/vec4 v0x22a0900_0, 0, 5;
    %load/vec4 v0x2868870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x2827460_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x2812080_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %load/vec4 v0x280e310_0;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x22a0900_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_95.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_95.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_95.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_95.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_95.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_95.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_95.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2827c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.2 ;
    %load/vec4 v0x286d350_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.3 ;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x2829850_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.4 ;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x2829850_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %load/vec4 v0x227e5c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.5 ;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x27aba40_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.6 ;
    %load/vec4 v0x2829850_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x26badd0_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.7 ;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x27aba40_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %load/vec4 v0x227e5c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.8 ;
    %load/vec4 v0x2829850_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x26badd0_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %load/vec4 v0x227e5c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.9 ;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x27aba40_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.10 ;
    %load/vec4 v0x2829910_0;
    %store/vec4 v0x2827c10_0, 0, 32;
    %load/vec4 v0x2829850_0;
    %store/vec4 v0x2829f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2252c40_0, 0, 1;
    %jmp T_95.12;
T_95.12 ;
    %pop/vec4 1;
T_95.1 ;
    %end;
    .scope S_0x286ce40;
t_54 %join;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x27d9fb0;
T_96 ;
    %wait E_0x2815580;
    %load/vec4 v0x27dc3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %fork TD_zap_top.u_zap_core.u_zap_memory_main.clear, S_0x27e3ae0;
    %join;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x27e0260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %fork TD_zap_top.u_zap_core.u_zap_memory_main.clear, S_0x27e3ae0;
    %join;
    %jmp T_96.3;
T_96.2 ;
    %load/vec4 v0x27d98a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ec9c0_0, 0;
    %jmp T_96.5;
T_96.4 ;
    %load/vec4 v0x27e0a10_0;
    %assign/vec4 v0x27ec8f0_0, 0;
    %load/vec4 v0x27df440_0;
    %assign/vec4 v0x27ebab0_0, 0;
    %load/vec4 v0x27dd910_0;
    %assign/vec4 v0x27ea550_0, 0;
    %load/vec4 v0x27d9940_0;
    %assign/vec4 v0x27ec9c0_0, 0;
    %load/vec4 v0x27dfb50_0;
    %assign/vec4 v0x27ec1d0_0, 0;
    %load/vec4 v0x27dc300_0;
    %assign/vec4 v0x27ea620_0, 0;
    %load/vec4 v0x27ded30_0;
    %assign/vec4 v0x27eb390_0, 0;
    %load/vec4 v0x27dfc40_0;
    %assign/vec4 v0x27ec2a0_0, 0;
    %load/vec4 v0x27db4e0_0;
    %assign/vec4 v0x27e9e30_0, 0;
    %load/vec4 v0x27df4e0_0;
    %assign/vec4 v0x27ebb50_0, 0;
    %load/vec4 v0x27ddf40_0;
    %assign/vec4 v0x27eac70_0, 0;
    %load/vec4 v0x27ed0b0_0;
    %assign/vec4 v0x27e9ef0_0, 0;
    %load/vec4 v0x27de6e0_0;
    %assign/vec4 v0x27eb450_0, 0;
T_96.5 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x27d9fb0;
T_97 ;
    %wait E_0x2815580;
    %load/vec4 v0x27d98a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x27ddf40_0;
    %assign/vec4 v0x27ddfe0_0, 0;
    %load/vec4 v0x27dca10_0;
    %assign/vec4 v0x27dcad0_0, 0;
    %load/vec4 v0x27dedd0_0;
    %assign/vec4 v0x27de620_0, 0;
    %load/vec4 v0x27dbbf0_0;
    %assign/vec4 v0x27dbcc0_0, 0;
    %load/vec4 v0x27db5b0_0;
    %assign/vec4 v0x27dadd0_0, 0;
    %load/vec4 v0x27d9160_0;
    %assign/vec4 v0x27d9200_0, 0;
    %load/vec4 v0x27dae70_0;
    %assign/vec4 v0x27ed010_0, 0;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x27d9fb0;
T_98 ;
    %wait E_0x22659e0;
    %load/vec4 v0x27ddfe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %load/vec4 v0x27dd830_0;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x27dcad0_0;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %load/vec4 v0x27de620_0;
    %load/vec4 v0x27dbcc0_0;
    %load/vec4 v0x27dadd0_0;
    %load/vec4 v0x27d9200_0;
    %load/vec4 v0x27ed010_0;
    %load/vec4 v0x27ddfe0_0;
    %store/vec4 v0x27e1f80_0, 0, 1;
    %store/vec4 v0x27e0970_0, 0, 1;
    %store/vec4 v0x27e1830_0, 0, 1;
    %store/vec4 v0x27e1140_0, 0, 1;
    %store/vec4 v0x27e1790_0, 0, 1;
    %store/vec4 v0x27e2650_0, 0, 2;
    %store/vec4 v0x27e1ea0_0, 0, 32;
    %fork TD_zap_top.u_zap_core.u_zap_memory_main.transform, S_0x27e33d0;
    %join;
    %load/vec4  v0x27e1080_0;
    %store/vec4 v0x27ead40_0, 0, 32;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x279a8a0;
T_99 ;
    %fork t_57, S_0x2799370;
    %jmp t_56;
    .scope S_0x2799370;
t_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2799b50_0, 0, 32;
T_99.0 ;
    %load/vec4 v0x2799b50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_99.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x2799b50_0;
    %store/vec4a v0x2797810, 4, 0;
    %load/vec4 v0x2799b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2799b50_0, 0, 32;
    %jmp T_99.0;
T_99.1 ;
    %end;
    .scope S_0x279a8a0;
t_56 %join;
    %end;
    .thread T_99;
    .scope S_0x279a8a0;
T_100 ;
    %wait E_0x22667b0;
    %load/vec4 v0x2798620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x2797e40_0;
    %load/vec4 v0x2798c60_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2797810, 0, 4;
    %load/vec4 v0x2797730_0;
    %load/vec4 v0x2798d60_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2797810, 0, 4;
T_100.0 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x279a8a0;
T_101 ;
    %wait E_0x22667b0;
    %load/vec4 v0x2798c60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x2797810, 4;
    %assign/vec4 v0x2797020_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x26e5260;
T_102 ;
    %fork t_59, S_0x2700c20;
    %jmp t_58;
    .scope S_0x2700c20;
t_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e06e0_0, 0, 32;
T_102.0 ;
    %load/vec4 v0x26e06e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_102.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x26e06e0_0;
    %store/vec4a v0x2772420, 4, 0;
    %load/vec4 v0x26e06e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26e06e0_0, 0, 32;
    %jmp T_102.0;
T_102.1 ;
    %end;
    .scope S_0x26e5260;
t_58 %join;
    %end;
    .thread T_102;
    .scope S_0x26e5260;
T_103 ;
    %wait E_0x22667b0;
    %load/vec4 v0x27005a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v0x27728f0_0;
    %load/vec4 v0x2700860_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2772420, 0, 4;
    %load/vec4 v0x27729e0_0;
    %load/vec4 v0x2700960_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2772420, 0, 4;
T_103.0 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x26e5260;
T_104 ;
    %wait E_0x22667b0;
    %load/vec4 v0x2700860_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x2772420, 4;
    %assign/vec4 v0x27724c0_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x26e1ce0;
T_105 ;
    %fork t_61, S_0x2337980;
    %jmp t_60;
    .scope S_0x2337980;
t_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25e36f0_0, 0, 32;
T_105.0 ;
    %load/vec4 v0x25e36f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_105.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x25e36f0_0;
    %store/vec4a v0x22e83a0, 4, 0;
    %load/vec4 v0x25e36f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x25e36f0_0, 0, 32;
    %jmp T_105.0;
T_105.1 ;
    %end;
    .scope S_0x26e1ce0;
t_60 %join;
    %end;
    .thread T_105;
    .scope S_0x26e1ce0;
T_106 ;
    %wait E_0x22667b0;
    %load/vec4 v0x2275a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x22e8170_0;
    %load/vec4 v0x2275720_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22e83a0, 0, 4;
    %load/vec4 v0x22e82b0_0;
    %load/vec4 v0x2275820_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22e83a0, 0, 4;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x26e1ce0;
T_107 ;
    %wait E_0x22667b0;
    %load/vec4 v0x2275720_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x22e83a0, 4;
    %assign/vec4 v0x22e8460_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x28bd090;
T_108 ;
    %fork t_63, S_0x28bd390;
    %jmp t_62;
    .scope S_0x28bd390;
t_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28bd510_0, 0, 32;
T_108.0 ;
    %load/vec4 v0x28bd510_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_108.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x28bd510_0;
    %store/vec4a v0x28bd970, 4, 0;
    %load/vec4 v0x28bd510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28bd510_0, 0, 32;
    %jmp T_108.0;
T_108.1 ;
    %end;
    .scope S_0x28bd090;
t_62 %join;
    %end;
    .thread T_108;
    .scope S_0x28bd090;
T_109 ;
    %wait E_0x22667b0;
    %load/vec4 v0x28bd790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x28bd830_0;
    %load/vec4 v0x28bd5b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28bd970, 0, 4;
    %load/vec4 v0x28bd8d0_0;
    %load/vec4 v0x28bd650_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28bd970, 0, 4;
T_109.0 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x28bd090;
T_110 ;
    %wait E_0x22667b0;
    %load/vec4 v0x28bd5b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x28bd970, 4;
    %assign/vec4 v0x28bdc20_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x27953e0;
T_111 ;
    %wait E_0x2264fc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28c0b10, 4;
    %store/vec4 v0x28c06e0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28c0b10, 4;
    %store/vec4 v0x28c0780_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28c0b10, 4;
    %store/vec4 v0x28c0820_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28c0b10, 4;
    %store/vec4 v0x28c09d0_0, 0, 32;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x27953e0;
T_112 ;
    %wait E_0x224ebe0;
    %fork t_65, S_0x28bfc00;
    %jmp t_64;
    .scope S_0x28bfc00;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28bfd80_0, 0, 32;
T_112.0 ;
    %load/vec4 v0x28bfd80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_112.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v0x28bfd80_0;
    %store/vec4a v0x28bfec0, 4, 0;
    %load/vec4 v0x28bfd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28bfd80_0, 0, 32;
    %jmp T_112.0;
T_112.1 ;
    %load/vec4 v0x28c0a70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_112.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c0bb0_0, 0, 1;
    %load/vec4 v0x28c00a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x28bfe20, 4, 0;
    %load/vec4 v0x28c0140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x28bfe20, 4, 0;
    %load/vec4 v0x28c01e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x28bfe20, 4, 0;
    %load/vec4 v0x28c0280_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x28bfe20, 4, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x28c03c0_0;
    %store/vec4 v0x28c0bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28bfd80_0, 0, 32;
T_112.4 ;
    %load/vec4 v0x28bfd80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_112.5, 5;
    %load/vec4 v0x28c0460_0;
    %ix/getv/s 4, v0x28bfd80_0;
    %store/vec4a v0x28bfe20, 4, 0;
    %load/vec4 v0x28c0500_0;
    %ix/getv/s 4, v0x28bfd80_0;
    %store/vec4a v0x28bfec0, 4, 0;
    %load/vec4 v0x28bfd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28bfd80_0, 0, 32;
    %jmp T_112.4;
T_112.5 ;
T_112.3 ;
    %end;
    .scope S_0x27953e0;
t_64 %join;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x27953e0;
T_113 ;
    %wait E_0x22667b0;
    %load/vec4 v0x28c0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c0a70_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x28c0a70_0;
    %nor/r;
    %assign/vec4 v0x28c0a70_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x279cbf0;
T_114 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c2700_0, 0, 32;
    %end;
    .thread T_114;
    .scope S_0x279cbf0;
T_115 ;
    %wait E_0x2815580;
    %load/vec4 v0x28c1eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x28c3030_0;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %assign/vec4 v0x28c2950_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x279cbf0;
T_116 ;
    %wait E_0x2263b00;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c2ef0_0, 0, 32;
    %load/vec4 v0x28c3350_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x28c2f90_0, 0, 32;
    %load/vec4 v0x28c0cf0_0;
    %store/vec4 v0x28c29f0_0, 0, 32;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x279cbf0;
T_117 ;
    %wait E_0x2264ea0;
    %fork t_67, S_0x279bdd0;
    %jmp t_66;
    .scope S_0x279bdd0;
t_67 ;
    %vpi_call 28 192 "$display", $time, "Reg file always block trigger!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c2c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c2d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c3530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c27a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2e50_0, 0, 1;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c0cf0_0, 0, 32;
    %vpi_call 28 215 "$display", $time, "PC_nxt before = %d", v0x28c3350_0 {0 0 0};
    %load/vec4 v0x28c13d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x28c0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x28c1af0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c2db0_0, 0, 1;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x28c1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x28c2090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %jmp T_117.7;
T_117.6 ;
    %load/vec4 v0x28c0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.8, 8;
    %load/vec4 v0x28c1b90_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c2db0_0, 0, 1;
    %jmp T_117.9;
T_117.8 ;
    %load/vec4 v0x28c1f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.10, 8;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %jmp T_117.11;
T_117.10 ;
    %load/vec4 v0x28c1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.12, 8;
    %load/vec4 v0x28c32b0_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %jmp T_117.13;
T_117.12 ;
    %load/vec4 v0x28c32b0_0;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_117.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_117.15, 8;
T_117.14 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_117.15, 8;
 ; End of false expr.
    %blend;
T_117.15;
    %add;
    %store/vec4 v0x28c3350_0, 0, 32;
T_117.13 ;
T_117.11 ;
T_117.9 ;
T_117.7 ;
T_117.5 ;
T_117.3 ;
T_117.1 ;
    %vpi_call 28 255 "$display", $time, "PC_nxt after = %d", v0x28c3350_0 {0 0 0};
    %load/vec4 v0x28c1330_0;
    %flag_set/vec4 8;
    %load/vec4 v0x28c1580_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x28c1910_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x28c1760_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x28c2130_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x28c21d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_117.16, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c27a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 1;
T_117.16 ;
    %load/vec4 v0x28c1330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c2b30_0, 0, 1;
    %load/vec4 v0x28c1a50_0;
    %store/vec4 v0x28c2c70_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x28c2d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2bd0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_117.20, 8;
    %load/vec4 v0x28c1a50_0;
    %jmp/1 T_117.21, 8;
T_117.20 ; End of true expr.
    %load/vec4 v0x28c16c0_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_117.21, 8;
 ; End of false expr.
    %blend;
T_117.21;
    %store/vec4 v0x28c3530_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 23, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 5;
    %jmp T_117.19;
T_117.18 ;
    %load/vec4 v0x28c1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.22, 8;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_117.24, 8;
    %load/vec4 v0x28c1800_0;
    %jmp/1 T_117.25, 8;
T_117.24 ; End of true expr.
    %load/vec4 v0x28c1a50_0;
    %jmp/0 T_117.25, 8;
 ; End of false expr.
    %blend;
T_117.25;
    %store/vec4 v0x28c3530_0, 0, 32;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c2a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 1;
    %jmp T_117.23;
T_117.22 ;
    %load/vec4 v0x28c1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.26, 8;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_117.28, 8;
    %load/vec4 v0x28c1800_0;
    %jmp/1 T_117.29, 8;
T_117.28 ; End of true expr.
    %load/vec4 v0x28c1a50_0;
    %jmp/0 T_117.29, 8;
 ; End of false expr.
    %blend;
T_117.29;
    %store/vec4 v0x28c3530_0, 0, 32;
    %load/vec4 v0x28c3530_0;
    %store/vec4 v0x28c2700_0, 0, 32;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 18, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c2e50_0, 0, 1;
    %jmp T_117.27;
T_117.26 ;
    %load/vec4 v0x28c1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.30, 8;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_117.32, 8;
    %load/vec4 v0x28c1800_0;
    %jmp/1 T_117.33, 8;
T_117.32 ; End of true expr.
    %load/vec4 v0x28c1a50_0;
    %jmp/0 T_117.33, 8;
 ; End of false expr.
    %blend;
T_117.33;
    %store/vec4 v0x28c3530_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 23, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 5;
    %jmp T_117.31;
T_117.30 ;
    %load/vec4 v0x28c2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.34, 8;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_117.36, 8;
    %load/vec4 v0x28c1800_0;
    %jmp/1 T_117.37, 8;
T_117.36 ; End of true expr.
    %load/vec4 v0x28c1a50_0;
    %jmp/0 T_117.37, 8;
 ; End of false expr.
    %blend;
T_117.37;
    %store/vec4 v0x28c3530_0, 0, 32;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 19, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 5;
    %jmp T_117.35;
T_117.34 ;
    %load/vec4 v0x28c21d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.38, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x28c3350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c0c50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_117.40, 8;
    %load/vec4 v0x28c1800_0;
    %jmp/1 T_117.41, 8;
T_117.40 ; End of true expr.
    %load/vec4 v0x28c1a50_0;
    %jmp/0 T_117.41, 8;
 ; End of false expr.
    %blend;
T_117.41;
    %store/vec4 v0x28c3530_0, 0, 32;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c0c50_0;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %pushi/vec4 27, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c0cf0_0, 4, 5;
    %jmp T_117.39;
T_117.38 ;
    %load/vec4 v0x28c10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c1290_0;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %load/vec4 v0x28c11f0_0;
    %store/vec4 v0x28c3530_0, 0, 32;
    %jmp T_117.43;
T_117.42 ;
    %load/vec4 v0x28c2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.44, 8;
    %load/vec4 v0x28c25c0_0;
    %cmpi/e 15, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_117.46, 8;
    %load/vec4 v0x28c2520_0;
    %jmp/1 T_117.47, 8;
T_117.46 ; End of true expr.
    %load/vec4 v0x28c25c0_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_117.48, 9;
    %load/vec4 v0x28c1800_0;
    %jmp/1 T_117.49, 9;
T_117.48 ; End of true expr.
    %load/vec4 v0x28c2660_0;
    %pad/u 32;
    %pushi/vec4 17, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28c19b0_0;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_117.50, 10;
    %load/vec4 v0x28c2520_0;
    %jmp/1 T_117.51, 10;
T_117.50 ; End of true expr.
    %load/vec4 v0x28c1620_0;
    %jmp/0 T_117.51, 10;
 ; End of false expr.
    %blend;
T_117.51;
    %jmp/0 T_117.49, 9;
 ; End of false expr.
    %blend;
T_117.49;
    %jmp/0 T_117.47, 8;
 ; End of false expr.
    %blend;
T_117.47;
    %store/vec4 v0x28c0cf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3670_0, 0, 1;
    %load/vec4 v0x28c25c0_0;
    %store/vec4 v0x28c33f0_0, 0, 6;
    %load/vec4 v0x28c19b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.52, 8;
    %load/vec4 v0x28c2660_0;
    %pad/u 32;
    %jmp/1 T_117.53, 8;
T_117.52 ; End of true expr.
    %pushi/vec4 16, 0, 32;
    %jmp/0 T_117.53, 8;
 ; End of false expr.
    %blend;
T_117.53;
    %pad/u 6;
    %store/vec4 v0x28c3490_0, 0, 6;
    %load/vec4 v0x28c1800_0;
    %store/vec4 v0x28c3530_0, 0, 32;
    %load/vec4 v0x28c19b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.54, 8;
    %load/vec4 v0x28c2520_0;
    %jmp/1 T_117.55, 8;
T_117.54 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_117.55, 8;
 ; End of false expr.
    %blend;
T_117.55;
    %store/vec4 v0x28c35d0_0, 0, 32;
    %load/vec4 v0x28c25c0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_117.56, 4;
    %load/vec4 v0x28c1800_0;
    %store/vec4 v0x28c3350_0, 0, 32;
    %jmp T_117.57;
T_117.56 ;
    %load/vec4 v0x28c19b0_0;
    %load/vec4 v0x28c2660_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.58, 8;
    %load/vec4 v0x28c2520_0;
    %store/vec4 v0x28c3350_0, 0, 32;
T_117.58 ;
T_117.57 ;
    %load/vec4 v0x28c25c0_0;
    %cmpi/e 15, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x28c2660_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28c19b0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_117.60, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c27a0_0, 0, 1;
T_117.60 ;
T_117.44 ;
T_117.43 ;
T_117.39 ;
T_117.35 ;
T_117.31 ;
T_117.27 ;
T_117.23 ;
T_117.19 ;
    %end;
    .scope S_0x279cbf0;
t_66 %join;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x279cbf0;
T_118 ;
    %wait E_0x2815580;
    %load/vec4 v0x28c1eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28c32b0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x28c0c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x28c0c50_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x28c0c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x28c0c50_0, 4, 5;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x28c3350_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x28c32b0_0, 0;
    %load/vec4 v0x28c0cf0_0;
    %assign/vec4 v0x28c0c50_0, 0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x2818910;
T_119 ;
    %wait E_0x23f01e0;
    %load/vec4 v0x2888860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28a37a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28a3bc0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x28a3bc0_0;
    %assign/vec4 v0x28a37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28a3bc0_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x28fdbb0;
T_120 ;
    %fork t_69, S_0x28fe090;
    %jmp t_68;
    .scope S_0x28fe090;
t_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28fe210_0, 0, 32;
T_120.0 ;
    %load/vec4 v0x28fe210_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_120.1, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 4, v0x28fe210_0;
    %store/vec4a v0x28ff240, 4, 0;
    %load/vec4 v0x28fe210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28fe210_0, 0, 32;
    %jmp T_120.0;
T_120.1 ;
    %end;
    .scope S_0x28fdbb0;
t_68 %join;
    %end;
    .thread T_120;
    .scope S_0x28fdbb0;
T_121 ;
    %wait E_0x2815580;
    %fork t_71, S_0x28fe2f0;
    %jmp t_70;
    .scope S_0x28fe2f0;
t_71 ;
    %load/vec4 v0x28fe970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x28fe7a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x28ff240, 4;
    %assign/vec4 v0x28ff300_0, 0;
T_121.0 ;
    %load/vec4 v0x28ff180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x28ff0e0_0;
    %load/vec4 v0x28ff040_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ff240, 0, 4;
T_121.2 ;
    %end;
    .scope S_0x28fdbb0;
t_70 %join;
    %jmp T_121;
    .thread T_121;
    .scope S_0x28fdbb0;
T_122 ;
    %wait E_0x2815580;
    %fork t_73, S_0x28fe4e0;
    %jmp t_72;
    .scope S_0x28fe4e0;
t_73 ;
    %load/vec4 v0x28fee90_0;
    %load/vec4 v0x28feb20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x28fe880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ff3e0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x28ff180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x28ff040_0;
    %assign/vec4/off/d v0x28fe880_0, 4, 5;
T_122.2 ;
    %load/vec4 v0x28fe970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x28fe880_0;
    %load/vec4 v0x28fe7a0_0;
    %part/u 1;
    %assign/vec4 v0x28ff3e0_0, 0;
T_122.4 ;
T_122.1 ;
    %end;
    .scope S_0x28fdbb0;
t_72 %join;
    %jmp T_122;
    .thread T_122;
    .scope S_0x28f9d90;
T_123 ;
    %fork t_75, S_0x28fa220;
    %jmp t_74;
    .scope S_0x28fa220;
t_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28fa3f0_0, 0, 32;
T_123.0 ;
    %load/vec4 v0x28fa3f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_123.1, 5;
    %pushi/vec4 0, 0, 42;
    %ix/getv/s 4, v0x28fa3f0_0;
    %store/vec4a v0x28fb3d0, 4, 0;
    %load/vec4 v0x28fa3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28fa3f0_0, 0, 32;
    %jmp T_123.0;
T_123.1 ;
    %end;
    .scope S_0x28f9d90;
t_74 %join;
    %end;
    .thread T_123;
    .scope S_0x28f9d90;
T_124 ;
    %wait E_0x2815580;
    %fork t_77, S_0x28fa4d0;
    %jmp t_76;
    .scope S_0x28fa4d0;
t_77 ;
    %load/vec4 v0x28fab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %load/vec4 v0x28fa980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x28fb3d0, 4;
    %assign/vec4 v0x28fb490_0, 0;
T_124.0 ;
    %load/vec4 v0x28fb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x28fb230_0;
    %load/vec4 v0x28fb150_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fb3d0, 0, 4;
T_124.2 ;
    %end;
    .scope S_0x28f9d90;
t_76 %join;
    %jmp T_124;
    .thread T_124;
    .scope S_0x28f9d90;
T_125 ;
    %wait E_0x2815580;
    %fork t_79, S_0x28fa6c0;
    %jmp t_78;
    .scope S_0x28fa6c0;
t_79 ;
    %load/vec4 v0x28fb0b0_0;
    %load/vec4 v0x28fad00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28faa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fb570_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x28fb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x28fb150_0;
    %assign/vec4/off/d v0x28faa60_0, 4, 5;
T_125.2 ;
    %load/vec4 v0x28fab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %load/vec4 v0x28faa60_0;
    %load/vec4 v0x28fa980_0;
    %part/u 1;
    %assign/vec4 v0x28fb570_0, 0;
T_125.4 ;
T_125.1 ;
    %end;
    .scope S_0x28f9d90;
t_78 %join;
    %jmp T_125;
    .thread T_125;
    .scope S_0x2907030;
T_126 ;
    %fork t_81, S_0x2907400;
    %jmp t_80;
    .scope S_0x2907400;
t_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x29075d0_0, 0, 32;
T_126.0 ;
    %load/vec4 v0x29075d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_126.1, 5;
    %pushi/vec4 0, 0, 45;
    %ix/getv/s 4, v0x29075d0_0;
    %store/vec4a v0x29085b0, 4, 0;
    %load/vec4 v0x29075d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x29075d0_0, 0, 32;
    %jmp T_126.0;
T_126.1 ;
    %end;
    .scope S_0x2907030;
t_80 %join;
    %end;
    .thread T_126;
    .scope S_0x2907030;
T_127 ;
    %wait E_0x2815580;
    %fork t_83, S_0x2907690;
    %jmp t_82;
    .scope S_0x2907690;
t_83 ;
    %load/vec4 v0x2907d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %load/vec4 v0x2907b30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x29085b0, 4;
    %assign/vec4 v0x2908670_0, 0;
T_127.0 ;
    %load/vec4 v0x29084f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v0x2908410_0;
    %load/vec4 v0x2908330_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29085b0, 0, 4;
T_127.2 ;
    %end;
    .scope S_0x2907030;
t_82 %join;
    %jmp T_127;
    .thread T_127;
    .scope S_0x2907030;
T_128 ;
    %wait E_0x2815580;
    %fork t_85, S_0x2907880;
    %jmp t_84;
    .scope S_0x2907880;
t_85 ;
    %load/vec4 v0x2908290_0;
    %load/vec4 v0x2907eb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2907c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2908750_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x29084f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x2908330_0;
    %assign/vec4/off/d v0x2907c10_0, 4, 5;
T_128.2 ;
    %load/vec4 v0x2907d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.4, 8;
    %load/vec4 v0x2907c10_0;
    %load/vec4 v0x2907b30_0;
    %part/u 1;
    %assign/vec4 v0x2908750_0, 0;
T_128.4 ;
T_128.1 ;
    %end;
    .scope S_0x2907030;
t_84 %join;
    %jmp T_128;
    .thread T_128;
    .scope S_0x29089d0;
T_129 ;
    %fork t_87, S_0x2908da0;
    %jmp t_86;
    .scope S_0x2908da0;
t_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2908f90_0, 0, 32;
T_129.0 ;
    %load/vec4 v0x2908f90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_129.1, 5;
    %pushi/vec4 0, 0, 52;
    %ix/getv/s 4, v0x2908f90_0;
    %store/vec4a v0x2909f70, 4, 0;
    %load/vec4 v0x2908f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2908f90_0, 0, 32;
    %jmp T_129.0;
T_129.1 ;
    %end;
    .scope S_0x29089d0;
t_86 %join;
    %end;
    .thread T_129;
    .scope S_0x29089d0;
T_130 ;
    %wait E_0x2815580;
    %fork t_89, S_0x2909090;
    %jmp t_88;
    .scope S_0x2909090;
t_89 ;
    %load/vec4 v0x2909710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %load/vec4 v0x2909540_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x2909f70, 4;
    %assign/vec4 v0x290a030_0, 0;
T_130.0 ;
    %load/vec4 v0x2909eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0x2909dd0_0;
    %load/vec4 v0x2909cf0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2909f70, 0, 4;
T_130.2 ;
    %end;
    .scope S_0x29089d0;
t_88 %join;
    %jmp T_130;
    .thread T_130;
    .scope S_0x29089d0;
T_131 ;
    %wait E_0x2815580;
    %fork t_91, S_0x2909280;
    %jmp t_90;
    .scope S_0x2909280;
t_91 ;
    %load/vec4 v0x2909c50_0;
    %load/vec4 v0x29098c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2909620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x290a110_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x2909eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x2909cf0_0;
    %assign/vec4/off/d v0x2909620_0, 4, 5;
T_131.2 ;
    %load/vec4 v0x2909710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %load/vec4 v0x2909620_0;
    %load/vec4 v0x2909540_0;
    %part/u 1;
    %assign/vec4 v0x290a110_0, 0;
T_131.4 ;
T_131.1 ;
    %end;
    .scope S_0x29089d0;
t_90 %join;
    %jmp T_131;
    .thread T_131;
    .scope S_0x28fccd0;
T_132 ;
    %fork t_93, S_0x28fcfd0;
    %jmp t_92;
    .scope S_0x28fcfd0;
t_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28fd1c0_0, 0, 32;
T_132.0 ;
    %load/vec4 v0x28fd1c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_132.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x28fd1c0_0;
    %store/vec4a v0x28fd910, 4, 0;
    %load/vec4 v0x28fd1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28fd1c0_0, 0, 32;
    %jmp T_132.0;
T_132.1 ;
    %end;
    .scope S_0x28fccd0;
t_92 %join;
    %end;
    .thread T_132;
    .scope S_0x28fccd0;
T_133 ;
    %wait E_0x2815580;
    %fork t_95, S_0x28fd2c0;
    %jmp t_94;
    .scope S_0x28fd2c0;
t_95 ;
    %load/vec4 v0x28fd740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x28fd910, 4;
    %assign/vec4 v0x28fd9d0_0, 0;
T_133.0 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 0, 4;
T_133.2 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.4, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.4 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.6, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.6 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.8, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.8 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.10, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.10 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.12, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 40, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.12 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.14, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 48, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.14 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.16, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 56, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.16 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.18, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 64, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.18 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.20, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 72, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 72, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.20 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.22, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 80, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 80, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.22 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.24, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 88, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 88, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.24 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.26, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 96, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.26 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.28, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 104, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 104, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.28 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.30, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 112, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 112, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.30 ;
    %load/vec4 v0x28fd590_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.32, 8;
    %load/vec4 v0x28fd7e0_0;
    %parti/s 8, 120, 8;
    %load/vec4 v0x28fd4b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 120, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28fd910, 4, 5;
T_133.32 ;
    %end;
    .scope S_0x28fccd0;
t_94 %join;
    %jmp T_133;
    .thread T_133;
    .scope S_0x28ff660;
T_134 ;
    %wait E_0x2903ee0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %parti/s 1, 2, 3;
    %store/vec4 v0x2905c20_0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %parti/s 1, 12, 5;
    %store/vec4 v0x2905ce0_0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v0x2905da0_0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %store/vec4 v0x2905b40_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %store/vec4 v0x2905870_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2906400, 4;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2906260_0, 0, 2;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x28ff660;
T_135 ;
    %wait E_0x2815580;
    %load/vec4 v0x29057d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29059e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2906340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2905e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2905aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29060b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2906150_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2905f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %jmp T_135.1;
T_135.0 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2906340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29059e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2905e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2905aa0_0, 0;
    %load/vec4 v0x2906c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_135.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_135.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_135.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_135.7, 6;
    %jmp T_135.8;
T_135.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2905aa0_0, 0;
    %load/vec4 v0x29055a0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_135.9, 4;
    %load/vec4 v0x29055a0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %load/vec4 v0x2905470_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
T_135.9 ;
    %load/vec4 v0x2905220_0;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.11, 8;
    %load/vec4 v0x29053b0_0;
    %parti/s 5, 0, 2;
    %cmpi/ne 16, 0, 5;
    %jmp/0xz  T_135.13, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2905aa0_0, 0;
    %jmp T_135.14;
T_135.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2905aa0_0, 0;
T_135.14 ;
T_135.11 ;
    %jmp T_135.8;
T_135.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2905aa0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %jmp T_135.8;
T_135.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %jmp T_135.8;
T_135.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %jmp T_135.8;
T_135.6 ;
    %load/vec4 v0x2905680_0;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2906400, 0, 4;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 16, 6;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 16, 6;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_135.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2906340_0, 0;
    %jmp T_135.16;
T_135.15 ;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 16, 6;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_135.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29059e0_0, 0;
T_135.17 ;
T_135.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %jmp T_135.8;
T_135.7 ;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x29053b0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x29047f0_0, 0, 4;
    %store/vec4 v0x2904710_0, 0, 4;
    %fork TD_zap_top.u_zap_mmu_dcache.u_cb_block.is_cc_satisfied, S_0x2904250;
    %join;
    %load/vec4  v0x29048e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.19, 8;
    %load/vec4 v0x29052e0_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2905e60_0, 0;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 12, 5;
    %pad/u 6;
    %load/vec4 v0x29053b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x2904ee0_0, 0, 5;
    %store/vec4 v0x2904fc0_0, 0, 6;
    %fork TD_zap_top.u_zap_mmu_dcache.u_cb_block.translate, S_0x2904cf0;
    %join;
    %load/vec4  v0x29050a0_0;
    %assign/vec4 v0x2906150_0, 0;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x2906400, 4;
    %assign/vec4 v0x29060b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
    %jmp T_135.22;
T_135.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2905e60_0, 0;
    %load/vec4 v0x29052e0_0;
    %parti/s 4, 12, 5;
    %pad/u 6;
    %load/vec4 v0x29053b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x2904ee0_0, 0, 5;
    %store/vec4 v0x2904fc0_0, 0, 6;
    %fork TD_zap_top.u_zap_mmu_dcache.u_cb_block.translate, S_0x2904cf0;
    %join;
    %load/vec4  v0x29050a0_0;
    %assign/vec4 v0x2905f00_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x2906150_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
T_135.22 ;
    %jmp T_135.20;
T_135.19 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x2906c00_0, 0;
T_135.20 ;
    %jmp T_135.8;
T_135.8 ;
    %pop/vec4 1;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x28f4e40;
T_136 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290ea40_0, 0, 1;
    %end;
    .thread T_136;
    .scope S_0x28f4e40;
T_137 ;
    %wait E_0x28f7850;
    %load/vec4 v0x290c370_0;
    %store/vec4 v0x290c280_0, 0, 32;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c030_0, 0, 32;
    %load/vec4 v0x290bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %load/vec4 v0x290b370_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x290be20_0;
    %store/vec4 v0x28f7eb0_0, 0, 128;
    %store/vec4 v0x28f7f90_0, 0, 2;
    %fork TD_zap_top.u_zap_mmu_dcache.adapt_cache_data, S_0x28f78d0;
    %join;
    %load/vec4  v0x28f7db0_0;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x290cd30_0;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x290daf0_0, 0, 32;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x28f4e40;
T_138 ;
    %wait E_0x2815580;
    %load/vec4 v0x290cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290b370_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x290de10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v0x290c510_0;
    %assign/vec4 v0x290b370_0, 0;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x28f4e40;
T_139 ;
    %wait E_0x28f7700;
    %fork t_97, S_0x28f8080;
    %jmp t_96;
    .scope S_0x28f8080;
t_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c370_0;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %load/vec4 v0x290c370_0;
    %store/vec4 v0x290c280_0, 0, 32;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290deb0_0;
    %store/vec4 v0x290df70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290e050_0, 0, 1;
    %load/vec4 v0x290b510_0;
    %store/vec4 v0x290b660_0, 0, 32;
    %load/vec4 v0x290b740_0;
    %store/vec4 v0x290b820_0, 0, 32;
    %load/vec4 v0x290b900_0;
    %store/vec4 v0x290b9e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290ca80_0, 0, 1;
    %pushi/vec4 0, 0, 42;
    %store/vec4 v0x290e310_0, 0, 42;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290e900_0, 0, 1;
    %pushi/vec4 0, 0, 52;
    %store/vec4 v0x290e860_0, 0, 52;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 45;
    %store/vec4 v0x290d2d0_0, 0, 45;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x290bac0_0, 0, 16;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x290bec0_0, 0, 128;
    %load/vec4 v0x290eae0_0;
    %store/vec4 v0x290eb80_0, 0, 4;
    %fork TD_zap_top.u_zap_mmu_dcache.kill_memory_op, S_0x28f90b0;
    %join;
    %load/vec4 v0x290eae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_139.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_139.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_139.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_139.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_139.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_139.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_139.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_139.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_139.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_139.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_139.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_139.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_139.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_139.13, 6;
    %jmp T_139.14;
T_139.0 ;
    %load/vec4 v0x290d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.15, 8;
    %load/vec4 v0x290cb50_0;
    %parti/s 16, 36, 7;
    %load/vec4 v0x290c510_0;
    %parti/s 16, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290e7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.17, 8;
    %load/vec4 v0x290c510_0;
    %parti/s 2, 10, 5;
    %load/vec4 v0x290bd30_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x290e9a0_0;
    %load/vec4 v0x290bf60_0;
    %load/vec4 v0x290cb50_0;
    %store/vec4 v0x28fc9e0_0, 0, 52;
    %store/vec4 v0x28fc630_0, 0, 32;
    %store/vec4 v0x28fc900_0, 0, 2;
    %store/vec4 v0x28fcc10_0, 0, 1;
    %store/vec4 v0x28fc710_0, 0, 1;
    %store/vec4 v0x28fcac0_0, 0, 1;
    %store/vec4 v0x28fc390_0, 0, 2;
    %fork TD_zap_top.u_zap_mmu_dcache.spage_fsr, S_0x28fc210;
    %join;
    %load/vec4  v0x28fc820_0;
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290cb50_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x290c510_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290df70_0, 0, 32;
    %load/vec4 v0x290cb50_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_139.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %jmp T_139.20;
T_139.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
T_139.20 ;
    %jmp T_139.18;
T_139.17 ;
    %load/vec4 v0x290d140_0;
    %parti/s 13, 32, 7;
    %load/vec4 v0x290c510_0;
    %parti/s 13, 19, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290d200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.21, 8;
    %load/vec4 v0x290c510_0;
    %parti/s 2, 16, 6;
    %load/vec4 v0x290bd30_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x290e9a0_0;
    %load/vec4 v0x290bf60_0;
    %load/vec4 v0x290d140_0;
    %store/vec4 v0x28f9aa0_0, 0, 45;
    %store/vec4 v0x28f96f0_0, 0, 32;
    %store/vec4 v0x28f99c0_0, 0, 2;
    %store/vec4 v0x28f9cd0_0, 0, 1;
    %store/vec4 v0x28f9900_0, 0, 1;
    %store/vec4 v0x28f9b80_0, 0, 1;
    %store/vec4 v0x28f9450_0, 0, 2;
    %fork TD_zap_top.u_zap_mmu_dcache.lpage_fsr, S_0x28f9280;
    %join;
    %load/vec4  v0x28f97d0_0;
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290d140_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x290c510_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290df70_0, 0, 32;
    %load/vec4 v0x290d140_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_139.23, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %jmp T_139.24;
T_139.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
T_139.24 ;
    %jmp T_139.22;
T_139.21 ;
    %load/vec4 v0x290e180_0;
    %parti/s 10, 32, 7;
    %load/vec4 v0x290c510_0;
    %parti/s 10, 22, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290e240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.25, 8;
    %load/vec4 v0x290bd30_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x290e9a0_0;
    %load/vec4 v0x290bf60_0;
    %load/vec4 v0x290e180_0;
    %store/vec4 v0x28fbf20_0, 0, 42;
    %store/vec4 v0x28fbbe0_0, 0, 32;
    %store/vec4 v0x28fbe40_0, 0, 2;
    %store/vec4 v0x28fc0c0_0, 0, 1;
    %store/vec4 v0x28fbca0_0, 0, 1;
    %store/vec4 v0x28fc000_0, 0, 1;
    %fork TD_zap_top.u_zap_mmu_dcache.section_fsr, S_0x28fb7f0;
    %join;
    %load/vec4  v0x28fbd60_0;
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290e180_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0x290c510_0;
    %parti/s 20, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290df70_0, 0, 32;
    %load/vec4 v0x290e180_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_139.27, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %jmp T_139.28;
T_139.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
T_139.28 ;
    %jmp T_139.26;
T_139.25 ;
    %load/vec4 v0x290c370_0;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.26 ;
T_139.22 ;
T_139.18 ;
    %jmp T_139.16;
T_139.15 ;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290df70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290eae0_0;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %vpi_func 43 569 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x28f8270_0, 0, 1;
T_139.16 ;
    %load/vec4 v0x28f8330_0;
    %load/vec4 v0x290cdd0_0;
    %load/vec4 v0x290d050_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.29, 8;
    %load/vec4 v0x290bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.31, 8;
    %load/vec4 v0x290c510_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x290ec20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290ecf0_0;
    %and;
    %load/vec4 v0x28f8270_0;
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.33, 8;
    %load/vec4 v0x290d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_139.37, 8;
    %pushi/vec4 14, 0, 32;
    %jmp/1 T_139.38, 8;
T_139.37 ; End of true expr.
    %pushi/vec4 15, 0, 32;
    %jmp/0 T_139.38, 8;
 ; End of false expr.
    %blend;
T_139.38;
    %pad/s 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %jmp T_139.36;
T_139.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.36 ;
    %jmp T_139.34;
T_139.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.34 ;
    %jmp T_139.32;
T_139.31 ;
    %load/vec4 v0x290cfb0_0;
    %store/vec4 v0x290d980_0, 0, 32;
    %load/vec4 v0x290c6a0_0;
    %store/vec4 v0x290d7e0_0, 0, 4;
    %load/vec4 v0x290df70_0;
    %store/vec4 v0x290d710_0, 0, 32;
    %load/vec4 v0x290d050_0;
    %store/vec4 v0x290da50_0, 0, 1;
    %load/vec4 v0x290cdd0_0;
    %store/vec4 v0x290d8b0_0, 0, 1;
    %load/vec4 v0x290cc90_0;
    %nor/r;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.32 ;
T_139.29 ;
    %jmp T_139.14;
T_139.1 ;
    %load/vec4 v0x290d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.39, 8;
    %load/vec4 v0x290cb50_0;
    %parti/s 16, 36, 7;
    %load/vec4 v0x290c510_0;
    %parti/s 16, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290e7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.41, 8;
    %load/vec4 v0x290c510_0;
    %parti/s 2, 10, 5;
    %load/vec4 v0x290bd30_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x290e9a0_0;
    %load/vec4 v0x290bf60_0;
    %load/vec4 v0x290cb50_0;
    %store/vec4 v0x28fc9e0_0, 0, 52;
    %store/vec4 v0x28fc630_0, 0, 32;
    %store/vec4 v0x28fc900_0, 0, 2;
    %store/vec4 v0x28fcc10_0, 0, 1;
    %store/vec4 v0x28fc710_0, 0, 1;
    %store/vec4 v0x28fcac0_0, 0, 1;
    %store/vec4 v0x28fc390_0, 0, 2;
    %fork TD_zap_top.u_zap_mmu_dcache.spage_fsr, S_0x28fc210;
    %join;
    %load/vec4  v0x28fc820_0;
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290cb50_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x290c510_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290df70_0, 0, 32;
    %load/vec4 v0x290cb50_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_139.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %jmp T_139.44;
T_139.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
T_139.44 ;
    %jmp T_139.42;
T_139.41 ;
    %load/vec4 v0x290d140_0;
    %parti/s 13, 32, 7;
    %load/vec4 v0x290c510_0;
    %parti/s 13, 19, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290d200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.45, 8;
    %load/vec4 v0x290c510_0;
    %parti/s 2, 16, 6;
    %load/vec4 v0x290bd30_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x290e9a0_0;
    %load/vec4 v0x290bf60_0;
    %load/vec4 v0x290d140_0;
    %store/vec4 v0x28f9aa0_0, 0, 45;
    %store/vec4 v0x28f96f0_0, 0, 32;
    %store/vec4 v0x28f99c0_0, 0, 2;
    %store/vec4 v0x28f9cd0_0, 0, 1;
    %store/vec4 v0x28f9900_0, 0, 1;
    %store/vec4 v0x28f9b80_0, 0, 1;
    %store/vec4 v0x28f9450_0, 0, 2;
    %fork TD_zap_top.u_zap_mmu_dcache.lpage_fsr, S_0x28f9280;
    %join;
    %load/vec4  v0x28f97d0_0;
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290d140_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x290c510_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290df70_0, 0, 32;
    %load/vec4 v0x290d140_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_139.47, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %jmp T_139.48;
T_139.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
T_139.48 ;
    %jmp T_139.46;
T_139.45 ;
    %load/vec4 v0x290e180_0;
    %parti/s 10, 32, 7;
    %load/vec4 v0x290c510_0;
    %parti/s 10, 22, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290e240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.49, 8;
    %load/vec4 v0x290bd30_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x290e9a0_0;
    %load/vec4 v0x290bf60_0;
    %load/vec4 v0x290e180_0;
    %store/vec4 v0x28fbf20_0, 0, 42;
    %store/vec4 v0x28fbbe0_0, 0, 32;
    %store/vec4 v0x28fbe40_0, 0, 2;
    %store/vec4 v0x28fc0c0_0, 0, 1;
    %store/vec4 v0x28fbca0_0, 0, 1;
    %store/vec4 v0x28fc000_0, 0, 1;
    %fork TD_zap_top.u_zap_mmu_dcache.section_fsr, S_0x28fb7f0;
    %join;
    %load/vec4  v0x28fbd60_0;
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290e180_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0x290c510_0;
    %parti/s 20, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290df70_0, 0, 32;
    %load/vec4 v0x290e180_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28f8270_0, 0, 1;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_139.51, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %jmp T_139.52;
T_139.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
T_139.52 ;
    %jmp T_139.50;
T_139.49 ;
    %load/vec4 v0x290c370_0;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290c100_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.50 ;
T_139.46 ;
T_139.42 ;
    %jmp T_139.40;
T_139.39 ;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290df70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290eae0_0;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f8330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %vpi_func 43 569 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x28f8270_0, 0, 1;
T_139.40 ;
    %load/vec4 v0x28f8330_0;
    %load/vec4 v0x290cdd0_0;
    %load/vec4 v0x290d050_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.53, 8;
    %load/vec4 v0x290bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.55, 8;
    %load/vec4 v0x290c510_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x290ec20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x290ecf0_0;
    %and;
    %load/vec4 v0x28f8270_0;
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.57, 8;
    %load/vec4 v0x290d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_139.61, 8;
    %pushi/vec4 14, 0, 32;
    %jmp/1 T_139.62, 8;
T_139.61 ; End of true expr.
    %pushi/vec4 15, 0, 32;
    %jmp/0 T_139.62, 8;
 ; End of false expr.
    %blend;
T_139.62;
    %pad/s 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %jmp T_139.60;
T_139.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.60 ;
    %jmp T_139.58;
T_139.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.58 ;
    %jmp T_139.56;
T_139.55 ;
    %load/vec4 v0x290cfb0_0;
    %store/vec4 v0x290d980_0, 0, 32;
    %load/vec4 v0x290c6a0_0;
    %store/vec4 v0x290d7e0_0, 0, 4;
    %load/vec4 v0x290df70_0;
    %store/vec4 v0x290d710_0, 0, 32;
    %load/vec4 v0x290d050_0;
    %store/vec4 v0x290da50_0, 0, 1;
    %load/vec4 v0x290cdd0_0;
    %store/vec4 v0x290d8b0_0, 0, 1;
    %load/vec4 v0x290cc90_0;
    %nor/r;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.56 ;
T_139.53 ;
    %jmp T_139.14;
T_139.2 ;
    %load/vec4 v0x290deb0_0;
    %store/vec4 v0x28f88a0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_write, S_0x28f86d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290cc90_0;
    %load/vec4 v0x290ea40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.63, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290cfb0_0;
    %load/vec4 v0x290c6a0_0;
    %load/vec4 v0x290c510_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x290ab80_0, 0, 2;
    %store/vec4 v0x290aa80_0, 0, 4;
    %store/vec4 v0x290ac60_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.write_cache_line, S_0x290a390;
    %join;
    %load/vec4  v0x290ad50_0;
    %store/vec4 v0x290bec0_0, 0, 128;
T_139.63 ;
    %jmp T_139.14;
T_139.3 ;
    %load/vec4 v0x290deb0_0;
    %store/vec4 v0x28f88a0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_write, S_0x28f86d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290cc90_0;
    %load/vec4 v0x290ea40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.65, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290cfb0_0;
    %load/vec4 v0x290c6a0_0;
    %load/vec4 v0x290c510_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x290ab80_0, 0, 2;
    %store/vec4 v0x290aa80_0, 0, 4;
    %store/vec4 v0x290ac60_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.write_cache_line, S_0x290a390;
    %join;
    %load/vec4  v0x290ad50_0;
    %store/vec4 v0x290bec0_0, 0, 128;
T_139.65 ;
    %jmp T_139.14;
T_139.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290deb0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x28f85f0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_read, S_0x28f83f0;
    %join;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.67, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %jmp T_139.68;
T_139.67 ;
    %load/vec4 v0x290eae0_0;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.68 ;
    %jmp T_139.14;
T_139.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290b450_0;
    %parti/s 18, 14, 5;
    %load/vec4 v0x290c510_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x28f85f0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_read, S_0x28f83f0;
    %join;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.69, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.69 ;
    %jmp T_139.14;
T_139.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290cd30_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x290c510_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x28f85f0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_read, S_0x28f83f0;
    %join;
    %load/vec4 v0x290cd30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_139.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_139.72, 6;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290cd30_0;
    %parti/s 4, 5, 4;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %load/vec4 v0x290ea40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_139.75, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_139.76, 8;
T_139.75 ; End of true expr.
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %jmp/0 T_139.76, 8;
 ; End of false expr.
    %blend;
T_139.76;
    %pad/u 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %jmp T_139.74;
T_139.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290ca80_0, 0, 1;
    %load/vec4 v0x290c510_0;
    %parti/s 10, 22, 6;
    %load/vec4 v0x290cd30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290e310_0, 0, 42;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %jmp T_139.74;
T_139.72 ;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.77, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.77 ;
    %load/vec4 v0x290cd30_0;
    %parti/s 4, 5, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290df70_0, 4, 4;
    %jmp T_139.74;
T_139.74 ;
    %pop/vec4 1;
    %jmp T_139.14;
T_139.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290cd30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_139.79, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_139.80, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d670_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290cd30_0;
    %parti/s 4, 5, 4;
    %load/vec4 v0x290c430_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x290c430_0, 0, 32;
    %load/vec4 v0x290c510_0;
    %store/vec4 v0x290c1a0_0, 0, 32;
    %load/vec4 v0x290ea40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_139.83, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_139.84, 8;
T_139.83 ; End of true expr.
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %jmp/0 T_139.84, 8;
 ; End of false expr.
    %blend;
T_139.84;
    %pad/u 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %jmp T_139.82;
T_139.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290e900_0, 0, 1;
    %load/vec4 v0x290cd30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x290df70_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x290cd30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290e860_0, 0, 52;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %jmp T_139.82;
T_139.80 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290d3a0_0, 0, 1;
    %load/vec4 v0x290cd30_0;
    %parti/s 13, 19, 6;
    %load/vec4 v0x290cd30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290d2d0_0, 0, 45;
    %load/vec4 v0x290df70_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290d2d0_0, 4, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %jmp T_139.82;
T_139.82 ;
    %pop/vec4 1;
    %jmp T_139.14;
T_139.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290df70_0;
    %parti/s 28, 4, 4;
    %concati/vec4 4, 0, 4;
    %store/vec4 v0x28f85f0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_read, S_0x28f83f0;
    %join;
    %load/vec4 v0x290cd30_0;
    %store/vec4 v0x290b660_0, 0, 32;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.85, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.85 ;
    %jmp T_139.14;
T_139.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290deb0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 8, 0, 4;
    %store/vec4 v0x28f85f0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_read, S_0x28f83f0;
    %join;
    %load/vec4 v0x290cd30_0;
    %store/vec4 v0x290b820_0, 0, 32;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.87, 8;
    %load/vec4 v0x290cd30_0;
    %store/vec4 v0x290b820_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.87 ;
    %jmp T_139.14;
T_139.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290deb0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 12, 0, 4;
    %store/vec4 v0x28f85f0_0, 0, 32;
    %fork TD_zap_top.u_zap_mmu_dcache.generate_memory_read, S_0x28f83f0;
    %join;
    %load/vec4 v0x290cd30_0;
    %store/vec4 v0x290b9e0_0, 0, 32;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.89, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.89 ;
    %jmp T_139.14;
T_139.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x290bac0_0, 0, 16;
    %load/vec4 v0x290cd30_0;
    %load/vec4 v0x290b900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x290b740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x290b510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x290bec0_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290edc0_0, 0, 1;
    %load/vec4 v0x290cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.91, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x290eb80_0, 0, 4;
T_139.91 ;
    %jmp T_139.14;
T_139.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_139.93, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_139.94, 8;
T_139.93 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_139.94, 8;
 ; End of false expr.
    %blend;
T_139.94;
    %pad/s 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290e050_0, 0, 1;
    %jmp T_139.14;
T_139.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290de10_0, 0, 1;
    %load/vec4 v0x290eae0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_139.95, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_139.96, 8;
T_139.95 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_139.96, 8;
 ; End of false expr.
    %blend;
T_139.96;
    %pad/s 4;
    %store/vec4 v0x290eb80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x290e050_0, 0, 1;
    %jmp T_139.14;
T_139.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f4e40;
t_96 %join;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x28f4e40;
T_140 ;
    %wait E_0x2815580;
    %load/vec4 v0x290cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x290eae0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x290c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x290eae0_0, 0;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x290eb80_0;
    %assign/vec4 v0x290eae0_0, 0;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x28f4e40;
T_141 ;
    %wait E_0x2815580;
    %load/vec4 v0x290cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290c370_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x290c430_0;
    %assign/vec4 v0x290c370_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x28f4e40;
T_142 ;
    %wait E_0x2815580;
    %load/vec4 v0x290cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290c100_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x290c1a0_0;
    %assign/vec4 v0x290c100_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x28f4e40;
T_143 ;
    %wait E_0x2815580;
    %load/vec4 v0x290cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290deb0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x290df70_0;
    %assign/vec4 v0x290deb0_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x28f4e40;
T_144 ;
    %wait E_0x2815580;
    %load/vec4 v0x290cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290b740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x290b900_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x290b660_0;
    %assign/vec4 v0x290b510_0, 0;
    %load/vec4 v0x290b820_0;
    %assign/vec4 v0x290b740_0, 0;
    %load/vec4 v0x290b9e0_0;
    %assign/vec4 v0x290b900_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x28f4e40;
T_145 ;
    %end;
    .thread T_145;
    .scope S_0x25d63b0;
T_146 ;
    %wait E_0x2815580;
    %load/vec4 v0x26b70f0_0;
    %assign/vec4 v0x27a9be0_0, 0;
    %load/vec4 v0x26b9000_0;
    %assign/vec4 v0x27d7a50_0, 0;
    %load/vec4 v0x26bd2e0_0;
    %assign/vec4 v0x27d7610_0, 0;
    %load/vec4 v0x2732100_0;
    %assign/vec4 v0x27c09a0_0, 0;
    %load/vec4 v0x2777d80_0;
    %assign/vec4 v0x27c0df0_0, 0;
    %load/vec4 v0x26d5ff0_0;
    %load/vec4 v0x26b94c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ee5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d7a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d7610_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x27ee5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %jmp T_146.4;
T_146.2 ;
    %load/vec4 v0x26b9000_0;
    %load/vec4 v0x26bd2e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ee5d0_0, 0;
T_146.5 ;
    %jmp T_146.4;
T_146.3 ;
    %load/vec4 v0x2791b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ee5d0_0, 0;
T_146.7 ;
    %jmp T_146.4;
T_146.4 ;
    %pop/vec4 1;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x25d63b0;
T_147 ;
    %wait E_0x2874680;
    %load/vec4 v0x2792590_0;
    %store/vec4 v0x26f2140_0, 0, 32;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x25d63b0;
T_148 ;
    %wait E_0x2809820;
    %load/vec4 v0x27ee5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_148.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_148.1, 6;
    %jmp T_148.2;
T_148.0 ;
    %load/vec4 v0x26b9000_0;
    %load/vec4 v0x26bd2e0_0;
    %or;
    %store/vec4 v0x26f3910_0, 0, 1;
    %jmp T_148.2;
T_148.1 ;
    %load/vec4 v0x2791b40_0;
    %store/vec4 v0x26f3910_0, 0, 1;
    %jmp T_148.2;
T_148.2 ;
    %pop/vec4 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x28e38b0;
T_149 ;
    %fork t_99, S_0x28e3d20;
    %jmp t_98;
    .scope S_0x28e3d20;
t_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e3f10_0, 0, 32;
T_149.0 ;
    %load/vec4 v0x28e3f10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_149.1, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 4, v0x28e3f10_0;
    %store/vec4a v0x28e4f10, 4, 0;
    %load/vec4 v0x28e3f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28e3f10_0, 0, 32;
    %jmp T_149.0;
T_149.1 ;
    %end;
    .scope S_0x28e38b0;
t_98 %join;
    %end;
    .thread T_149;
    .scope S_0x28e38b0;
T_150 ;
    %wait E_0x2815580;
    %fork t_101, S_0x28e4010;
    %jmp t_100;
    .scope S_0x28e4010;
t_101 ;
    %load/vec4 v0x28e4690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v0x28e44c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x28e4f10, 4;
    %assign/vec4 v0x28e4fd0_0, 0;
T_150.0 ;
    %load/vec4 v0x28e4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x28e4d70_0;
    %load/vec4 v0x28e4c90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e4f10, 0, 4;
T_150.2 ;
    %end;
    .scope S_0x28e38b0;
t_100 %join;
    %jmp T_150;
    .thread T_150;
    .scope S_0x28e38b0;
T_151 ;
    %wait E_0x2815580;
    %fork t_103, S_0x28e4200;
    %jmp t_102;
    .scope S_0x28e4200;
t_103 ;
    %load/vec4 v0x28e4bf0_0;
    %load/vec4 v0x28e4840_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x28e45a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28e50b0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x28e4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x28e4c90_0;
    %assign/vec4/off/d v0x28e45a0_0, 4, 5;
T_151.2 ;
    %load/vec4 v0x28e4690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.4, 8;
    %load/vec4 v0x28e45a0_0;
    %load/vec4 v0x28e44c0_0;
    %part/u 1;
    %assign/vec4 v0x28e50b0_0, 0;
T_151.4 ;
T_151.1 ;
    %end;
    .scope S_0x28e38b0;
t_102 %join;
    %jmp T_151;
    .thread T_151;
    .scope S_0x28dfb10;
T_152 ;
    %fork t_105, S_0x28dff30;
    %jmp t_104;
    .scope S_0x28dff30;
t_105 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e0120_0, 0, 32;
T_152.0 ;
    %load/vec4 v0x28e0120_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_152.1, 5;
    %pushi/vec4 0, 0, 42;
    %ix/getv/s 4, v0x28e0120_0;
    %store/vec4a v0x28e1100, 4, 0;
    %load/vec4 v0x28e0120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28e0120_0, 0, 32;
    %jmp T_152.0;
T_152.1 ;
    %end;
    .scope S_0x28dfb10;
t_104 %join;
    %end;
    .thread T_152;
    .scope S_0x28dfb10;
T_153 ;
    %wait E_0x2815580;
    %fork t_107, S_0x28e0220;
    %jmp t_106;
    .scope S_0x28e0220;
t_107 ;
    %load/vec4 v0x28e08a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x28e06d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x28e1100, 4;
    %assign/vec4 v0x28e11c0_0, 0;
T_153.0 ;
    %load/vec4 v0x28e1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x28e0f60_0;
    %load/vec4 v0x28e0ea0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e1100, 0, 4;
T_153.2 ;
    %end;
    .scope S_0x28dfb10;
t_106 %join;
    %jmp T_153;
    .thread T_153;
    .scope S_0x28dfb10;
T_154 ;
    %wait E_0x2815580;
    %fork t_109, S_0x28e0410;
    %jmp t_108;
    .scope S_0x28e0410;
t_109 ;
    %load/vec4 v0x28e0e00_0;
    %load/vec4 v0x28e0a50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28e07b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28e12a0_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x28e1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x28e0ea0_0;
    %assign/vec4/off/d v0x28e07b0_0, 4, 5;
T_154.2 ;
    %load/vec4 v0x28e08a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %load/vec4 v0x28e07b0_0;
    %load/vec4 v0x28e06d0_0;
    %part/u 1;
    %assign/vec4 v0x28e12a0_0, 0;
T_154.4 ;
T_154.1 ;
    %end;
    .scope S_0x28dfb10;
t_108 %join;
    %jmp T_154;
    .thread T_154;
    .scope S_0x28ecd20;
T_155 ;
    %fork t_111, S_0x28ed0b0;
    %jmp t_110;
    .scope S_0x28ed0b0;
t_111 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28ed280_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x28ed280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_155.1, 5;
    %pushi/vec4 0, 0, 45;
    %ix/getv/s 4, v0x28ed280_0;
    %store/vec4a v0x28ee2f0, 4, 0;
    %load/vec4 v0x28ed280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28ed280_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %end;
    .scope S_0x28ecd20;
t_110 %join;
    %end;
    .thread T_155;
    .scope S_0x28ecd20;
T_156 ;
    %wait E_0x2815580;
    %fork t_113, S_0x28ed360;
    %jmp t_112;
    .scope S_0x28ed360;
t_113 ;
    %load/vec4 v0x28ed9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x28ed810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x28ee2f0, 4;
    %assign/vec4 v0x28ee3b0_0, 0;
T_156.0 ;
    %load/vec4 v0x28ee230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x28ee150_0;
    %load/vec4 v0x28ee070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ee2f0, 0, 4;
T_156.2 ;
    %end;
    .scope S_0x28ecd20;
t_112 %join;
    %jmp T_156;
    .thread T_156;
    .scope S_0x28ecd20;
T_157 ;
    %wait E_0x2815580;
    %fork t_115, S_0x28ed550;
    %jmp t_114;
    .scope S_0x28ed550;
t_115 ;
    %load/vec4 v0x28edf40_0;
    %load/vec4 v0x28edb90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x28ed8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ee490_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x28ee230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x28ee070_0;
    %assign/vec4/off/d v0x28ed8f0_0, 4, 5;
T_157.2 ;
    %load/vec4 v0x28ed9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %load/vec4 v0x28ed8f0_0;
    %load/vec4 v0x28ed810_0;
    %part/u 1;
    %assign/vec4 v0x28ee490_0, 0;
T_157.4 ;
T_157.1 ;
    %end;
    .scope S_0x28ecd20;
t_114 %join;
    %jmp T_157;
    .thread T_157;
    .scope S_0x28ee710;
T_158 ;
    %fork t_117, S_0x28eeb00;
    %jmp t_116;
    .scope S_0x28eeb00;
t_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28eecd0_0, 0, 32;
T_158.0 ;
    %load/vec4 v0x28eecd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_158.1, 5;
    %pushi/vec4 0, 0, 52;
    %ix/getv/s 4, v0x28eecd0_0;
    %store/vec4a v0x28efcb0, 4, 0;
    %load/vec4 v0x28eecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28eecd0_0, 0, 32;
    %jmp T_158.0;
T_158.1 ;
    %end;
    .scope S_0x28ee710;
t_116 %join;
    %end;
    .thread T_158;
    .scope S_0x28ee710;
T_159 ;
    %wait E_0x2815580;
    %fork t_119, S_0x28eedb0;
    %jmp t_118;
    .scope S_0x28eedb0;
t_119 ;
    %load/vec4 v0x28ef430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %load/vec4 v0x28ef260_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x28efcb0, 4;
    %assign/vec4 v0x28efd70_0, 0;
T_159.0 ;
    %load/vec4 v0x28efbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %load/vec4 v0x28efb10_0;
    %load/vec4 v0x28efa30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28efcb0, 0, 4;
T_159.2 ;
    %end;
    .scope S_0x28ee710;
t_118 %join;
    %jmp T_159;
    .thread T_159;
    .scope S_0x28ee710;
T_160 ;
    %wait E_0x2815580;
    %fork t_121, S_0x28eefa0;
    %jmp t_120;
    .scope S_0x28eefa0;
t_121 ;
    %load/vec4 v0x28ef990_0;
    %load/vec4 v0x28ef5e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x28ef340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28efe50_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x28efbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x28efa30_0;
    %assign/vec4/off/d v0x28ef340_0, 4, 5;
T_160.2 ;
    %load/vec4 v0x28ef430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %load/vec4 v0x28ef340_0;
    %load/vec4 v0x28ef260_0;
    %part/u 1;
    %assign/vec4 v0x28efe50_0, 0;
T_160.4 ;
T_160.1 ;
    %end;
    .scope S_0x28ee710;
t_120 %join;
    %jmp T_160;
    .thread T_160;
    .scope S_0x28e29d0;
T_161 ;
    %fork t_123, S_0x28e2cd0;
    %jmp t_122;
    .scope S_0x28e2cd0;
t_123 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e2ec0_0, 0, 32;
T_161.0 ;
    %load/vec4 v0x28e2ec0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_161.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x28e2ec0_0;
    %store/vec4a v0x28e3610, 4, 0;
    %load/vec4 v0x28e2ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28e2ec0_0, 0, 32;
    %jmp T_161.0;
T_161.1 ;
    %end;
    .scope S_0x28e29d0;
t_122 %join;
    %end;
    .thread T_161;
    .scope S_0x28e29d0;
T_162 ;
    %wait E_0x2815580;
    %fork t_125, S_0x28e2fc0;
    %jmp t_124;
    .scope S_0x28e2fc0;
t_125 ;
    %load/vec4 v0x28e3440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x28e3610, 4;
    %assign/vec4 v0x28e36d0_0, 0;
T_162.0 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 0, 4;
T_162.2 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.4 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.6, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.6 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.8, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.8 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.10, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.10 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.12, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 40, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.12 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.14, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 48, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.14 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.16, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 56, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.16 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 64, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.18 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.20, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 72, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 72, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.20 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.22, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 80, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 80, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.22 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.24, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 88, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 88, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.24 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.26, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 96, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.26 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.28, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 104, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 104, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.28 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.30, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 112, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 112, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.30 ;
    %load/vec4 v0x28e3290_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.32, 8;
    %load/vec4 v0x28e34e0_0;
    %parti/s 8, 120, 8;
    %load/vec4 v0x28e31b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 120, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x28e3610, 4, 5;
T_162.32 ;
    %end;
    .scope S_0x28e29d0;
t_124 %join;
    %jmp T_162;
    .thread T_162;
    .scope S_0x28e5330;
T_163 ;
    %wait E_0x28e9bf0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %parti/s 1, 2, 3;
    %store/vec4 v0x28eb920_0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %parti/s 1, 12, 5;
    %store/vec4 v0x28eb9e0_0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v0x28ebaa0_0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %store/vec4 v0x28eb840_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %store/vec4 v0x28eb550_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x28ec0f0, 4;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28ebf50_0, 0, 2;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x28e5330;
T_164 ;
    %wait E_0x2815580;
    %load/vec4 v0x28eb4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28eb6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ec030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ebb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28eb780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28ebdd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x28ebe70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x28ebc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %jmp T_164.1;
T_164.0 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ec030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28eb6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28ebb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28eb780_0, 0;
    %load/vec4 v0x28ec8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_164.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_164.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_164.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_164.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_164.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_164.7, 6;
    %jmp T_164.8;
T_164.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28eb780_0, 0;
    %load/vec4 v0x28eb2c0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_164.9, 4;
    %load/vec4 v0x28eb2c0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %load/vec4 v0x28eb190_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
T_164.9 ;
    %load/vec4 v0x28eaf30_0;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.11, 8;
    %load/vec4 v0x28eb0c0_0;
    %parti/s 5, 0, 2;
    %cmpi/ne 16, 0, 5;
    %jmp/0xz  T_164.13, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28eb780_0, 0;
    %jmp T_164.14;
T_164.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28eb780_0, 0;
T_164.14 ;
T_164.11 ;
    %jmp T_164.8;
T_164.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28eb780_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %jmp T_164.8;
T_164.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %jmp T_164.8;
T_164.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %jmp T_164.8;
T_164.6 ;
    %load/vec4 v0x28eb3a0_0;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ec0f0, 0, 4;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 16, 6;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 16, 6;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_164.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28ec030_0, 0;
    %jmp T_164.16;
T_164.15 ;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 16, 6;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_164.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28eb6c0_0, 0;
T_164.17 ;
T_164.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %jmp T_164.8;
T_164.7 ;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x28eb0c0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x28ea500_0, 0, 4;
    %store/vec4 v0x28ea420_0, 0, 4;
    %fork TD_zap_top.u_zap_icache_mmu.u_cb_block.is_cc_satisfied, S_0x28e9f60;
    %join;
    %load/vec4  v0x28ea5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.19, 8;
    %load/vec4 v0x28eaff0_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28ebb60_0, 0;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 12, 5;
    %pad/u 6;
    %load/vec4 v0x28eb0c0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x28eabf0_0, 0, 5;
    %store/vec4 v0x28eacd0_0, 0, 6;
    %fork TD_zap_top.u_zap_icache_mmu.u_cb_block.translate, S_0x28eaa00;
    %join;
    %load/vec4  v0x28eadb0_0;
    %assign/vec4 v0x28ebe70_0, 0;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x28ec0f0, 4;
    %assign/vec4 v0x28ebdd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
    %jmp T_164.22;
T_164.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28ebb60_0, 0;
    %load/vec4 v0x28eaff0_0;
    %parti/s 4, 12, 5;
    %pad/u 6;
    %load/vec4 v0x28eb0c0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x28eabf0_0, 0, 5;
    %store/vec4 v0x28eacd0_0, 0, 6;
    %fork TD_zap_top.u_zap_icache_mmu.u_cb_block.translate, S_0x28eaa00;
    %join;
    %load/vec4  v0x28eadb0_0;
    %assign/vec4 v0x28ebc20_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x28ebe70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
T_164.22 ;
    %jmp T_164.20;
T_164.19 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x28ec8f0_0, 0;
T_164.20 ;
    %jmp T_164.8;
T_164.8 ;
    %pop/vec4 1;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x28db4b0;
T_165 ;
    %wait E_0x28dd860;
    %load/vec4 v0x28f28a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x28f2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
    %jmp T_165.3;
T_165.2 ;
    %load/vec4 v0x28f2730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
    %jmp T_165.5;
T_165.4 ;
    %load/vec4 v0x28f31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
    %jmp T_165.7;
T_165.6 ;
    %load/vec4 v0x28f3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
    %jmp T_165.9;
T_165.8 ;
    %load/vec4 v0x28f3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
    %jmp T_165.11;
T_165.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f45f0_0, 0, 1;
T_165.11 ;
T_165.9 ;
T_165.7 ;
T_165.5 ;
T_165.3 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x28db4b0;
T_166 ;
    %wait E_0x2815580;
    %load/vec4 v0x28f2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28f3c10_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %load/vec4 v0x28f3b70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %load/vec4 v0x28f25b0_0;
    %assign/vec4 v0x28f3c10_0, 0;
T_166.2 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x28db4b0;
T_167 ;
    %wait E_0x28dd7e0;
    %load/vec4 v0x28f2410_0;
    %store/vec4 v0x28f2320_0, 0, 32;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2010_0, 0, 32;
    %load/vec4 v0x28f1af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %load/vec4 v0x28f3c10_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x28f1da0_0;
    %store/vec4 v0x28dded0_0, 0, 128;
    %store/vec4 v0x28ddfb0_0, 0, 2;
    %fork TD_zap_top.u_zap_icache_mmu.adapt_cache_data, S_0x28dd910;
    %join;
    %load/vec4  v0x28dddd0_0;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x28f2e60_0;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x28f3ad0_0, 0, 32;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x28db4b0;
T_168 ;
    %wait E_0x28dd6b0;
    %fork t_127, S_0x28de0a0;
    %jmp t_126;
    .scope S_0x28de0a0;
t_127 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f2410_0;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %load/vec4 v0x28f2410_0;
    %store/vec4 v0x28f2320_0, 0, 32;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f3cb0_0;
    %store/vec4 v0x28f3d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3df0_0, 0, 1;
    %load/vec4 v0x28f14f0_0;
    %store/vec4 v0x28f15b0_0, 0, 32;
    %load/vec4 v0x28f1690_0;
    %store/vec4 v0x28f1770_0, 0, 32;
    %load/vec4 v0x28f1850_0;
    %store/vec4 v0x28f1930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f4110_0, 0, 1;
    %pushi/vec4 0, 0, 42;
    %store/vec4 v0x28f4040_0, 0, 42;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f4450_0, 0, 1;
    %pushi/vec4 0, 0, 52;
    %store/vec4 v0x28f4380_0, 0, 52;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f34e0_0, 0, 1;
    %pushi/vec4 0, 0, 45;
    %store/vec4 v0x28f3410_0, 0, 45;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x28f1a10_0, 0, 16;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x28f1e70_0, 0, 128;
    %load/vec4 v0x28f4690_0;
    %store/vec4 v0x28f4730_0, 0, 4;
    %fork TD_zap_top.u_zap_icache_mmu.kill_memory_op2, S_0x28dede0;
    %join;
    %load/vec4 v0x28f4690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_168.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_168.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_168.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_168.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_168.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_168.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_168.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_168.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_168.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_168.11, 6;
    %jmp T_168.12;
T_168.0 ;
    %load/vec4 v0x28f1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.13, 8;
    %load/vec4 v0x28f41e0_0;
    %parti/s 16, 36, 7;
    %load/vec4 v0x28f25b0_0;
    %parti/s 16, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f42b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.15, 8;
    %load/vec4 v0x28f25b0_0;
    %parti/s 2, 10, 5;
    %load/vec4 v0x28f2c40_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x28f4520_0;
    %load/vec4 v0x28f1f40_0;
    %load/vec4 v0x28f41e0_0;
    %store/vec4 v0x28e26e0_0, 0, 52;
    %store/vec4 v0x28e2380_0, 0, 32;
    %store/vec4 v0x28e2600_0, 0, 2;
    %store/vec4 v0x28e2910_0, 0, 1;
    %store/vec4 v0x28e2460_0, 0, 1;
    %store/vec4 v0x28e27c0_0, 0, 1;
    %store/vec4 v0x28e2140_0, 0, 2;
    %fork TD_zap_top.u_zap_icache_mmu.spage_fsr, S_0x28e1f30;
    %join;
    %load/vec4  v0x28e2520_0;
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f41e0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x28f25b0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3d50_0, 0, 32;
    %load/vec4 v0x28f41e0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_168.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %jmp T_168.18;
T_168.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
T_168.18 ;
    %jmp T_168.16;
T_168.15 ;
    %load/vec4 v0x28f32a0_0;
    %parti/s 13, 32, 7;
    %load/vec4 v0x28f25b0_0;
    %parti/s 13, 19, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f3340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.19, 8;
    %load/vec4 v0x28f25b0_0;
    %parti/s 2, 16, 6;
    %load/vec4 v0x28f2c40_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x28f4520_0;
    %load/vec4 v0x28f1f40_0;
    %load/vec4 v0x28f32a0_0;
    %store/vec4 v0x28df820_0, 0, 45;
    %store/vec4 v0x28df470_0, 0, 32;
    %store/vec4 v0x28df740_0, 0, 2;
    %store/vec4 v0x28dfa50_0, 0, 1;
    %store/vec4 v0x28df680_0, 0, 1;
    %store/vec4 v0x28df900_0, 0, 1;
    %store/vec4 v0x28df1d0_0, 0, 2;
    %fork TD_zap_top.u_zap_icache_mmu.lpage_fsr, S_0x28df000;
    %join;
    %load/vec4  v0x28df550_0;
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f32a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x28f25b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3d50_0, 0, 32;
    %load/vec4 v0x28f32a0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_168.21, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %jmp T_168.22;
T_168.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
T_168.22 ;
    %jmp T_168.20;
T_168.19 ;
    %load/vec4 v0x28f3eb0_0;
    %parti/s 10, 32, 7;
    %load/vec4 v0x28f25b0_0;
    %parti/s 10, 22, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f3f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.23, 8;
    %load/vec4 v0x28f2c40_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x28f4520_0;
    %load/vec4 v0x28f1f40_0;
    %load/vec4 v0x28f3eb0_0;
    %store/vec4 v0x28e1c40_0, 0, 42;
    %store/vec4 v0x28e1880_0, 0, 32;
    %store/vec4 v0x28e1b60_0, 0, 2;
    %store/vec4 v0x28e1de0_0, 0, 1;
    %store/vec4 v0x28e1970_0, 0, 1;
    %store/vec4 v0x28e1d20_0, 0, 1;
    %fork TD_zap_top.u_zap_icache_mmu.section_fsr, S_0x28e1520;
    %join;
    %load/vec4  v0x28e1a30_0;
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f3eb0_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0x28f25b0_0;
    %parti/s 20, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3d50_0, 0, 32;
    %load/vec4 v0x28f3eb0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_168.25, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %jmp T_168.26;
T_168.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
T_168.26 ;
    %jmp T_168.24;
T_168.23 ;
    %load/vec4 v0x28f2410_0;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.24 ;
T_168.20 ;
T_168.16 ;
    %jmp T_168.14;
T_168.13 ;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f3d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f4690_0;
    %store/vec4 v0x28f4730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %vpi_func 35 576 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x28de290_0, 0, 1;
T_168.14 ;
    %load/vec4 v0x28de350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.27, 8;
    %load/vec4 v0x28f1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.29, 8;
    %load/vec4 v0x28f25b0_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x28f47d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f48c0_0;
    %and;
    %load/vec4 v0x28de290_0;
    %load/vec4 v0x28f4690_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.31, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.33, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.33 ;
    %jmp T_168.32;
T_168.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.32 ;
    %jmp T_168.30;
T_168.29 ;
    %load/vec4 v0x28f3d50_0;
    %store/vec4 v0x28f3990_0, 0, 32;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %store/vec4 v0x28f3a30_0, 0, 1;
    %load/vec4 v0x28f2da0_0;
    %nor/r;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f2180_0, 0, 32;
T_168.30 ;
T_168.27 ;
    %jmp T_168.12;
T_168.1 ;
    %load/vec4 v0x28f1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.35, 8;
    %load/vec4 v0x28f41e0_0;
    %parti/s 16, 36, 7;
    %load/vec4 v0x28f25b0_0;
    %parti/s 16, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f42b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.37, 8;
    %load/vec4 v0x28f25b0_0;
    %parti/s 2, 10, 5;
    %load/vec4 v0x28f2c40_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x28f4520_0;
    %load/vec4 v0x28f1f40_0;
    %load/vec4 v0x28f41e0_0;
    %store/vec4 v0x28e26e0_0, 0, 52;
    %store/vec4 v0x28e2380_0, 0, 32;
    %store/vec4 v0x28e2600_0, 0, 2;
    %store/vec4 v0x28e2910_0, 0, 1;
    %store/vec4 v0x28e2460_0, 0, 1;
    %store/vec4 v0x28e27c0_0, 0, 1;
    %store/vec4 v0x28e2140_0, 0, 2;
    %fork TD_zap_top.u_zap_icache_mmu.spage_fsr, S_0x28e1f30;
    %join;
    %load/vec4  v0x28e2520_0;
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f41e0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x28f25b0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3d50_0, 0, 32;
    %load/vec4 v0x28f41e0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_168.39, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %jmp T_168.40;
T_168.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
T_168.40 ;
    %jmp T_168.38;
T_168.37 ;
    %load/vec4 v0x28f32a0_0;
    %parti/s 13, 32, 7;
    %load/vec4 v0x28f25b0_0;
    %parti/s 13, 19, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f3340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.41, 8;
    %load/vec4 v0x28f25b0_0;
    %parti/s 2, 16, 6;
    %load/vec4 v0x28f2c40_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x28f4520_0;
    %load/vec4 v0x28f1f40_0;
    %load/vec4 v0x28f32a0_0;
    %store/vec4 v0x28df820_0, 0, 45;
    %store/vec4 v0x28df470_0, 0, 32;
    %store/vec4 v0x28df740_0, 0, 2;
    %store/vec4 v0x28dfa50_0, 0, 1;
    %store/vec4 v0x28df680_0, 0, 1;
    %store/vec4 v0x28df900_0, 0, 1;
    %store/vec4 v0x28df1d0_0, 0, 2;
    %fork TD_zap_top.u_zap_icache_mmu.lpage_fsr, S_0x28df000;
    %join;
    %load/vec4  v0x28df550_0;
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f32a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x28f25b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3d50_0, 0, 32;
    %load/vec4 v0x28f32a0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_168.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %jmp T_168.44;
T_168.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
T_168.44 ;
    %jmp T_168.42;
T_168.41 ;
    %load/vec4 v0x28f3eb0_0;
    %parti/s 10, 32, 7;
    %load/vec4 v0x28f25b0_0;
    %parti/s 10, 22, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f3f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.45, 8;
    %load/vec4 v0x28f2c40_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x28f4520_0;
    %load/vec4 v0x28f1f40_0;
    %load/vec4 v0x28f3eb0_0;
    %store/vec4 v0x28e1c40_0, 0, 42;
    %store/vec4 v0x28e1880_0, 0, 32;
    %store/vec4 v0x28e1b60_0, 0, 2;
    %store/vec4 v0x28e1de0_0, 0, 1;
    %store/vec4 v0x28e1970_0, 0, 1;
    %store/vec4 v0x28e1d20_0, 0, 1;
    %fork TD_zap_top.u_zap_icache_mmu.section_fsr, S_0x28e1520;
    %join;
    %load/vec4  v0x28e1a30_0;
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f3eb0_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0x28f25b0_0;
    %parti/s 20, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3d50_0, 0, 32;
    %load/vec4 v0x28f3eb0_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x28de290_0, 0, 1;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_168.47, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %jmp T_168.48;
T_168.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
T_168.48 ;
    %jmp T_168.46;
T_168.45 ;
    %load/vec4 v0x28f2410_0;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f20e0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.46 ;
T_168.42 ;
T_168.38 ;
    %jmp T_168.36;
T_168.35 ;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f3d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %load/vec4 v0x28f4690_0;
    %store/vec4 v0x28f4730_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28de350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %vpi_func 35 576 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x28de290_0, 0, 1;
T_168.36 ;
    %load/vec4 v0x28de350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.49, 8;
    %load/vec4 v0x28f1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.51, 8;
    %load/vec4 v0x28f25b0_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x28f47d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28f48c0_0;
    %and;
    %load/vec4 v0x28de290_0;
    %load/vec4 v0x28f4690_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.53, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.55, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.55 ;
    %jmp T_168.54;
T_168.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.54 ;
    %jmp T_168.52;
T_168.51 ;
    %load/vec4 v0x28f3d50_0;
    %store/vec4 v0x28f3990_0, 0, 32;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %store/vec4 v0x28f3a30_0, 0, 1;
    %load/vec4 v0x28f2da0_0;
    %nor/r;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f2180_0, 0, 32;
T_168.52 ;
T_168.49 ;
    %jmp T_168.12;
T_168.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f3cb0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x28de610_0, 0, 32;
    %fork TD_zap_top.u_zap_icache_mmu.generate_memory_read2, S_0x28de410;
    %join;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.57, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.58;
T_168.57 ;
    %load/vec4 v0x28f4690_0;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.58 ;
    %jmp T_168.12;
T_168.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f1430_0;
    %parti/s 18, 14, 5;
    %load/vec4 v0x28f25b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x28de610_0, 0, 32;
    %fork TD_zap_top.u_zap_icache_mmu.generate_memory_read2, S_0x28de410;
    %join;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.59, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.59 ;
    %jmp T_168.12;
T_168.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f2e60_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x28f25b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x28de610_0, 0, 32;
    %fork TD_zap_top.u_zap_icache_mmu.generate_memory_read2, S_0x28de410;
    %join;
    %load/vec4 v0x28f2e60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_168.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_168.62, 6;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f2e60_0;
    %parti/s 4, 5, 4;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_168.65, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_168.66, 8;
T_168.65 ; End of true expr.
    %load/vec4 v0x28f4690_0;
    %pad/u 32;
    %jmp/0 T_168.66, 8;
 ; End of false expr.
    %blend;
T_168.66;
    %pad/u 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.64;
T_168.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f4110_0, 0, 1;
    %load/vec4 v0x28f25b0_0;
    %parti/s 10, 22, 6;
    %load/vec4 v0x28f2e60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f4040_0, 0, 42;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.64;
T_168.62 ;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.67, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.67 ;
    %load/vec4 v0x28f2e60_0;
    %parti/s 4, 5, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f3d50_0, 4, 4;
    %jmp T_168.64;
T_168.64 ;
    %pop/vec4 1;
    %jmp T_168.12;
T_168.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f2e60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_168.69, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_168.70, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f2e60_0;
    %parti/s 4, 5, 4;
    %load/vec4 v0x28f24d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x28f24d0_0, 0, 32;
    %load/vec4 v0x28f25b0_0;
    %store/vec4 v0x28f2180_0, 0, 32;
    %load/vec4 v0x28f45f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_168.73, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_168.74, 8;
T_168.73 ; End of true expr.
    %load/vec4 v0x28f4690_0;
    %pad/u 32;
    %jmp/0 T_168.74, 8;
 ; End of false expr.
    %blend;
T_168.74;
    %pad/u 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.72;
T_168.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f4450_0, 0, 1;
    %load/vec4 v0x28f2e60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x28f3d50_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f2e60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f4380_0, 0, 52;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.72;
T_168.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f34e0_0, 0, 1;
    %load/vec4 v0x28f2e60_0;
    %parti/s 13, 19, 6;
    %load/vec4 v0x28f2e60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f3410_0, 0, 45;
    %load/vec4 v0x28f3d50_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f3410_0, 4, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.72;
T_168.72 ;
    %pop/vec4 1;
    %jmp T_168.12;
T_168.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f3d50_0;
    %parti/s 28, 4, 4;
    %concati/vec4 4, 0, 4;
    %store/vec4 v0x28de610_0, 0, 32;
    %fork TD_zap_top.u_zap_icache_mmu.generate_memory_read2, S_0x28de410;
    %join;
    %load/vec4 v0x28f2e60_0;
    %store/vec4 v0x28f15b0_0, 0, 32;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.75, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.75 ;
    %jmp T_168.12;
T_168.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f3cb0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 8, 0, 4;
    %store/vec4 v0x28de610_0, 0, 32;
    %fork TD_zap_top.u_zap_icache_mmu.generate_memory_read2, S_0x28de410;
    %join;
    %load/vec4 v0x28f2e60_0;
    %store/vec4 v0x28f1770_0, 0, 32;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.77, 8;
    %load/vec4 v0x28f2e60_0;
    %store/vec4 v0x28f1770_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.77 ;
    %jmp T_168.12;
T_168.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %load/vec4 v0x28f3cb0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 12, 0, 4;
    %store/vec4 v0x28de610_0, 0, 32;
    %fork TD_zap_top.u_zap_icache_mmu.generate_memory_read2, S_0x28de410;
    %join;
    %load/vec4 v0x28f2e60_0;
    %store/vec4 v0x28f1930_0, 0, 32;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.79, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.79 ;
    %jmp T_168.12;
T_168.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x28f1a10_0, 0, 16;
    %load/vec4 v0x28f2e60_0;
    %load/vec4 v0x28f1850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f1690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f14f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x28f1e70_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f4990_0, 0, 1;
    %load/vec4 v0x28f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.81, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x28f4730_0, 0, 4;
T_168.81 ;
    %jmp T_168.12;
T_168.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3df0_0, 0, 1;
    %load/vec4 v0x28f4690_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.83, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_168.84, 8;
T_168.83 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_168.84, 8;
 ; End of false expr.
    %blend;
T_168.84;
    %pad/s 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.12;
T_168.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f3df0_0, 0, 1;
    %load/vec4 v0x28f4690_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.85, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_168.86, 8;
T_168.85 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_168.86, 8;
 ; End of false expr.
    %blend;
T_168.86;
    %pad/s 4;
    %store/vec4 v0x28f4730_0, 0, 4;
    %jmp T_168.12;
T_168.12 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28db4b0;
t_126 %join;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x28db4b0;
T_169 ;
    %wait E_0x28dd630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f2260_0, 0, 1;
    %load/vec4 v0x28f28a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f2260_0, 0, 1;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x28f2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %jmp T_169.3;
T_169.2 ;
    %load/vec4 v0x28f2730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f2260_0, 0, 1;
    %jmp T_169.5;
T_169.4 ;
    %load/vec4 v0x28f31d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x28f3100_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x28f3060_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_169.6, 8;
    %jmp T_169.7;
T_169.6 ;
    %load/vec4 v0x28f27d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f2260_0, 0, 1;
T_169.8 ;
T_169.7 ;
T_169.5 ;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x28db4b0;
T_170 ;
    %wait E_0x2815580;
    %load/vec4 v0x28f2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28f4690_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x28f28a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28f4690_0, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0x28f2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.4, 8;
    %load/vec4 v0x28f4730_0;
    %assign/vec4 v0x28f4690_0, 0;
    %jmp T_170.5;
T_170.4 ;
    %load/vec4 v0x28f2730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28f4690_0, 0;
    %jmp T_170.7;
T_170.6 ;
    %load/vec4 v0x28f31d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x28f3100_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x28f3060_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_170.8, 8;
    %load/vec4 v0x28f4730_0;
    %assign/vec4 v0x28f4690_0, 0;
    %jmp T_170.9;
T_170.8 ;
    %load/vec4 v0x28f27d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28f4690_0, 0;
    %jmp T_170.11;
T_170.10 ;
    %load/vec4 v0x28f4730_0;
    %assign/vec4 v0x28f4690_0, 0;
T_170.11 ;
T_170.9 ;
T_170.7 ;
T_170.5 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x28db4b0;
T_171 ;
    %wait E_0x2815580;
    %load/vec4 v0x28f2fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x28f24d0_0;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %assign/vec4 v0x28f2410_0, 0;
    %jmp T_171;
    .thread T_171;
    .scope S_0x28db4b0;
T_172 ;
    %wait E_0x2815580;
    %load/vec4 v0x28f2fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x28f2180_0;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %assign/vec4 v0x28f20e0_0, 0;
    %jmp T_172;
    .thread T_172;
    .scope S_0x28db4b0;
T_173 ;
    %wait E_0x2815580;
    %load/vec4 v0x28f2fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x28f3d50_0;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %assign/vec4 v0x28f3cb0_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x28db4b0;
T_174 ;
    %wait E_0x2815580;
    %load/vec4 v0x28f2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28f14f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28f1690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28f1850_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x28f15b0_0;
    %assign/vec4 v0x28f14f0_0, 0;
    %load/vec4 v0x28f1770_0;
    %assign/vec4 v0x28f1690_0, 0;
    %load/vec4 v0x28f1930_0;
    %assign/vec4 v0x28f1850_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x28db4b0;
T_175 ;
    %end;
    .thread T_175;
    .scope S_0x28a75a0;
T_176 ;
    %wait E_0x2815580;
    %load/vec4 v0x27f26f0_0;
    %assign/vec4 v0x28666b0_0, 0;
    %load/vec4 v0x2760c80_0;
    %assign/vec4 v0x286a550_0, 0;
    %load/vec4 v0x2861b50_0;
    %assign/vec4 v0x28a4af0_0, 0;
    %load/vec4 v0x27f32e0_0;
    %assign/vec4 v0x286b190_0, 0;
    %load/vec4 v0x28001b0_0;
    %assign/vec4 v0x2865b10_0, 0;
    %load/vec4 v0x285c5a0_0;
    %load/vec4 v0x2759530_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28a3fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x286a550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28a4af0_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x28a3fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_176.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_176.3, 6;
    %jmp T_176.4;
T_176.2 ;
    %load/vec4 v0x2760c80_0;
    %load/vec4 v0x2861b50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28a3fe0_0, 0;
T_176.5 ;
    %jmp T_176.4;
T_176.3 ;
    %load/vec4 v0x2873220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28a3fe0_0, 0;
T_176.7 ;
    %jmp T_176.4;
T_176.4 ;
    %pop/vec4 1;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x28a75a0;
T_177 ;
    %wait E_0x2443950;
    %load/vec4 v0x2861030_0;
    %store/vec4 v0x285b920_0, 0, 32;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x28a75a0;
T_178 ;
    %wait E_0x2443b30;
    %load/vec4 v0x28a3fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_178.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_178.1, 6;
    %jmp T_178.2;
T_178.0 ;
    %load/vec4 v0x2760c80_0;
    %load/vec4 v0x2861b50_0;
    %or;
    %store/vec4 v0x2882d50_0, 0, 1;
    %jmp T_178.2;
T_178.1 ;
    %load/vec4 v0x2873220_0;
    %store/vec4 v0x2882d50_0, 0, 1;
    %jmp T_178.2;
T_178.2 ;
    %pop/vec4 1;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x27aa8c0;
T_179 ;
    %wait E_0x28dd630;
    %load/vec4 v0x2910690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x29110e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.3;
T_179.2 ;
    %load/vec4 v0x2910500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.5;
T_179.4 ;
    %load/vec4 v0x29125f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0x2912550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.9;
T_179.8 ;
    %load/vec4 v0x29124b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.11;
T_179.10 ;
    %load/vec4 v0x29105a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
    %jmp T_179.13;
T_179.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2910460_0, 0, 1;
T_179.13 ;
T_179.11 ;
T_179.9 ;
T_179.7 ;
T_179.5 ;
T_179.3 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x27aa8c0;
T_180 ;
    %end;
    .thread T_180;
# The file index is used to find the file name in the following table.
:file_names 45;
    "N/A";
    "<interactive>";
    "/proj/ZAP/rtl/zap_top.v";
    "/proj/ZAP/includes//modes.vh";
    "/proj/ZAP/includes//regs.vh";
    "/proj/ZAP/rtl/zap_mem_shm/zap_mem_shm.v";
    "/proj/ZAP/lib//reset_sync.v";
    "/proj/ZAP/rtl/zap_core.v";
    "/proj/ZAP/includes//cc.vh";
    "/proj/ZAP/rtl/zap_alu/zap_alu_main.v";
    "/proj/ZAP/includes//opcodes.vh";
    "/proj/ZAP/includes//cpsr.vh";
    "/proj/ZAP/includes//global_functions.vh";
    "/proj/ZAP/rtl/zap_alu/alu.v";
    "/proj/ZAP/rtl/zap_decode/zap_decode_main.v";
    "/proj/ZAP/includes//index_immed.vh";
    "/proj/ZAP/rtl/zap_decode/zap_decode.v";
    "/proj/ZAP/includes//shtype.vh";
    "/proj/ZAP/includes//instruction_patterns.vh";
    "/proj/ZAP/includes//sh_params.vh";
    "/proj/ZAP/rtl/zap_fetch/zap_fetch_main.v";
    "/proj/ZAP/lib//ram_simple.v";
    "/proj/ZAP/rtl/zap_issue/zap_issue_main.v";
    "/proj/ZAP/rtl/zap_memory/zap_memory_main.v";
    "/proj/ZAP/rtl/zap_predecode/zap_predecode_main.v";
    "/proj/ZAP/rtl/zap_predecode/zap_predecode_coproc.v";
    "/proj/ZAP/rtl/zap_predecode/zap_predecode_mem_fsm.v";
    "/proj/ZAP/rtl/zap_predecode/ones_counter.v";
    "/proj/ZAP/rtl/zap_regf/zap_register_file.v";
    "/proj/ZAP/rtl/zap_regf/bram_wrapper.v";
    "/proj/ZAP/rtl/zap_regf/bram.v";
    "/proj/ZAP/rtl/zap_shift/zap_shifter_main.v";
    "/proj/ZAP/rtl/zap_shift/zap_shift_shifter.v";
    "/proj/ZAP/rtl/zap_shift/zap_multiply.v";
    "/proj/ZAP/rtl/zap_shift/mult16x16.v";
    "/proj/ZAP/rtl/zap_mmu/zap_i_mmu_cache.v";
    "/proj/ZAP/includes//mmu.vh";
    "/proj/ZAP/includes//mmu_config.vh";
    "/proj/ZAP/includes//mmu_functions2.vh";
    "/proj/ZAP/includes//basic_checks.vh";
    "/proj/ZAP/lib//mem_inv_block.v";
    "/proj/ZAP/lib//mem_ben_block128.v";
    "/proj/ZAP/rtl/zap_cp15_cb/zap_cp15_cb.v";
    "/proj/ZAP/rtl/zap_mmu/zap_d_mmu_cache.v";
    "/proj/ZAP/includes//mmu_functions.vh";
