Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul  1 22:55:26 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 5.433ns (45.719%)  route 6.451ns (54.281%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.065     5.302    FBA/FA1/m1__0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.628 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.751     8.379    D_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.884 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.884    D[1]
    V5                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.762ns  (logic 5.458ns (46.403%)  route 6.304ns (53.597%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.861     5.099    FBA/FA1/m1__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.425 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.808     8.233    D_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.762 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.762    D[5]
    W6                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.742ns  (logic 5.464ns (46.533%)  route 6.278ns (53.467%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 f  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.840     5.077    FBA/FA1/m1__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.326     5.403 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.803     8.207    D_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.742 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.742    D[4]
    U8                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.691ns  (logic 5.460ns (46.706%)  route 6.231ns (53.294%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.902     5.139    FBA/FA1/m1__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.326     5.465 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.694     8.159    D_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.691 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.691    D[0]
    U7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 5.464ns (47.395%)  route 6.065ns (52.605%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.623     4.860    FBA/FA1/m1__0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.186 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.808     7.994    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.529 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.529    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 5.439ns (47.221%)  route 6.080ns (52.779%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.843     5.081    FBA/FA1/m1__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.407 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.602     8.008    D_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.519 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.519    D[6]
    W7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.442ns  (logic 5.449ns (47.618%)  route 5.994ns (52.382%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.618     4.856    FBA/FA1/m1__0
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.326     5.182 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.741     7.923    D_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.442 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.442    D[2]
    U5                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 5.219ns (57.228%)  route 3.900ns (42.772%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.439     2.905    b_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.029 r  overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.446     3.474    FBA/m3
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016     5.615    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.119 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.119    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 5.303ns (60.553%)  route 3.455ns (39.447%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.629     3.081    sel_IBUF[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.150     3.231 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.826     5.057    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     8.758 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.758    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 5.325ns (61.422%)  route 3.344ns (38.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           1.483     2.937    Dec/sel_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.089 r  Dec/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.951    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.669 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.669    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.472ns (61.557%)  route 0.919ns (38.443%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.583     0.805    Dec/sel_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.850 r  Dec/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.187    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.391 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.391    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.492ns (60.853%)  route 0.960ns (39.147%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.581     0.803    sel_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.848 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.227    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.451 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.451    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.527ns (61.556%)  route 0.954ns (38.444%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.581     0.803    sel_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.042     0.845 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.218    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     2.480 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.480    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.468ns (59.101%)  route 1.016ns (40.899%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           0.532     0.748    a_IBUF[3]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.793 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.484     1.277    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.483 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.483    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.544ns (60.681%)  route 1.000ns (39.319%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.583     0.805    Dec/sel_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.043     0.848 r  Dec/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.266    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     2.544 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.544    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.271ns  (logic 1.531ns (46.811%)  route 1.740ns (53.189%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.636     1.276    addres[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.321 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.059    D_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.271 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.271    D[6]
    W7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.498ns (43.680%)  route 1.932ns (56.320%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.030     1.247    a_IBUF[3]
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.193    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.430 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.430    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 1.543ns (44.814%)  route 1.900ns (55.186%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.404     0.624    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.669 r  D_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     1.339    addres[1]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.828     2.211    D_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.444 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    D[0]
    U7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.448ns  (logic 1.549ns (44.932%)  route 1.899ns (55.068%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.633     1.273    addres[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.318 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.900     2.218    D_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.448 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.448    D[5]
    W6                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.543ns (44.533%)  route 1.921ns (55.467%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.409     0.640    a_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.685 r  overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.663     1.348    FBA/m3
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.393 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.243    D_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.464 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.464    D[2]
    U5                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------





