INFO: [vitis-run 60-1548] Creating build summary session with primary output F:/EECE4632/HW4/HLS/stream/stream\stream.hlsrun_package_summary, at 02/02/26 16:24:28
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir F:/EECE4632/HW4/HLS/stream/stream -config F:/EECE4632/HW4/HLS/stream/hls_config.cfg -cmdlineconfig F:/EECE4632/HW4/HLS/stream/stream/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  2 16:24:30 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'langweil.m' on host 'wfxa4bb6dbb67af.nunet.neu.edu' (Windows NT_amd64 version 10.0) on Mon Feb 02 16:24:31 -0500 2026
INFO: [HLS 200-10] In directory 'F:/EECE4632/HW4/HLS/stream'
INFO: [HLS 200-2005] Using work_dir F:/EECE4632/HW4/HLS/stream/stream 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'C:\Users\langweil.m\Downloads\axi_stream_tutorial\axi_stream_tutorial\divide.cppe' see [hls] from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\langweil.m\Downloads\axi_stream_tutorial\axi_stream_tutorial\divide.cppe' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(9)
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cppe'
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\langweil.m\Downloads\axi_stream_tutorial\axi_stream_tutorial\divide.cpp' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\langweil.m\Downloads\axi_stream_tutorial\axi_stream_tutorial\divide.cpp' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW4/HLS/stream/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  2 16:24:39 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=F:/EECE4632/HW4/HLS/stream/stream/hls/hls_data.json outdir=F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip srcdir=F:/EECE4632/HW4/HLS/stream/stream/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 651.504 ; gain = 196.781
INFO: Import ports from HDL: F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/hdl/vhdl/divide_by_13.vhd (divide_by_13)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface A
INFO: Add axi4stream interface B
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/component.xml
INFO: Created IP archive F:/EECE4632/HW4/HLS/stream/stream/hls/impl/ip/xilinx_com_hls_divide_by_13_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 16:24:54 2026...
INFO: [HLS 200-802] Generated output file stream/divide_by_13.zip
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.601 seconds; peak allocated memory: 303.375 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 28s
