% chktex-file 44

\section{Parameter Descriptions}

The parameters for \textbf{GPIO} are shown below in
Table 3.

\renewcommand*{\arraystretch}{1.4}
\begin{longtable}[H]{
    | p{0.25\textwidth}
    | p{0.10\textwidth}
    | p{0.05\textwidth}
    | p{0.05\textwidth}
    | p{0.47\textwidth} |
  }
  \hline
  \textbf{Name} &
  \textbf{Type} &
  \textbf{Min}  &
  \textbf{Max}  &
  \textbf{Description}            \\ \hline \hline

  dataWidth   &
  Int       &
  1         &
  $\geq$ 1          &
  The data width of GPIO ports \\ \hline

  PADDR\_WIDTH     &
  Int           &
  1             &
  $\leq$ 32       &
  The APB address bus width  \\ \hline

  PDATA\_WIDTH     &
  Int           &
  8             &
  $\leq$ 32       &
  The APB PWDATA and PRDATA bus width. Can be 8, 16, or 32 bits wide        \\ \hline

  \caption{Parameter Descriptions}\label{table:params}
\end{longtable}

The DynamicFifo is instantiated into a design as follows:

\begin{lstlisting}[language=Scala]

  // Instantiate small FIFO using internal flip-flops
  val mySmallFifo = new DynamicFifo(
    externalRAM = false, 
    dataWidth = 8, 
    fifoDepth = 16) 

  // Instantiate large FIFO using external SRAM
  val myLargeFifo = new DynamicFifo(
    externalRAM = true, 
    dataWidth = 32, 
    fifoDepth = 512) 

  \end{lstlisting}