Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot digital_clock_tb_behav xil_defaultlib.digital_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.sv" Line 1. Module digital_clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/clk_div.sv" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.sv" Line 1. Module digital_clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/clk_div.sv" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" Line 1. Module bcd_to_7seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.bcd_to_7seg
Compiling module xil_defaultlib.digital_clock
Compiling module xil_defaultlib.digital_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot digital_clock_tb_behav
