
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011970                       # Number of seconds simulated
sim_ticks                                 11969929956                       # Number of ticks simulated
final_tick                               577268361783                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203217                       # Simulator instruction rate (inst/s)
host_op_rate                                   257593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281480                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344560                       # Number of bytes of host memory used
host_seconds                                 42525.02                       # Real time elapsed on the host
sim_insts                                  8641803663                       # Number of instructions simulated
sim_ops                                   10954139779                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       206336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       390784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       388608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       151168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       391680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       205952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       322560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       201344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2294400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       592384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            592384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1612                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3053                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3036                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1181                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         3060                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1609                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2520                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1573                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17925                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4628                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4628                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       320804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17237862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       395658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32647142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       384965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32465353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       438432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12628979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       384965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32721996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       331497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17205782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       384965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26947526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       363578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16820817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               191680320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       320804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       395658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       384965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       438432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       384965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       331497                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       384965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       363578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3004863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49489346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49489346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49489346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       320804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17237862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       395658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32647142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       384965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32465353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       438432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12628979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       384965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32721996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       331497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17205782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       384965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26947526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       363578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16820817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              241169665                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2181711                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1951878                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       174874                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1461447                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1433580                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128282                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5222                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23117812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12402204                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2181711                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1561862                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575113                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        323358                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26606641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23840466     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425819      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210413      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420318      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131353      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389833      1.47%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60373      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96236      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1031830      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26606641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076005                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432059                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22835441                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       611370                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2760585                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2187                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397054                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202773                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2213                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13847964                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5128                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397054                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22867544                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         359008                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       156899                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2731624                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        94508                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13828120                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10302                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18098835                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62630644                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62630644                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3452379                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           204039                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2516088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3405                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90894                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13756368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1839                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12869480                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8483                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2503306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5148881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26606641                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094655                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20960448     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1764318      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1904999      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105720      4.16%     96.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       559914      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139680      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164325      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3898      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3339      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26606641                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21198     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8537     23.12%     80.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7188     19.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078436     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99406      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295615     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395122      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12869480                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448338                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36923                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52391005                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16261559                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12906403                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10125                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       513129                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10400                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397054                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         234091                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11671                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13758220                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2516088                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398708                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185110                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12707453                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263472                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658550                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933425                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395078                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442693                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544121                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541272                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596537                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16447265                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436904                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461872                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2522259                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173600                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26209587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428715                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299978                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22035291     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1632518      6.23%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056734      4.03%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       331044      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555768      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105135      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67574      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61048      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364475      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26209587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364475                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39603777                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27914812                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2098228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.870487                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.870487                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348373                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348373                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59099801                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16320218                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14742037                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2241247                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2021745                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       118758                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       870191                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          799204                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          123676                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         5333                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23726635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              14097640                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2241247                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       922880                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2786833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         372296                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        549391                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1363340                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       119166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     27313454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.934200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24526621     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           98812      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          203947      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           85219      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          462694      1.69%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          411855      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           79515      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          167364      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1277427      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     27313454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078079                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491124                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        23597700                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       680083                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2776527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        250344                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       197119                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16530251                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1482                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        250344                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        23622043                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         483511                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       121535                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2762250                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        73766                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16520278                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         30900                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        27104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          396                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19402418                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     77807415                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     77807415                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17196122                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2206273                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1927                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          979                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           188956                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3896832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1970493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18001                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        96157                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16485673                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1933                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15849911                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8426                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1275365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3055503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     27313454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580297                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.377902                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     21686568     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1679457      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1385315      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       599115      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       757722      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       734288      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       417474      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        32813      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        20702      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     27313454                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40168     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        312801     86.40%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9084      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      9944861     62.74%     62.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       138482      0.87%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3799713     23.97%     87.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1965907     12.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15849911                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552168                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             362053                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022843                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     59383753                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17763378                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15713661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16211964                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28665                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       151584                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        12400                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1403                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        250344                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         442549                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        20547                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16487621                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3896832                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1970493                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          979                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         14104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        68269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        70576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       138845                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15738277                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3786724                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       111632                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5752432                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2062825                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1965708                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548279                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15714256                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15713661                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8487892                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         16720022                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547421                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507648                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     12763570                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     14999034                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1490258                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       121152                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     27063110                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554224                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     21626351     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1982278      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       930430      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       921101      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       249645      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1071122      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        80397      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        58267      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       143519      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     27063110                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     12763570                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      14999034                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               5703327                       # Number of memory references committed
system.switch_cpus1.commit.loads              3745239                       # Number of loads committed
system.switch_cpus1.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1981141                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         13337337                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       143519                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            43408844                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           33228982                       # The number of ROB writes
system.switch_cpus1.timesIdled                 521550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1391415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           12763570                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             14999034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     12763570                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.248969                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.248969                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.444648                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.444648                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        77800475                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18252535                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19681098                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2238720                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2019598                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       119719                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       873747                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          798353                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          123691                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5376                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23721259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14082059                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2238720                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       922044                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2783529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         374814                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        545542                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1363747                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       120174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     27302452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.933593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24518923     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           98474      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          203080      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           85223      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          462473      1.69%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          411761      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           79571      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          167158      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1275789      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     27302452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077991                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490581                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        23591178                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       677367                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2773121                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         8912                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        251869                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       196734                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16512666                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        251869                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23615810                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         479144                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       121771                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2758616                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        75237                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16502490                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         31378                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        27536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          650                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19384501                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     77723257                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     77723257                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17167034                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2217448                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1923                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          976                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           191837                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3893696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1968176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17945                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        96335                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16467510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1929                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15833748                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8576                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1277229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3046592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     27302452                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.377358                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21678751     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1680174      6.15%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1385420      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       597906      2.19%     92.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       756499      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       733201      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       417155      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        32683      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        20663      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     27302452                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          39934     11.05%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        312338     86.44%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         9053      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9935484     62.75%     62.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       138183      0.87%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          946      0.01%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3795614     23.97%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1963521     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15833748                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.551605                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             361325                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022820                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     59339849                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     17747075                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15696591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16195073                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28501                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       153387                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12745                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1398                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        251869                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         438184                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        20370                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16469458                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3893696                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1968176                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          977                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         13831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        68793                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        71137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       139930                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15721216                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3782459                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       112532                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5745748                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2060194                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1963289                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.547685                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15697179                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15696591                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8478611                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16699111                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.546827                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507728                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     12743387                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14975041                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1495995                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1907                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       122141                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     27050583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.553594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377293                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     21621844     79.93%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1980008      7.32%     87.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       929233      3.44%     90.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       919025      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       249369      0.92%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1069436      3.95%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        80089      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        58330      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       143249      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     27050583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     12743387                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14975041                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5695733                       # Number of memory references committed
system.switch_cpus2.commit.loads              3740302                       # Number of loads committed
system.switch_cpus2.commit.membars                952                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1977900                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13315918                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       144984                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       143249                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            43378331                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           33193982                       # The number of ROB writes
system.switch_cpus2.timesIdled                 522045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1402417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           12743387                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14975041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     12743387                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.252531                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.252531                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.443945                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.443945                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        77716815                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18235796                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19659106                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1904                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2378331                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1946375                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       233833                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       979847                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          934502                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          244750                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10575                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22862781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13295738                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2378331                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1179252                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2774892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         640671                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        484451                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1400783                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       234003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26525961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23751069     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          129701      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          205179      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          277858      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          286207      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          241222      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          135605      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          200625      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1298495      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26525961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082855                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463188                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22632464                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       717040                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2769841                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         3064                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        403551                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       391070                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16315937                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        403551                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22694670                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         146386                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       429553                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2711361                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       140437                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16309337                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18682                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        61464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22757648                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75870245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75870245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19679627                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3078020                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3904                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           420163                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1529310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       825745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9643                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       225829                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16286004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15447712                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2246                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1833724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4408768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26525961                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19967678     75.28%     75.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2712528     10.23%     85.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1371181      5.17%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1020051      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       801467      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       327071      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       204785      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       106864      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14336      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26525961                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3069     11.73%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9941     38.00%     49.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13150     50.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12991696     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       230846      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1933      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1400176      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       823061      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15447712                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538157                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26160                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57449791                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18123716                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15212970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15473872                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        31595                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       251078                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12683                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        403551                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         115123                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13405                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16289951                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1529310                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       825745                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1971                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       135331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       132381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       267712                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15232380                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1316692                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       215332                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2139682                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2164612                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            822990                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530655                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15213103                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15212970                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8735116                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23539709                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.529979                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371080                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11472025                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14115793                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2174176                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3898                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       236544                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26122410                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20311161     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2890594     11.07%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1083280      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       515143      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       448004      1.72%     96.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       249565      0.96%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       212473      0.81%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        98989      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       313201      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26122410                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11472025                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14115793                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2091294                       # Number of memory references committed
system.switch_cpus3.commit.loads              1278232                       # Number of loads committed
system.switch_cpus3.commit.membars               1946                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2035578                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12718038                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       290645                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       313201                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42099100                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32983507                       # The number of ROB writes
system.switch_cpus3.timesIdled                 348163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2178908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11472025                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14115793                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11472025                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.502162                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.502162                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399654                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399654                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68548917                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21195760                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15120581                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3892                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2239695                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      2020434                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       119616                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       854847                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          798292                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          123567                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5357                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23711303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              14085496                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2239695                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       921859                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2784042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         375421                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        551661                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1363160                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       120006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27299861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24515819     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           98453      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          203457      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           84797      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          463172      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          411132      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79703      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          167143      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1276185      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27299861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078025                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490701                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23580886                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       683833                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2773733                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8796                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        252608                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       196929                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16515738                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1490                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        252608                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23605555                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         484284                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       123828                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2759230                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        74351                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16505585                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         31206                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        27306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          311                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19385251                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     77736330                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     77736330                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17165976                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2219252                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1932                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          986                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           190672                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3892049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1967649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17875                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        95950                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16470682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15829427                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8145                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1282526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3075330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27299861                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579835                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377491                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     21679521     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1678980      6.15%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1383464      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       596719      2.19%     92.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       757343      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       733200      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       417140      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32802      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20692      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27299861                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          40171     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        312168     86.38%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         9043      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9933771     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       138182      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          946      0.01%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3793546     23.97%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1962982     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15829427                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551454                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             361382                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022830                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59328240                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17755553                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15693512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      16190809                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28333                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       152197                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12443                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1399                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        252608                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         443186                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        20610                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16472633                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3892049                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1967649                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          986                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         14116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        68760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        71248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       140008                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15717470                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3780955                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       111955                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5743761                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2059627                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1962806                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547554                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15694107                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15693512                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8475345                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16697772                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.546720                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507573                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12742376                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14973893                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1500494                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1907                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       122022                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27047253                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.553620                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377317                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     21619213     79.93%     79.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1979451      7.32%     87.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       928793      3.43%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       919688      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       249056      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1069503      3.95%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        80083      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        58173      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       143293      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27047253                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12742376                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14973893                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5695044                       # Number of memory references committed
system.switch_cpus4.commit.loads              3739843                       # Number of loads committed
system.switch_cpus4.commit.membars                952                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1977762                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13314908                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       144984                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       143293                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43378308                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33201450                       # The number of ROB writes
system.switch_cpus4.timesIdled                 521665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1405008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12742376                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14973893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12742376                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.252709                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.252709                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.443910                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.443910                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        77698911                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18229519                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19661231                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1904                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2180555                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1950622                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       175572                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1457538                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1432337                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          128150                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         5264                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23113947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12397986                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2180555                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1560487                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2764817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         577074                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        322441                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1399615                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       171982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26601769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.521304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.761870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23836952     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          425642      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          210838      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          419658      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          131005      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          388937      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           60359      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           96563      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1031815      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26601769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075965                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431912                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22836336                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       605701                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2759199                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2210                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        398319                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       202792                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2215                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13842783                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         5150                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        398319                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22868095                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         355738                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       155646                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2730417                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        93550                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13823031                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         10397                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        74846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     18092889                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     62607998                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     62607998                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14628982                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3463907                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1828                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          930                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           202657                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2515182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       398269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3257                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        90345                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13750578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12860241                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         8543                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2511099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      5167731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26601769                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.483436                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.094658                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     20960538     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1763943      6.63%     85.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1901769      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      1103079      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       560775      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       140036      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       164447      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3895      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3287      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26601769                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          21230     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8539     23.11%     80.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7176     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10071740     78.32%     78.32% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        99258      0.77%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2293652     17.84%     96.93% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       394691      3.07%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12860241                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.448016                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              36945                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52367739                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16263556                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12530203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12897186                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         9545                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       514968                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10308                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        398319                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         233079                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11531                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13752424                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2515182                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       398269                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          928                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       117698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        68201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       185899                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12697304                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2261662                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       162937                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2656312                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1931241                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            394650                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.442340                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12533112                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12530203                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7589787                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         16435106                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.436518                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.461803                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9987569                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11222935                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2530000                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       174291                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26203450                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428300                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.299108                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     22033142     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1631468      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1055152      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       330683      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       555253      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       105869      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        67469      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        61369      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       363045      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26203450                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9987569                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11222935                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2388175                       # Number of memory references committed
system.switch_cpus5.commit.loads              2000214                       # Number of loads committed
system.switch_cpus5.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1723866                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9801007                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       138065                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       363045                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            39593301                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27904534                       # The number of ROB writes
system.switch_cpus5.timesIdled                 515580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2103100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9987569                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11222935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9987569                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.874060                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.874060                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347940                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347940                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59050299                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16305656                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14734800                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1812                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2333187                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1907768                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       230026                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       985533                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          921336                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239915                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10301                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22673993                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13230746                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2333187                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1161251                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2773062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         664747                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        398717                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1395357                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26275456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23502394     89.45%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          149785      0.57%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          237840      0.91%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          376936      1.43%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          156914      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          177003      0.67%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          186331      0.71%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          122685      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1365568      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26275456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081282                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.460923                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22472421                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       602292                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2764365                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6993                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        429383                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       382647                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16158026                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        429383                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22505276                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         189312                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       317746                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2738943                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        94794                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16148032                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2108                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27437                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3310                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22414085                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75113898                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75113898                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19146721                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3267317                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4136                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2286                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           290900                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1541997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       828412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24807                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       188204                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16125933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15269285                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19002                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2037906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4517799                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26275456                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581124                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272919                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19836859     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2584544      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1412367      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       963963      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       900417      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       260144      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       201619      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        68328      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        47215      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26275456                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3557     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10914     38.49%     51.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13881     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12790858     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       240846      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1850      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1412262      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       823469      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15269285                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.531941                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28352                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001857                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56861380                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18168193                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15022186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15297637                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        46148                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       278316                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        25248                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          970                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        429383                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         131067                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13328                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16130114                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1541997                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       828412                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2285                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       130878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265289                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15051347                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1328928                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       217938                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   32                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2152044                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2117888                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            823116                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524348                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15022430                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15022186                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8783088                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22945261                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523332                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382784                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11246362                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13785250                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2344841                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       234663                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25846073                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533360                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386618                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20247097     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2712561     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1056721      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       567572      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       426014      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       237586      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       146290      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       131051      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       321181      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25846073                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11246362                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13785250                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2066832                       # Number of memory references committed
system.switch_cpus6.commit.loads              1263674                       # Number of loads committed
system.switch_cpus6.commit.membars               1862                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1978776                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12421589                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       280043                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       321181                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41654905                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32689651                       # The number of ROB writes
system.switch_cpus6.timesIdled                 366825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2429413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11246362                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13785250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11246362                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.552369                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.552369                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.391793                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.391793                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67876526                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20823382                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15071016                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3728                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28704869                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2343677                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1920924                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       232365                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       956905                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          911943                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          240269                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10329                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22408280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13332941                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2343677                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1152212                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2931001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         659720                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        685323                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1382930                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       230729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26448343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23517342     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          318011      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          365910      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          201397      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          230998      0.87%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          127447      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           87540      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          228302      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1371396      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26448343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081647                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464484                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22225959                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       871345                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2906408                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23235                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        421392                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       381258                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2347                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16281326                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        12060                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        421392                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22261258                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         245501                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       527523                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2895624                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        97041                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16271732                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22923                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46426                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22620178                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75767760                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75767760                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19286703                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3333475                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4209                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2326                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           265125                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1553686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       845531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22309                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       188228                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16245451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15349545                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21092                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2042039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4721756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26448343                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580359                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270144                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19985542     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2594932      9.81%     85.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1397590      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       969413      3.67%     94.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       845265      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       432211      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       105308      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        67425      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        50657      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26448343                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3700     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14826     44.31%     55.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14932     44.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12849881     83.72%     83.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       239984      1.56%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1878      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1418015      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       839787      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15349545                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534737                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33458                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57201983                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18291874                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15090899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15383003                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38392                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       276133                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        19280                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        421392                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         193048                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        14376                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16249692                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1553686                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       845531                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2325                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          170                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       134097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       130828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       264925                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15119433                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1330623                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       230112                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2170171                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2115870                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            839548                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526720                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15091151                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15090899                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8968192                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23501238                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525726                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381605                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11324672                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13894293                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2355505                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       233524                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26026951                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533843                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.353068                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20352689     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2630732     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1103479      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       660968      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       459052      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       296542      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       154628      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       123875      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244986      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26026951                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11324672                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13894293                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2103804                       # Number of memory references committed
system.switch_cpus7.commit.loads              1277553                       # Number of loads committed
system.switch_cpus7.commit.membars               1890                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1988854                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12525918                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       282672                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244986                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42031685                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32921008                       # The number of ROB writes
system.switch_cpus7.timesIdled                 345250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2256526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11324672                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13894293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11324672                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.534720                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.534720                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394521                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394521                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68192769                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20949545                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15187728                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3782                       # number of misc regfile writes
system.l2.replacements                          17928                       # number of replacements
system.l2.tagsinuse                      32765.557963                       # Cycle average of tags in use
system.l2.total_refs                          1693075                       # Total number of references to valid blocks.
system.l2.sampled_refs                          50691                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.399913                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           227.394139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     24.298085                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    823.418083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.769341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1523.082292                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.431421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1531.412871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.298615                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    581.937818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.129369                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1533.811594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.434383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    826.127123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.149251                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1254.280359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     26.739579                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    752.551839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3043.570828                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3161.681638                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3210.704826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2069.067759                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3183.381940                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3031.260872                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3138.543132                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2650.080806                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006940                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.046481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000898                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.046735                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000925                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.017759                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.046808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000776                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.025211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.038278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000816                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.022966                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.092882                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.096487                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.097983                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.063143                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.097149                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.092507                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.095781                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.080874                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999925                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4402                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6099                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         6091                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3339                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         6074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5629                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4506                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   40570                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13098                       # number of Writeback hits
system.l2.Writeback_hits::total                 13098                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6108                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         6100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3357                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         6083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4430                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4524                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40669                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4411                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6108                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         6100                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3357                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         6083                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4430                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5647                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4524                       # number of overall hits
system.l2.overall_hits::total                   40669                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1612                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3053                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3036                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1181                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         3060                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1609                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2520                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1573                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17925                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1612                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3053                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3060                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1609                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2520                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1573                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17925                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1612                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3053                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3036                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1181                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3060                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1609                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2520                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1573                       # number of overall misses
system.l2.overall_misses::total                 17925                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4876428                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    267316453                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5891608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    505773879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5766856                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    505448638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6665417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    196971635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5761886                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    509605303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5049735                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    266046499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6140993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    420408377                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5687799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    264963599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2982375105                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4876428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    267316453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5891608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    505773879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5766856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    505448638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6665417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    196971635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5761886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    509605303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5049735                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    266046499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6140993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    420408377                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5687799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    264963599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2982375105                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4876428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    267316453                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5891608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    505773879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5766856                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    505448638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6665417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    196971635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5761886                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    509605303                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5049735                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    266046499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6140993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    420408377                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5687799                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    264963599                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2982375105                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         9152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         9127                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         9134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         6030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               58495                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13098                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13098                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                99                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         9161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         9136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         9143                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         6039                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58594                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         9161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         9136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         9143                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         6039                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58594                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.333588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.332639                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.261283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.335012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.266833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.309240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.258760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.306436                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.267641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.333261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.332312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.260247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.334682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.266435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.308559                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.257996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.305919                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.267641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.333261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.332312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.260247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.334682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.266435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.308559                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.257996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.305919                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162547.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165829.065136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159232.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165664.552571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160190.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 166485.058630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 162571.146341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 166783.772227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 160052.388889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 166537.680719                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 162894.677419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165348.973897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 170583.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 166828.721032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 167288.205882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 168444.754609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166380.758996                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162547.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165829.065136                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159232.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165664.552571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160190.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 166485.058630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 162571.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 166783.772227                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 160052.388889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 166537.680719                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 162894.677419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165348.973897                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 170583.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 166828.721032                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 167288.205882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 168444.754609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166380.758996                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162547.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165829.065136                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159232.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165664.552571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160190.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 166485.058630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 162571.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 166783.772227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 160052.388889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 166537.680719                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 162894.677419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165348.973897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 170583.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 166828.721032                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 167288.205882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 168444.754609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166380.758996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4628                       # number of writebacks
system.l2.writebacks::total                      4628                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1612                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3053                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3036                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         3060                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1609                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17925                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         3060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17925                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         3060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17925                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3133167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    173391807                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3738217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    328029092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3675369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    328683783                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4278243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    128192156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3667697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    331469249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3248000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    172309118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4043794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    273631144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3710599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    173342759                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1938544194                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3133167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    173391807                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3738217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    328029092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3675369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    328683783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4278243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    128192156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3667697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    331469249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    172309118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4043794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    273631144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3710599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    173342759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1938544194                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3133167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    173391807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3738217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    328029092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3675369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    328683783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4278243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    128192156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3667697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    331469249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    172309118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4043794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    273631144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3710599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    173342759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1938544194                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.268041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.333588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.261283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.335012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.266833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.309240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.258760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.306436                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.267641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.333261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.332312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.260247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.334682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.266435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.308559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.257996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.305919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.267641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.333261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.332312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.260247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.334682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.266435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.308559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.257996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305919                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104438.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107563.155707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101032.891892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107444.838519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102093.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108262.115613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 104347.390244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 108545.432684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 101880.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108323.283987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 104774.193548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107090.812927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 112327.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 108583.787302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 109135.264706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 110198.829625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108147.514310                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104438.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107563.155707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101032.891892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107444.838519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102093.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 108262.115613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 104347.390244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108545.432684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 101880.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108323.283987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 104774.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 107090.812927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 112327.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 108583.787302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 109135.264706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 110198.829625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108147.514310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104438.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107563.155707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101032.891892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107444.838519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102093.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 108262.115613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 104347.390244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108545.432684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 101880.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108323.283987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 104774.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 107090.812927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 112327.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 108583.787302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 109135.264706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 110198.829625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108147.514310                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               551.774947                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001431571                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1794680.234767                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    25.605653                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.041035                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843220                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.884255                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399302                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6192651                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6192651                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6192651                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6192651                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6192651                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6192651                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399341                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158785.923077                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158785.923077                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158785.923077                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158785.923077                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158785.923077                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158785.923077                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5231533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5231533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5231533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5231533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5231533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5231533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168759.129032                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168759.129032                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168759.129032                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168759.129032                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168759.129032                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168759.129032                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6023                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221204521                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6279                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35229.259595                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.844907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.155093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.722050                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.277950                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072259                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072259                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          916                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          916                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2458685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2458685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2458685                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2458685                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20291                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20291                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20291                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20291                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2166223286                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2166223286                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3782044                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3782044                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2170005330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2170005330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2170005330                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2170005330                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2478976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2478976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2478976                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2478976                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009675                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008185                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008185                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106995.124271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106995.124271                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84045.422222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84045.422222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106944.227983                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106944.227983                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106944.227983                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106944.227983                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu0.dcache.writebacks::total              812                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14232                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14232                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14268                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14268                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14268                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14268                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6014                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6014                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6023                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6023                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    574724296                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    574724296                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       583070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       583070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    575307366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    575307366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    575307366                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    575307366                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95564.399069                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95564.399069                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64785.555556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64785.555556                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95518.407106                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95518.407106                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95518.407106                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95518.407106                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               573.084262                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1108890608                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1908589.686747                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.833051                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.251210                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051015                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867390                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.918404                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1363290                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1363290                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1363290                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1363290                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1363290                       # number of overall hits
system.cpu1.icache.overall_hits::total        1363290                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8060740                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8060740                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8060740                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8060740                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8060740                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8060740                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1363340                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1363340                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1363340                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1363340                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1363340                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1363340                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161214.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161214.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161214.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161214.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161214.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161214.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6375488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6375488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6375488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6375488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6375488                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6375488                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       167776                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       167776                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       167776                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       167776                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       167776                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       167776                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  9161                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               440737177                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  9417                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              46802.291282                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.169787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.830213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.434257                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.565743                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3573731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3573731                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1956128                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1956128                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          958                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          958                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          954                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      5529859                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5529859                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      5529859                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5529859                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        32319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        32319                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        32348                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         32348                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        32348                       # number of overall misses
system.cpu1.dcache.overall_misses::total        32348                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3698231603                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3698231603                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2311830                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2311830                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3700543433                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3700543433                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3700543433                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3700543433                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3606050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3606050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1956157                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1956157                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      5562207                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5562207                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      5562207                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5562207                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008962                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008962                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005816                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114429.023268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114429.023268                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79718.275862                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79718.275862                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114397.905064                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114397.905064                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114397.905064                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114397.905064                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2261                       # number of writebacks
system.cpu1.dcache.writebacks::total             2261                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        23167                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        23167                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        23187                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        23187                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        23187                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        23187                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         9152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9152                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         9161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         9161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         9161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         9161                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    957131676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    957131676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       596505                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       596505                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    957728181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    957728181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    957728181                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    957728181                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104581.695367                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104581.695367                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66278.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66278.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104544.065168                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104544.065168                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104544.065168                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104544.065168                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               572.400315                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1108891016                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1911881.062069                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.347935                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.052379                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050237                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867071                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.917308                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1363698                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1363698                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1363698                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1363698                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1363698                       # number of overall hits
system.cpu2.icache.overall_hits::total        1363698                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8660314                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8660314                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8660314                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8660314                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8660314                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8660314                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1363747                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1363747                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1363747                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1363747                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1363747                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1363747                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 176741.102041                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 176741.102041                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 176741.102041                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 176741.102041                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 176741.102041                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 176741.102041                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6736397                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6736397                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6736397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6736397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6736397                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6736397                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 182064.783784                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 182064.783784                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 182064.783784                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 182064.783784                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 182064.783784                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 182064.783784                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  9136                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               440730966                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  9392                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46926.210179                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.162385                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.837615                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.434228                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.565772                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3570175                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3570175                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1953475                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1953475                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          958                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          958                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          952                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          952                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      5523650                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5523650                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      5523650                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5523650                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        32079                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        32079                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           29                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        32108                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         32108                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        32108                       # number of overall misses
system.cpu2.dcache.overall_misses::total        32108                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3680462747                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3680462747                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2328492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2328492                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3682791239                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3682791239                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3682791239                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3682791239                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3602254                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3602254                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1953504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1953504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      5555758                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5555758                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      5555758                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5555758                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008905                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008905                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005779                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005779                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005779                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005779                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114731.218149                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114731.218149                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80292.827586                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80292.827586                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114700.113336                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114700.113336                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114700.113336                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114700.113336                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2264                       # number of writebacks
system.cpu2.dcache.writebacks::total             2264                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        22952                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        22952                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        22972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        22972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        22972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        22972                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         9127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9127                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         9136                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         9136                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         9136                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         9136                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    955912941                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    955912941                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       598172                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       598172                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    956511113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    956511113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    956511113                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    956511113                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001644                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001644                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104734.627041                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104734.627041                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66463.555556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66463.555556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104696.925679                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104696.925679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104696.925679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104696.925679                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.370537                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1074536269                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2074394.341699                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.370537                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.051876                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813094                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1400732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1400732                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1400732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1400732                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1400732                       # number of overall hits
system.cpu3.icache.overall_hits::total        1400732                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8717486                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8717486                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8717486                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8717486                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8717486                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8717486                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1400783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1400783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1400783                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1400783                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1400783                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1400783                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 170931.098039                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 170931.098039                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 170931.098039                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 170931.098039                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 170931.098039                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 170931.098039                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7416587                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7416587                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7416587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7416587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7416587                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7416587                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 172478.767442                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 172478.767442                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 172478.767442                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 172478.767442                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 172478.767442                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 172478.767442                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4538                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163967535                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4794                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34202.656446                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.523109                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.476891                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.865325                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.134675                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       963534                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         963534                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       809237                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        809237                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1949                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1949                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1946                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1946                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1772771                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1772771                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1772771                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1772771                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14532                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14532                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           99                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14631                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14631                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14631                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14631                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1688955577                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1688955577                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8081612                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8081612                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1697037189                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1697037189                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1697037189                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1697037189                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       978066                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       978066                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       809336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       809336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1946                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1946                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1787402                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1787402                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1787402                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1787402                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014858                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014858                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000122                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008186                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008186                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008186                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008186                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 116223.202381                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116223.202381                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81632.444444                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81632.444444                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115989.145581                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115989.145581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115989.145581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115989.145581                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          965                       # number of writebacks
system.cpu3.dcache.writebacks::total              965                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10012                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10012                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           81                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10093                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10093                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10093                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10093                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4520                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4520                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4538                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4538                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4538                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4538                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    429911088                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    429911088                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1161857                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1161857                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    431072945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    431072945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    431072945                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    431072945                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002539                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002539                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95113.072566                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95113.072566                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64547.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64547.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94991.834509                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94991.834509                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94991.834509                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94991.834509                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               572.261029                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108890428                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1911880.048276                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.671521                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.589508                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049153                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867932                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.917085                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1363110                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1363110                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1363110                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1363110                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1363110                       # number of overall hits
system.cpu4.icache.overall_hits::total        1363110                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8577458                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8577458                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8577458                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8577458                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8577458                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8577458                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1363160                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1363160                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1363160                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1363160                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1363160                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1363160                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 171549.160000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 171549.160000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 171549.160000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 171549.160000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 171549.160000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 171549.160000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6755996                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6755996                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6755996                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6755996                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6755996                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6755996                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 182594.486486                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 182594.486486                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 182594.486486                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 182594.486486                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 182594.486486                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 182594.486486                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9143                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440729221                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9399                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              46891.075753                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.165377                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.834623                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434240                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565760                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3568660                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3568660                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1953244                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1953244                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          959                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          959                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          952                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          952                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5521904                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5521904                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5521904                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5521904                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32256                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32256                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32286                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32286                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32286                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32286                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3713907189                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3713907189                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2361921                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2361921                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3716269110                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3716269110                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3716269110                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3716269110                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3600916                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3600916                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1953274                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1953274                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          952                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          952                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5554190                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5554190                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5554190                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5554190                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008958                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008958                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005813                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005813                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115138.491722                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115138.491722                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78730.700000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78730.700000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115104.661773                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115104.661773                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115104.661773                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115104.661773                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu4.dcache.writebacks::total             2255                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23122                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23122                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23143                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23143                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23143                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23143                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9134                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9134                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9143                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9143                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    960703381                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    960703381                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       584312                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       584312                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    961287693                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    961287693                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    961287693                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    961287693                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001646                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001646                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105178.824283                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 105178.824283                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64923.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64923.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 105139.198622                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 105139.198622                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 105139.198622                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 105139.198622                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               552.852460                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001431845                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1791470.205725                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.798179                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.054281                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042946                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843036                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.885982                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1399576                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1399576                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1399576                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1399576                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1399576                       # number of overall hits
system.cpu5.icache.overall_hits::total        1399576                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.cpu5.icache.overall_misses::total           39                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6204462                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6204462                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6204462                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6204462                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6204462                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6204462                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1399615                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1399615                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1399615                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1399615                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1399615                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1399615                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000028                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000028                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 159088.769231                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 159088.769231                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 159088.769231                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 159088.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 159088.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 159088.769231                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5407570                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5407570                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5407570                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5407570                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5407570                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5407570                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 168986.562500                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168986.562500                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 168986.562500                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168986.562500                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 168986.562500                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168986.562500                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6038                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               221203033                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6294                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35145.064029                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.827115                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.172885                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.721981                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.278019                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2071117                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2071117                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       386082                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        386082                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          916                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          916                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          906                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          906                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2457199                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2457199                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2457199                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2457199                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20243                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20243                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           45                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20288                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20288                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20288                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20288                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2163772879                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2163772879                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3852248                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3852248                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2167625127                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2167625127                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2167625127                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2167625127                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2091360                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2091360                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       386127                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       386127                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          906                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          906                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2477487                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2477487                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2477487                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2477487                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009679                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009679                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000117                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008189                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008189                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008189                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008189                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106889.931285                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106889.931285                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85605.511111                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85605.511111                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106842.721165                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106842.721165                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106842.721165                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106842.721165                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          810                       # number of writebacks
system.cpu5.dcache.writebacks::total              810                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        14213                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        14213                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14249                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14249                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14249                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14249                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6030                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6030                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6039                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6039                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6039                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6039                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    574509889                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    574509889                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       583146                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       583146                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    575093035                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    575093035                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    575093035                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    575093035                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002883                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002883                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002438                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002438                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002438                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002438                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95275.271808                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95275.271808                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64794                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64794                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95229.845173                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95229.845173                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95229.845173                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95229.845173                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               521.226940                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080581784                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2050439.817837                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.226940                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050043                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.835300                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1395307                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1395307                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1395307                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1395307                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1395307                       # number of overall hits
system.cpu6.icache.overall_hits::total        1395307                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8507224                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8507224                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8507224                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8507224                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8507224                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8507224                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1395357                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1395357                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1395357                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1395357                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1395357                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1395357                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 170144.480000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 170144.480000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 170144.480000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 170144.480000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 170144.480000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 170144.480000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6544859                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6544859                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6544859                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6544859                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6544859                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6544859                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 176888.081081                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 176888.081081                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 176888.081081                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 176888.081081                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 176888.081081                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 176888.081081                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8166                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178889680                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8422                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21240.759915                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.833915                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.166085                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893882                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106118                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       966644                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         966644                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       799281                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        799281                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2225                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2225                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1864                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1864                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1765925                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1765925                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1765925                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1765925                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20956                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20956                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          108                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21064                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21064                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21064                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21064                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2405149793                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2405149793                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8779075                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8779075                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2413928868                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2413928868                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2413928868                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2413928868                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       987600                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       987600                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       799389                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       799389                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1786989                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1786989                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1786989                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1786989                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021219                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021219                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000135                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000135                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011787                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011787                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011787                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011787                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114771.415967                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114771.415967                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81287.731481                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81287.731481                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114599.737372                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114599.737372                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114599.737372                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114599.737372                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1331                       # number of writebacks
system.cpu6.dcache.writebacks::total             1331                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12807                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12807                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           90                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12897                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12897                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12897                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12897                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8149                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8149                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8167                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8167                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8167                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8167                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    818573546                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    818573546                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1165371                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1165371                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    819738917                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    819738917                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    819738917                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    819738917                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008251                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008251                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004570                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004570                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004570                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004570                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 100450.797153                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100450.797153                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64742.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64742.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100372.097098                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100372.097098                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100372.097098                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100372.097098                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.744828                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1076050714                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2081336.003868                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.744828                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046065                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.818501                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1382887                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1382887                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1382887                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1382887                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1382887                       # number of overall hits
system.cpu7.icache.overall_hits::total        1382887                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.cpu7.icache.overall_misses::total           43                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7138658                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7138658                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7138658                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7138658                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7138658                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7138658                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1382930                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1382930                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1382930                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1382930                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1382930                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1382930                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000031                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000031                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 166015.302326                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 166015.302326                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 166015.302326                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 166015.302326                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 166015.302326                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 166015.302326                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6070173                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6070173                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6070173                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6070173                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6070173                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6070173                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173433.514286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173433.514286                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173433.514286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173433.514286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173433.514286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173433.514286                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6097                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               170151154                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6353                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26782.804030                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.562265                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.437735                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888915                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111085                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       972142                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         972142                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       821930                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        821930                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1933                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1933                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1891                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1794072                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1794072                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1794072                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1794072                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20851                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20851                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          266                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21117                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21117                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21117                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21117                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2548564950                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2548564950                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     29230243                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29230243                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2577795193                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2577795193                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2577795193                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2577795193                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       992993                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       992993                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       822196                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       822196                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1815189                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1815189                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1815189                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1815189                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.020998                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.020998                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000324                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011633                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011633                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011633                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011633                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 122227.468707                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 122227.468707                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 109888.131579                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 109888.131579                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 122072.036416                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 122072.036416                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 122072.036416                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 122072.036416                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2400                       # number of writebacks
system.cpu7.dcache.writebacks::total             2400                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14772                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14772                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          248                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        15020                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        15020                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        15020                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        15020                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6079                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6079                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6097                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6097                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6097                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6097                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    580255299                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    580255299                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1169129                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1169129                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    581424428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    581424428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    581424428                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    581424428                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006122                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006122                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003359                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003359                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003359                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003359                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95452.426221                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95452.426221                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64951.611111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64951.611111                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95362.379531                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95362.379531                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95362.379531                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95362.379531                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
