

================================================================
== Vitis HLS Report for 'pixel_unpack'
================================================================
* Date:           Sat Apr 29 15:19:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_unpack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  1.978 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_82   |pixel_unpack_Pipeline_VITIS_LOOP_85_9  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_unpack_Pipeline_VITIS_LOOP_68_7_fu_106  |pixel_unpack_Pipeline_VITIS_LOOP_68_7  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_130  |pixel_unpack_Pipeline_VITIS_LOOP_51_5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_unpack_Pipeline_VITIS_LOOP_40_4_fu_154  |pixel_unpack_Pipeline_VITIS_LOOP_40_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_178  |pixel_unpack_Pipeline_VITIS_LOOP_19_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     257|    560|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    242|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     330|    806|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                   |control_s_axi                          |        0|   0|   68|  104|    0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_178  |pixel_unpack_Pipeline_VITIS_LOOP_19_1  |        0|   0|  109|  150|    0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_40_4_fu_154  |pixel_unpack_Pipeline_VITIS_LOOP_40_4  |        0|   0|    2|   29|    0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_130  |pixel_unpack_Pipeline_VITIS_LOOP_51_5  |        0|   0|   30|  107|    0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_68_7_fu_106  |pixel_unpack_Pipeline_VITIS_LOOP_68_7  |        0|   0|   20|   85|    0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_82   |pixel_unpack_Pipeline_VITIS_LOOP_85_9  |        0|   0|   28|   85|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        0|   0|  257|  560|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_178_stream_out_24_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                                        |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  25|          5|    1|          5|
    |stream_in_32_TREADY_int_regslice   |  31|          6|    1|          6|
    |stream_out_24_TDATA_int_regslice   |  31|          6|   24|        144|
    |stream_out_24_TKEEP_int_regslice   |  31|          6|    3|         18|
    |stream_out_24_TLAST_int_regslice   |  31|          6|    1|          6|
    |stream_out_24_TSTRB_int_regslice   |  31|          6|    3|         18|
    |stream_out_24_TUSER_int_regslice   |  31|          6|    1|          6|
    |stream_out_24_TVALID_int_regslice  |  31|          6|    1|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 242|         47|   35|        209|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   4|   0|    4|          0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_178_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_40_4_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_68_7_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_82_ap_start_reg   |   1|   0|    1|          0|
    |mode_0_data_reg                                                |  32|   0|   32|          0|
    |mode_0_vld_reg                                                 |   0|   0|    1|          1|
    |mode_read_reg_202                                              |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  73|   0|   74|          1|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+-----------------------+-----+-----+--------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|            pixel_unpack|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|            pixel_unpack|  return value|
|stream_in_32_TDATA     |   in|   32|          axis|   stream_in_32_V_data_V|       pointer|
|stream_in_32_TVALID    |   in|    1|          axis|   stream_in_32_V_last_V|       pointer|
|stream_in_32_TREADY    |  out|    1|          axis|   stream_in_32_V_last_V|       pointer|
|stream_in_32_TLAST     |   in|    1|          axis|   stream_in_32_V_last_V|       pointer|
|stream_in_32_TKEEP     |   in|    4|          axis|   stream_in_32_V_keep_V|       pointer|
|stream_in_32_TSTRB     |   in|    4|          axis|   stream_in_32_V_strb_V|       pointer|
|stream_in_32_TUSER     |   in|    1|          axis|   stream_in_32_V_user_V|       pointer|
|stream_out_24_TDATA    |  out|   24|          axis|  stream_out_24_V_data_V|       pointer|
|stream_out_24_TVALID   |  out|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TREADY   |   in|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TLAST    |  out|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TKEEP    |  out|    3|          axis|  stream_out_24_V_keep_V|       pointer|
|stream_out_24_TSTRB    |  out|    3|          axis|  stream_out_24_V_strb_V|       pointer|
|stream_out_24_TUSER    |  out|    1|          axis|  stream_out_24_V_user_V|       pointer|
+-----------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [2/2] (1.00ns)   --->   "%mode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mode" [pixel_unpack/pixel_unpack.cpp:7]   --->   Operation 5 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [pixel_unpack/pixel_unpack.cpp:7]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [pixel_unpack/pixel_unpack.cpp:7]   --->   Operation 7 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_in_32_V_data_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in_32_V_keep_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in_32_V_strb_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_32_V_user_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_32_V_last_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 96, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %stream_out_24_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_out_24_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_out_24_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_24_V_user_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_24_V_last_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mode"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mode, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mode, void @empty_5, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%mode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mode" [pixel_unpack/pixel_unpack.cpp:7]   --->   Operation 23 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.95ns)   --->   "%switch_ln17 = switch i32 %mode_read, void %sw.epilog, i32 0, void %for.body8.preheader, i32 1, void %while.body30.preheader, i32 2, void %for.body58.preheader, i32 3, void %for.body99.preheader, i32 4, void %for.body141.preheader" [pixel_unpack/pixel_unpack.cpp:17]   --->   Operation 24 'switch' 'switch_ln17' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_22' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_85_9, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 26 'call' 'call_ln0' <Predicate = (mode_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_21' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_68_7, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 28 'call' 'call_ln0' <Predicate = (mode_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_20' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_51_5, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 30 'call' 'call_ln0' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_19' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_40_4, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 32 'call' 'call_ln0' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.97ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_19_1, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 34 'call' 'call_ln0' <Predicate = (mode_read == 0)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_85_9, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 35 'call' 'call_ln0' <Predicate = (mode_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 36 'br' 'br_ln0' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_68_7, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = (mode_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 38 'br' 'br_ln0' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_51_5, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 39 'call' 'call_ln0' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 40 'br' 'br_ln0' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_40_4, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 41 'call' 'call_ln0' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 42 'br' 'br_ln0' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (0.97ns)   --->   "%call_ln0 = call void @pixel_unpack_Pipeline_VITIS_LOOP_19_1, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V"   --->   Operation 43 'call' 'call_ln0' <Predicate = (mode_read == 0)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 44 'br' 'br_ln0' <Predicate = (mode_read == 0)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [pixel_unpack/pixel_unpack.cpp:104]   --->   Operation 45 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_32_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln7 (spectopmodule) [ 00000]
specinterface_ln7 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
mode_read         (read         ) [ 00110]
switch_ln17       (switch       ) [ 00000]
empty_22          (wait         ) [ 00000]
empty_21          (wait         ) [ 00000]
empty_20          (wait         ) [ 00000]
empty_19          (wait         ) [ 00000]
empty             (wait         ) [ 00000]
call_ln0          (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
call_ln0          (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
call_ln0          (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
call_ln0          (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
call_ln0          (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
ret_ln104         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_32_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_32_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_32_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_32_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_32_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mode">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_Pipeline_VITIS_LOOP_85_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_Pipeline_VITIS_LOOP_68_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_Pipeline_VITIS_LOOP_51_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_Pipeline_VITIS_LOOP_40_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_Pipeline_VITIS_LOOP_19_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="24" slack="0"/>
<pin id="90" dir="0" index="7" bw="3" slack="0"/>
<pin id="91" dir="0" index="8" bw="3" slack="0"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="0"/>
<pin id="94" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_pixel_unpack_Pipeline_VITIS_LOOP_68_7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="0" index="3" bw="4" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="0" index="6" bw="24" slack="0"/>
<pin id="114" dir="0" index="7" bw="3" slack="0"/>
<pin id="115" dir="0" index="8" bw="3" slack="0"/>
<pin id="116" dir="0" index="9" bw="1" slack="0"/>
<pin id="117" dir="0" index="10" bw="1" slack="0"/>
<pin id="118" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="4" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="24" slack="0"/>
<pin id="138" dir="0" index="7" bw="3" slack="0"/>
<pin id="139" dir="0" index="8" bw="3" slack="0"/>
<pin id="140" dir="0" index="9" bw="1" slack="0"/>
<pin id="141" dir="0" index="10" bw="1" slack="0"/>
<pin id="142" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_pixel_unpack_Pipeline_VITIS_LOOP_40_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="24" slack="0"/>
<pin id="162" dir="0" index="7" bw="3" slack="0"/>
<pin id="163" dir="0" index="8" bw="3" slack="0"/>
<pin id="164" dir="0" index="9" bw="1" slack="0"/>
<pin id="165" dir="0" index="10" bw="1" slack="0"/>
<pin id="166" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="24" slack="0"/>
<pin id="186" dir="0" index="7" bw="3" slack="0"/>
<pin id="187" dir="0" index="8" bw="3" slack="0"/>
<pin id="188" dir="0" index="9" bw="1" slack="0"/>
<pin id="189" dir="0" index="10" bw="1" slack="0"/>
<pin id="190" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="mode_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="82" pin=10"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="106" pin=8"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="106" pin=9"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="106" pin=10"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="130" pin=8"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="130" pin=9"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="154" pin=8"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="154" pin=9"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="154" pin=10"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="178" pin=9"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="205"><net_src comp="76" pin="2"/><net_sink comp="202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_24_V_data_V | {2 3 }
	Port: stream_out_24_V_keep_V | {2 3 }
	Port: stream_out_24_V_strb_V | {2 3 }
	Port: stream_out_24_V_user_V | {2 3 }
	Port: stream_out_24_V_last_V | {2 3 }
 - Input state : 
	Port: pixel_unpack : stream_in_32_V_data_V | {2 3 }
	Port: pixel_unpack : stream_in_32_V_keep_V | {2 3 }
	Port: pixel_unpack : stream_in_32_V_strb_V | {2 3 }
	Port: pixel_unpack : stream_in_32_V_user_V | {2 3 }
	Port: pixel_unpack : stream_in_32_V_last_V | {2 3 }
	Port: pixel_unpack : mode | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |  grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_82 |  4.764  |    25   |    27   |
|          | grp_pixel_unpack_Pipeline_VITIS_LOOP_68_7_fu_106 |  4.764  |    17   |    27   |
|   call   | grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_130 |  5.0026 |    25   |    38   |
|          | grp_pixel_unpack_Pipeline_VITIS_LOOP_40_4_fu_154 |    0    |    0    |    0    |
|          | grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_178 |  5.0026 |   181   |    46   |
|----------|--------------------------------------------------|---------|---------|---------|
|   read   |                  grp_read_fu_76                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  | 19.5332 |   248   |   138   |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|mode_read_reg_202|   32   |
+-----------------+--------+
|      Total      |   32   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   19   |   248  |   138  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   280  |   138  |
+-----------+--------+--------+--------+
