INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/src/1st_arch/multicycle_1st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multicycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/src/reset_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/sim/arch_1st_multicycle_cpu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_multicycle_cpu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_0_0/sim/arch_1st_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_1_0/sim/arch_1st_sim_clk_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_sim_clk_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_send_reset_0_0/sim/arch_1st_send_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_send_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_util_vector_logic_0_0/sim/arch_1st_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/sim/arch_1st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nowi74/OneDrive/cpuexcore/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/hdl/arch_1st_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arch_1st_wrapper
