
Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__res_generic_nd__hv and Circuit 2 cell sky130_fd_pr__res_generic_nd__hv are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_nd__hv is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_nd__hv is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_generic_nd__h |Circuit 2: sky130_fd_pr__res_generic_nd__h 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_generic_nd__hv and sky130_fd_pr__res_generic_nd__hv are equivalent.

Subcircuit summary:
Circuit 1: switch2n_3v3                    |Circuit 2: switch2n_3v3                    
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (6)           |sky130_fd_pr__pfet_g5v0d10v5 (6)           
sky130_fd_pr__nfet_g5v0d10v5 (6)           |sky130_fd_pr__nfet_g5v0d10v5 (6)           
sky130_fd_pr__res_generic_nd__hv (4)       |sky130_fd_pr__res_generic_nd__hv (4)       
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__res_generic_nd__hv:10 vs. sky130_fd_pr__res_generic_nd__hv:R2:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
sky130_fd_pr__res_generic_nd__hv:2 vs. sky130_fd_pr__res_generic_nd__hv:R1:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
sky130_fd_pr__res_generic_nd__hv:11 vs. sky130_fd_pr__res_generic_nd__hv:R3:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
sky130_fd_pr__res_generic_nd__hv:5 vs. sky130_fd_pr__res_generic_nd__hv:R4:
 l circuit1: 2.1   circuit2: 1   (delta=71%, cutoff=1%)
 w circuit1: 0.42   circuit2: 1   (delta=81.7%, cutoff=1%)
sky130_fd_pr__nfet_g5v0d10v5:6 vs. sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_g5v0d10v5:3 vs. sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_g5v0d10v5:7 vs. sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_g5v0d10v5:8 vs. sky130_fd_pr__nfet_g5v0d10v5:M9:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_g5v0d10v5:12 vs. sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_g5v0d10v5:1 vs. sky130_fd_pr__nfet_g5v0d10v5:M12:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)

Subcircuit pins:
Circuit 1: switch2n_3v3                    |Circuit 2: switch2n_3v3                    
-------------------------------------------|-------------------------------------------
DX                                         |DX                                         
VREFH                                      |VREFH                                      
VREFL                                      |VREFL                                      
VSS                                        |VSS                                        
DX_BUF                                     |DX_BUF                                     
VCC                                        |VCC                                        
VOUTL                                      |VOUTL                                      
VOUTH                                      |VOUTH                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch2n_3v3 and switch2n_3v3 are equivalent.

Cell switch_n_3v3 (0) disconnected node: m2_n6802_n990#
Cell switch_n_3v3 (0) disconnected node: m2_n6562_n990#
Cell switch_n_3v3 (0) disconnected node: D7
Cell switch_n_3v3 (0) disconnected node: D6
Cell switch_n_3v3 (0) disconnected node: D5
Cell switch_n_3v3 (0) disconnected node: D4
Cell switch_n_3v3 (0) disconnected node: m2_n6722_n990#
Cell switch_n_3v3 (0) disconnected node: D3
Cell switch_n_3v3 (0) disconnected node: D2
Cell switch_n_3v3 (0) disconnected node: m2_n6482_n990#
Cell switch_n_3v3 (0) disconnected node: m2_n6882_n990#
Cell switch_n_3v3 (0) disconnected node: m2_n6642_n990#
Subcircuit summary:
Circuit 1: switch_n_3v3                    |Circuit 2: switch_n_3v3                    
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (4)           |sky130_fd_pr__nfet_g5v0d10v5 (4)           
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: switch_n_3v3                    |Circuit 2: switch_n_3v3                    
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VCC                                        |VCC                                        
DX                                         |DX                                         
VREFL                                      |VREFL                                      
VREFH                                      |VREFH                                      
DX_BUF                                     |DX_BUF                                     
VOUT                                       |VOUT                                       
m2_n6802_n990#                             |(no matching pin)                          
m2_n6562_n990#                             |(no matching pin)                          
D7                                         |(no matching pin)                          
D6                                         |(no matching pin)                          
D5                                         |(no matching pin)                          
D4                                         |(no matching pin)                          
m2_n6722_n990#                             |(no matching pin)                          
D3                                         |(no matching pin)                          
D2                                         |(no matching pin)                          
m2_n6482_n990#                             |(no matching pin)                          
m2_n6882_n990#                             |(no matching pin)                          
m2_n6642_n990#                             |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch_n_3v3 and switch_n_3v3 are equivalent.
  Flattening non-matched subcircuits switch_n_3v3 switch_n_3v3
Flattening unmatched subcell x4_bit_dac in circuit x5_bit_dac (0)(2 instances)
Flattening unmatched subcell x3_bit_dac in circuit x5_bit_dac (0)(4 instances)
Flattening unmatched subcell x2_bit_dac in circuit x5_bit_dac (0)(8 instances)
Flattening unmatched subcell switch_n_3v3_v2 in circuit x5_bit_dac (0)(8 instances)
Flattening unmatched subcell 4_bit_dac in circuit 5_bit_dac (1)(2 instances)
Flattening unmatched subcell 3_bit_dac in circuit 5_bit_dac (1)(4 instances)
Flattening unmatched subcell 2_bit_dac in circuit 5_bit_dac (1)(8 instances)

Subcircuit summary:
Circuit 1: x5_bit_dac                      |Circuit 2: 5_bit_dac                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (60)          |sky130_fd_pr__nfet_g5v0d10v5 (60)          
sky130_fd_pr__pfet_g5v0d10v5 (60)          |sky130_fd_pr__pfet_g5v0d10v5 (60)          
switch2n_3v3 (8)                           |switch2n_3v3 (8)                           
Number of devices: 128                     |Number of devices: 128                     
Number of nets: 85                         |Number of nets: 85                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:2/3_bit_dac:1/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/3_bit_dac:2/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:2/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:2/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:0 vs. 4_bit_dac:1/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:5 vs. 4_bit_dac:1/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/3_bit_dac:2/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[1]/x3_bit_dac:3_bit_dac_0[1]/x2_bit_dac:2_bit_dac_0[1]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:4 vs. 4_bit_dac:2/3_bit_dac:2/2_bit_dac:3/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M1:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]//switch_n_3v3_1/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/3_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]//switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
x4_bit_dac:4_bit_dac_0[0]/x3_bit_dac:3_bit_dac_0[0]/x2_bit_dac:2_bit_dac_0[0]//switch_n_3v3_v2_0/sky130_fd_pr__nfet_g5v0d10v5:6 vs. 4_bit_dac:1/3_bit_dac:1/2_bit_dac:1/switch_n_3v3:2/sky130_fd_pr__nfet_g5v0d10v5:M3:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:5 vs. switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M5:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)
switch_n_3v3_0/sky130_fd_pr__nfet_g5v0d10v5:0 vs. switch_n_3v3:3/sky130_fd_pr__nfet_g5v0d10v5:M8:
 w circuit1: 0.5   circuit2: 1   (delta=66.7%, cutoff=1%)

Subcircuit pins:
Circuit 1: x5_bit_dac                      |Circuit 2: 5_bit_dac                       
-------------------------------------------|-------------------------------------------
VCC                                        |VCC                                        
VSS                                        |VSS                                        
D4                                         |D4                                         
D1                                         |D1                                         
D3                                         |D3                                         
D2                                         |D2                                         
D1_BUF                                     |D1_BUF                                     
D3_BUF                                     |D3_BUF                                     
D2_BUF                                     |D2_BUF                                     
D4_BUF                                     |D4_BUF                                     
VOUT                                       |VOUT                                       
VREFH                                      |VREFH                                      
D0_BUF                                     |D0_BUF                                     
D0                                         |D0                                         
VREFL                                      |VREFL                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes x5_bit_dac and 5_bit_dac are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 switch2n_3v3
 x5_bit_dac
