{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686920519778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686920519778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 22:01:59 2023 " "Processing started: Fri Jun 16 22:01:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686920519778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686920519778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686920519778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686920520237 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ctrlSig.v(12) " "Verilog HDL warning at ctrlSig.v(12): extended using \"x\" or \"z\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686920520308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ctrlSig.v(71) " "Verilog HDL warning at ctrlSig.v(71): extended using \"x\" or \"z\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686920520308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrlSig.v(93) " "Verilog HDL information at ctrlSig.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686920520309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm/ctrlsig.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm/ctrlsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalcontrol " "Found entity 1: signalcontrol" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520314 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneStep " "Found entity 2: oneStep" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520314 ""} { "Info" "ISGN_ENTITY_NAME" "3 signalunit " "Found entity 3: signalunit" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mdr MDR ARMCPU.v(165) " "Verilog HDL Declaration information at ARMCPU.v(165): object \"mdr\" differs only in case from object \"MDR\" in the same scope" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686920520317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "z Z ARMCPU.v(167) " "Verilog HDL Declaration information at ARMCPU.v(167): object \"z\" differs only in case from object \"Z\" in the same scope" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686920520317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C ARMCPU.v(167) " "Verilog HDL Declaration information at ARMCPU.v(167): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686920520317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm/armcpu.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm/armcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextmux " "Found entity 1: signextmux" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_1bit " "Found entity 2: register_1bit" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_4to16 " "Found entity 4: decoder_4to16" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""} { "Info" "ISGN_ENTITY_NAME" "5 registerfile " "Found entity 5: registerfile" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""} { "Info" "ISGN_ENTITY_NAME" "6 armreduced " "Found entity 6: armreduced" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520318 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(27) " "Verilog HDL warning at alu.v(27): extended using \"x\" or \"z\"" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686920520320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm/alu.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithUnit " "Found entity 1: ArithUnit" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520321 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUopdecoder " "Found entity 2: ALUopdecoder" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520321 ""} { "Info" "ISGN_ENTITY_NAME" "3 LogicUnit " "Found entity 3: LogicUnit" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520321 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU32bit " "Found entity 4: ALU32bit" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/arm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_System " "Found entity 1: ARM_System" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/txunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686920520330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686920520330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686920520330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/clkunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686920520333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686920520333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686920520333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/miniuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/rxunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/timer/timercounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/gpio/gpio.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520343 ""} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/GPIO/GPIO.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/decoder/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/alera_mem_dual_port/ram2port_inst_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dinle/code/assignment/assignmnet_2023_1/ca/termproject_multicycle/arm_system/alera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage1 ctrlSig.v(138) " "Verilog HDL Implicit Net warning at ctrlSig.v(138): created implicit net for \"stage1\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686920520353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_System " "Elaborating entity \"ARM_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686920520421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/ARM_System.v" "pll0" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686920520486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 9259 " "Parameter \"clk1_phase_shift\" = \"9259\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520487 ""}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686920520487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen_altpll " "Found entity 1: ALTPLL_clkgen_altpll" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen_altpll ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated " "Elaborating entity \"ALTPLL_clkgen_altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armreduced armreduced:arm_cpu " "Elaborating entity \"armreduced\" for hierarchy \"armreduced:arm_cpu\"" {  } { { "../ARM_System/ARM_System.v" "arm_cpu" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ARMCPU.v(275) " "Verilog HDL assignment warning at ARMCPU.v(275): truncated value with size 32 to match size of target (1)" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520562 "|ARM_System|armreduced:arm_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register armreduced:arm_cpu\|register:A_Register " "Elaborating entity \"register\" for hierarchy \"armreduced:arm_cpu\|register:A_Register\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "A_Register" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit armreduced:arm_cpu\|register_1bit:Z " "Elaborating entity \"register_1bit\" for hierarchy \"armreduced:arm_cpu\|register_1bit:Z\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "Z" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalunit armreduced:arm_cpu\|signalunit:SignalControl " "Elaborating entity \"signalunit\" for hierarchy \"armreduced:arm_cpu\|signalunit:SignalControl\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "SignalControl" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneStep armreduced:arm_cpu\|signalunit:SignalControl\|oneStep:Next_step " "Elaborating entity \"oneStep\" for hierarchy \"armreduced:arm_cpu\|signalunit:SignalControl\|oneStep:Next_step\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "Next_step" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalcontrol armreduced:arm_cpu\|signalunit:SignalControl\|signalcontrol:bring_if " "Elaborating entity \"signalcontrol\" for hierarchy \"armreduced:arm_cpu\|signalunit:SignalControl\|signalcontrol:bring_if\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "bring_if" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 9 ctrlSig.v(12) " "Verilog HDL assignment warning at ctrlSig.v(12): truncated value with size 20 to match size of target (9)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520580 "|ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bring_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 2 ctrlSig.v(13) " "Verilog HDL assignment warning at ctrlSig.v(13): truncated value with size 20 to match size of target (2)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520580 "|ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bring_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 5 ctrlSig.v(14) " "Verilog HDL assignment warning at ctrlSig.v(14): truncated value with size 20 to match size of target (5)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520580 "|ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bring_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 9 ctrlSig.v(71) " "Verilog HDL assignment warning at ctrlSig.v(71): truncated value with size 20 to match size of target (9)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520580 "|ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bring_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 2 ctrlSig.v(72) " "Verilog HDL assignment warning at ctrlSig.v(72): truncated value with size 20 to match size of target (2)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520580 "|ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bring_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 5 ctrlSig.v(73) " "Verilog HDL assignment warning at ctrlSig.v(73): truncated value with size 20 to match size of target (5)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ctrlSig.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520580 "|ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bring_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile armreduced:arm_cpu\|registerfile:RegisterFile " "Elaborating entity \"registerfile\" for hierarchy \"armreduced:arm_cpu\|registerfile:RegisterFile\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "RegisterFile" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 armreduced:arm_cpu\|registerfile:RegisterFile\|decoder_4to16:selecter " "Elaborating entity \"decoder_4to16\" for hierarchy \"armreduced:arm_cpu\|registerfile:RegisterFile\|decoder_4to16:selecter\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "selecter" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextmux armreduced:arm_cpu\|signextmux:Immidiate " "Elaborating entity \"signextmux\" for hierarchy \"armreduced:arm_cpu\|signextmux:Immidiate\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "Immidiate" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520609 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ARMCPU.v(8) " "Verilog HDL Always Construct warning at ARMCPU.v(8): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686920520611 "|ARM_System|armreduced:arm_cpu|signextmux:Immidiate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUopdecoder armreduced:arm_cpu\|ALUopdecoder:ALUopDecoder " "Elaborating entity \"ALUopdecoder\" for hierarchy \"armreduced:arm_cpu\|ALUopdecoder:ALUopDecoder\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "ALUopDecoder" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu.v(27) " "Verilog HDL assignment warning at alu.v(27): truncated value with size 32 to match size of target (3)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520613 "|ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32bit armreduced:arm_cpu\|ALU32bit:ALU " "Elaborating entity \"ALU32bit\" for hierarchy \"armreduced:arm_cpu\|ALU32bit:ALU\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "ALU" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/ARMCPU.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(60) " "Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686920520616 "|ARM_System|armreduced:arm_cpu|ALU32bit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit armreduced:arm_cpu\|ALU32bit:ALU\|LogicUnit:logicop " "Elaborating entity \"LogicUnit\" for hierarchy \"armreduced:arm_cpu\|ALU32bit:ALU\|LogicUnit:logicop\"" {  } { { "../ARM_System/ARM/alu.v" "logicop" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithUnit armreduced:arm_cpu\|ALU32bit:ALU\|ArithUnit:arithop " "Elaborating entity \"ArithUnit\" for hierarchy \"armreduced:arm_cpu\|ALU32bit:ALU\|ArithUnit:arithop\"" {  } { { "../ARM_System/ARM/alu.v" "arithop" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM/alu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/ARM_System.v" "Inst_Data_Mem" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520665 ""}  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686920520665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kkh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kkh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kkh2 " "Found entity 1: altsyncram_kkh2" {  } { { "db/altsyncram_kkh2.tdf" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System_Syn/db/altsyncram_kkh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686920520730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686920520730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kkh2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_kkh2:auto_generated " "Elaborating entity \"altsyncram_kkh2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_kkh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/ARM_System.v" "Decoder" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/ARM_System.v" "Timer" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/ARM_System.v" "UART" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/ARM_System.v" "uGPIO" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/ARM_System.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686920520759 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1686920522331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686920524240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686920525217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System_Syn/ARM_System.map.smsg " "Generated suppressed messages file C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System_Syn/ARM_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686920525360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686920525661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686920525661 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1686920525794 ""}  } { { "db/altpll_clkgen_altpll.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1686920525794 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1686920525818 ""}  } { { "db/altpll_clkgen_altpll.v" "" { Text "C:/Users/dinle/Code/Assignment/Assignmnet_2023_1/CA/TermProject_Multicycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 75 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1686920525818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2182 " "Implemented 2182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686920526014 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686920526014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2040 " "Implemented 2040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686920526014 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686920526014 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1686920526014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686920526014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686920526055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 22:02:06 2023 " "Processing ended: Fri Jun 16 22:02:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686920526055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686920526055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686920526055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686920526055 ""}
