Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:02 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                         14.5218                     7.4069 &   9.4069 r
  la_data_in[12] (net)                                   2   0.5038 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   9.4069 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -14.5354  14.5354   0.9500  -8.9918  -9.1733 &   0.2336 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3132   0.9500           -0.1236 &   0.1100 r
  mprj/buf_i[140] (net)                                  1   0.0038 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3132   0.9500   0.0000   0.0001 &   0.1101 r
  data arrival time                                                                                                  0.1101

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5803   1.0500   0.0000   2.0652 &   7.8809 r
  clock reconvergence pessimism                                                                           0.0000     7.8809
  clock uncertainty                                                                                       0.1000     7.9809
  library hold time                                                                     1.0000            0.2660     8.2469
  data required time                                                                                                 8.2469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2469
  data arrival time                                                                                                 -0.1101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3753 
  total derate : arrival time                                                                             0.4696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8449 

  slack (with derating applied) (VIOLATED)                                                               -8.1368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2919 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          9.8852                     5.0438 &   7.0438 r
  la_data_in[22] (net)                                   2   0.3425 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0438 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.4466   9.8936   0.9500  -4.8357  -4.9061 &   2.1377 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2576   0.9500            0.0889 &   2.2266 r
  mprj/buf_i[150] (net)                                  1   0.0052 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.2576   0.9500  -0.0009  -0.0009 &   2.2257 r
  data arrival time                                                                                                  2.2257

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6674   1.0500   0.0000   2.5009 &   8.3166 r
  clock reconvergence pessimism                                                                           0.0000     8.3166
  clock uncertainty                                                                                       0.1000     8.4166
  library hold time                                                                     1.0000            0.2676     8.6843
  data required time                                                                                                 8.6843
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6843
  data arrival time                                                                                                 -2.2257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3960 
  total derate : arrival time                                                                             0.2555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6516 

  slack (with derating applied) (VIOLATED)                                                               -6.4586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8070 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             9.7960                     5.0008 &   7.0008 r
  la_oenb[20] (net)                                      2   0.3395 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0008 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.3170   9.8040   0.9500  -4.7607  -4.8318 &   2.1689 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2579   0.9500            0.0941 &   2.2630 r
  mprj/buf_i[84] (net)                                   1   0.0056 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2579   0.9500   0.0000   0.0001 &   2.2631 r
  data arrival time                                                                                                  2.2631

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6253   1.0500   0.0000   2.3757 &   8.1914 r
  clock reconvergence pessimism                                                                           0.0000     8.1914
  clock uncertainty                                                                                       0.1000     8.2914
  library hold time                                                                     1.0000            0.2676     8.5590
  data required time                                                                                                 8.5590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5590
  data arrival time                                                                                                 -2.2631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3901 
  total derate : arrival time                                                                             0.2518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6418 

  slack (with derating applied) (VIOLATED)                                                               -6.2959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6541 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             9.6682                     4.9307 &   6.9307 r
  la_oenb[21] (net)                                      2   0.3349 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9307 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0992   9.6768   0.9500  -4.1057  -4.1414 &   2.7894 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2552   0.9500            0.0984 &   2.8878 r
  mprj/buf_i[85] (net)                                   1   0.0053 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0107   0.2552   0.9500  -0.0009  -0.0008 &   2.8870 r
  data arrival time                                                                                                  2.8870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6674   1.0500   0.0000   2.5013 &   8.3170 r
  clock reconvergence pessimism                                                                           0.0000     8.3170
  clock uncertainty                                                                                       0.1000     8.4170
  library hold time                                                                     1.0000            0.2677     8.6847
  data required time                                                                                                 8.6847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6847
  data arrival time                                                                                                 -2.8870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3960 
  total derate : arrival time                                                                             0.2194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6155 

  slack (with derating applied) (VIOLATED)                                                               -5.7977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1822 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                             10.8496                     5.5240 &   7.5240 r
  la_oenb[7] (net)                                       2   0.3756 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5240 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -9.1160  10.8608   0.9500  -5.1760  -5.2277 &   2.2963 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2655   0.9500            0.0435 &   2.3398 r
  mprj/buf_i[71] (net)                                   1   0.0039 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2655   0.9500   0.0000   0.0001 &   2.3399 r
  data arrival time                                                                                                  2.3399

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5946   1.0500   0.0000   1.9326 &   7.7483 r
  clock reconvergence pessimism                                                                           0.0000     7.7483
  clock uncertainty                                                                                       0.1000     7.8483
  library hold time                                                                     1.0000            0.2674     8.1157
  data required time                                                                                                 8.1157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1157
  data arrival time                                                                                                 -2.3399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3690 
  total derate : arrival time                                                                             0.2720 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6410 

  slack (with derating applied) (VIOLATED)                                                               -5.7758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1349 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                            10.2761                     5.2354 &   7.2354 r
  la_oenb[11] (net)                                      2   0.3558 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.2354 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.0305  10.2857   0.9500  -4.6558  -4.6990 &   2.5364 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2553   0.9500            0.0651 &   2.6015 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2553   0.9500   0.0000   0.0001 &   2.6016 r
  data arrival time                                                                                                  2.6016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6062   1.0500   0.0000   2.1749 &   7.9906 r
  clock reconvergence pessimism                                                                           0.0000     7.9906
  clock uncertainty                                                                                       0.1000     8.0906
  library hold time                                                                     1.0000            0.2677     8.3583
  data required time                                                                                                 8.3583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3583
  data arrival time                                                                                                 -2.6016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3805 
  total derate : arrival time                                                                             0.2462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6267 

  slack (with derating applied) (VIOLATED)                                                               -5.7567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1300 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                         10.5074                     5.3619 &   7.3619 r
  la_data_in[26] (net)                                   2   0.3642 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.3619 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.4816  10.5166   0.9500  -4.3029  -4.3272 &   3.0347 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3265   0.9500            0.1215 &   3.1562 r
  mprj/buf_i[154] (net)                                  2   0.0239 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1795   0.3265   0.9500  -0.0818  -0.0851 &   3.0711 r
  data arrival time                                                                                                  3.0711

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6183 &   8.4340 r
  clock reconvergence pessimism                                                                           0.0000     8.4340
  clock uncertainty                                                                                       0.1000     8.5340
  library hold time                                                                     1.0000            0.2656     8.7997
  data required time                                                                                                 8.7997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7997
  data arrival time                                                                                                 -3.0711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4016 
  total derate : arrival time                                                                             0.2357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6373 

  slack (with derating applied) (VIOLATED)                                                               -5.7285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0912 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                             11.9872                     6.0899 &   8.0899 r
  la_oenb[4] (net)                                       2   0.4146 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.0899 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -10.2876  12.0024   0.9500  -5.7422  -5.7802 &   2.3096 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2862   0.9500            0.0011 &   2.3108 r
  mprj/buf_i[68] (net)                                   1   0.0054 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0171   0.2862   0.9500  -0.0070  -0.0073 &   2.3035 r
  data arrival time                                                                                                  2.3035

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8268 &   7.6425 r
  clock reconvergence pessimism                                                                           0.0000     7.6425
  clock uncertainty                                                                                       0.1000     7.7425
  library hold time                                                                     1.0000            0.2668     8.0093
  data required time                                                                                                 8.0093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0093
  data arrival time                                                                                                 -2.3035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3639 
  total derate : arrival time                                                                             0.3006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6646 

  slack (with derating applied) (VIOLATED)                                                               -5.7058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0412 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             9.9485                     5.0710 &   7.0710 r
  la_oenb[25] (net)                                      2   0.3445 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0710 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0043   9.9577   0.9500  -4.0508  -4.0719 &   2.9990 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3070   0.9500            0.1329 &   3.1320 r
  mprj/buf_i[89] (net)                                   2   0.0197 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0816   0.3070   0.9500  -0.0390  -0.0401 &   3.0918 r
  data arrival time                                                                                                  3.0918

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6710   1.0500   0.0000   2.6062 &   8.4219 r
  clock reconvergence pessimism                                                                           0.0000     8.4219
  clock uncertainty                                                                                       0.1000     8.5219
  library hold time                                                                     1.0000            0.2662     8.7881
  data required time                                                                                                 8.7881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7881
  data arrival time                                                                                                 -3.0918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4010 
  total derate : arrival time                                                                             0.2211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6221 

  slack (with derating applied) (VIOLATED)                                                               -5.6963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0742 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          9.5965                     4.9098 &   6.9098 r
  la_data_in[21] (net)                                   2   0.3331 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.9098 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.9700   9.6030   0.9500  -4.0435  -4.0908 &   2.8190 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2595   0.9500            0.1066 &   2.9256 r
  mprj/buf_i[149] (net)                                  1   0.0068 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2595   0.9500   0.0000   0.0001 &   2.9257 r
  data arrival time                                                                                                  2.9257

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6206   1.0500   0.0000   2.4197 &   8.2354 r
  clock reconvergence pessimism                                                                           0.0000     8.2354
  clock uncertainty                                                                                       0.1000     8.3354
  library hold time                                                                     1.0000            0.2676     8.6030
  data required time                                                                                                 8.6030
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6030
  data arrival time                                                                                                 -2.9257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3922 
  total derate : arrival time                                                                             0.2159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6081 

  slack (with derating applied) (VIOLATED)                                                               -5.6772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0691 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          9.9811                     5.0889 &   7.0889 r
  la_data_in[24] (net)                                   2   0.3457 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0889 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.7542   9.9901   0.9500  -3.9363  -3.9520 &   3.1370 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2945   0.9500            0.1195 &   3.2564 r
  mprj/buf_i[152] (net)                                  2   0.0150 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1186   0.2945   0.9500  -0.0546  -0.0568 &   3.1996 r
  data arrival time                                                                                                  3.1996

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6690   1.0500   0.0000   2.5360 &   8.3517 r
  clock reconvergence pessimism                                                                           0.0000     8.3517
  clock uncertainty                                                                                       0.1000     8.4517
  library hold time                                                                     1.0000            0.2666     8.7183
  data required time                                                                                                 8.7183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7183
  data arrival time                                                                                                 -3.1996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5187

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3977 
  total derate : arrival time                                                                             0.2154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6131 

  slack (with derating applied) (VIOLATED)                                                               -5.5187 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9056 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          9.8594                     5.0119 &   7.0119 r
  la_data_in[27] (net)                                   2   0.3409 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0119 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.5975   9.8704   0.9500  -3.7614  -3.7556 &   3.2563 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3103   0.9500            0.1406 &   3.3969 r
  mprj/buf_i[155] (net)                                  2   0.0213 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0587   0.3103   0.9500  -0.0294  -0.0300 &   3.3669 r
  data arrival time                                                                                                  3.3669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6588 &   8.4745 r
  clock reconvergence pessimism                                                                           0.0000     8.4745
  clock uncertainty                                                                                       0.1000     8.5745
  library hold time                                                                     1.0000            0.2661     8.8406
  data required time                                                                                                 8.8406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8406
  data arrival time                                                                                                 -3.3669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4035 
  total derate : arrival time                                                                             0.2072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6107 

  slack (with derating applied) (VIOLATED)                                                               -5.4737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8629 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                            10.1895                     5.1570 &   7.1570 r
  la_oenb[37] (net)                                      2   0.3514 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1570 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.2312  10.2045   0.9500  -4.0181  -3.9938 &   3.1632 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2860   0.9500            0.0996 &   3.2628 r
  mprj/buf_i[101] (net)                                  2   0.0118 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2860   0.9500   0.0000   0.0004 &   3.2632 r
  data arrival time                                                                                                  3.2632

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6655   1.0500   0.0000   2.4895 &   8.3052 r
  clock reconvergence pessimism                                                                           0.0000     8.3052
  clock uncertainty                                                                                       0.1000     8.4052
  library hold time                                                                     1.0000            0.2668     8.6720
  data required time                                                                                                 8.6720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6720
  data arrival time                                                                                                 -3.2632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3955 
  total derate : arrival time                                                                             0.2180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6135 

  slack (with derating applied) (VIOLATED)                                                               -5.4088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7953 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             9.8358                     5.0052 &   7.0052 r
  la_oenb[26] (net)                                      2   0.3403 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0052 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.3271   9.8459   0.9500  -3.6952  -3.6916 &   3.3136 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3133   0.9500            0.1447 &   3.4583 r
  mprj/buf_i[90] (net)                                   2   0.0225 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0914   0.3133   0.9500  -0.0448  -0.0461 &   3.4121 r
  data arrival time                                                                                                  3.4121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6713   1.0500   0.0000   2.6338 &   8.4496 r
  clock reconvergence pessimism                                                                           0.0000     8.4496
  clock uncertainty                                                                                       0.1000     8.5496
  library hold time                                                                     1.0000            0.2660     8.8156
  data required time                                                                                                 8.8156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8156
  data arrival time                                                                                                 -3.4121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4024 
  total derate : arrival time                                                                             0.2046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6069 

  slack (with derating applied) (VIOLATED)                                                               -5.4034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7965 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                            10.5169                     5.3458 &   7.3458 r
  la_oenb[22] (net)                                      2   0.3637 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.3458 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.1513  10.5287   0.9500  -4.1119  -4.1079 &   3.2379 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2634   0.9500            0.0596 &   3.2976 r
  mprj/buf_i[86] (net)                                   1   0.0045 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2634   0.9500   0.0000   0.0001 &   3.2976 r
  data arrival time                                                                                                  3.2976

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6675   1.0500   0.0000   2.5036 &   8.3193 r
  clock reconvergence pessimism                                                                           0.0000     8.3193
  clock uncertainty                                                                                       0.1000     8.4193
  library hold time                                                                     1.0000            0.2675     8.6868
  data required time                                                                                                 8.6868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6868
  data arrival time                                                                                                 -3.2976
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3962 
  total derate : arrival time                                                                             0.2198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6159 

  slack (with derating applied) (VIOLATED)                                                               -5.3891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7732 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             9.6598                     4.9132 &   6.9132 r
  la_oenb[23] (net)                                      2   0.3341 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9132 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.2912   9.6699   0.9500  -3.6408  -3.6367 &   3.2764 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2674   0.9500            0.1107 &   3.3871 r
  mprj/buf_i[87] (net)                                   1   0.0087 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0393   0.2675   0.9500  -0.0186  -0.0192 &   3.3680 r
  data arrival time                                                                                                  3.3680

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6688   1.0500   0.0000   2.5328 &   8.3485 r
  clock reconvergence pessimism                                                                           0.0000     8.3485
  clock uncertainty                                                                                       0.1000     8.4485
  library hold time                                                                     1.0000            0.2673     8.7158
  data required time                                                                                                 8.7158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7158
  data arrival time                                                                                                 -3.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3975 
  total derate : arrival time                                                                             0.1986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5962 

  slack (with derating applied) (VIOLATED)                                                               -5.3479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7517 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                            10.3942                     5.2755 &   7.2755 r
  la_oenb[35] (net)                                      2   0.3591 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.2755 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.8871  10.4071   0.9500  -3.9742  -3.9577 &   3.3177 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2716   0.9500            0.0744 &   3.3922 r
  mprj/buf_i[99] (net)                                   1   0.0072 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0499   0.2716   0.9500  -0.0232  -0.0241 &   3.3681 r
  data arrival time                                                                                                  3.3681

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6668   1.0500   0.0000   2.4889 &   8.3046 r
  clock reconvergence pessimism                                                                           0.0000     8.3046
  clock uncertainty                                                                                       0.1000     8.4046
  library hold time                                                                     1.0000            0.2672     8.6719
  data required time                                                                                                 8.6719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6719
  data arrival time                                                                                                 -3.3681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3955 
  total derate : arrival time                                                                             0.2151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6106 

  slack (with derating applied) (VIOLATED)                                                               -5.3038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6932 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          9.5628                     4.8688 &   6.8688 r
  la_data_in[25] (net)                                   2   0.3309 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8688 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9628   9.5722   0.9500  -3.5275  -3.5277 &   3.3411 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3004   0.9500            0.1474 &   3.4885 r
  mprj/buf_i[153] (net)                                  2   0.0192 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0738   0.3004   0.9500  -0.0345  -0.0354 &   3.4531 r
  data arrival time                                                                                                  3.4531

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6701   1.0500   0.0000   2.5693 &   8.3851 r
  clock reconvergence pessimism                                                                           0.0000     8.3851
  clock uncertainty                                                                                       0.1000     8.4851
  library hold time                                                                     1.0000            0.2664     8.7514
  data required time                                                                                                 8.7514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7514
  data arrival time                                                                                                 -3.4531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3993 
  total derate : arrival time                                                                             0.1952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5945 

  slack (with derating applied) (VIOLATED)                                                               -5.2984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7039 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                            10.0057                     5.0982 &   7.0982 r
  la_oenb[13] (net)                                      2   0.3465 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0982 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0161  10.0152   0.9500  -4.0781  -4.0980 &   3.0002 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2893   0.9500            0.1131 &   3.1133 r
  mprj/buf_i[77] (net)                                   2   0.0134 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2893   0.9500   0.0000   0.0004 &   3.1138 r
  data arrival time                                                                                                  3.1138

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6127   1.0500   0.0000   2.2257 &   8.0414 r
  clock reconvergence pessimism                                                                           0.0000     8.0414
  clock uncertainty                                                                                       0.1000     8.1414
  library hold time                                                                     1.0000            0.2667     8.4081
  data required time                                                                                                 8.4081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4081
  data arrival time                                                                                                 -3.1138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3829 
  total derate : arrival time                                                                             0.2196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6025 

  slack (with derating applied) (VIOLATED)                                                               -5.2943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6918 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          9.5536                     4.8746 &   6.8746 r
  la_data_in[23] (net)                                   2   0.3310 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8746 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.0632   9.5616   0.9500  -3.5706  -3.5826 &   3.2920 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2545   0.9500            0.1041 &   3.3961 r
  mprj/buf_i[151] (net)                                  1   0.0056 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2545   0.9500   0.0000   0.0002 &   3.3963 r
  data arrival time                                                                                                  3.3963

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6677   1.0500   0.0000   2.5070 &   8.3227 r
  clock reconvergence pessimism                                                                           0.0000     8.3227
  clock uncertainty                                                                                       0.1000     8.4227
  library hold time                                                                     1.0000            0.2677     8.6904
  data required time                                                                                                 8.6904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6904
  data arrival time                                                                                                 -3.3963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3963 
  total derate : arrival time                                                                             0.1928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5891 

  slack (with derating applied) (VIOLATED)                                                               -5.2941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7050 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                          10.7673                     5.4865 &   7.4865 r
  la_data_in[8] (net)                                    2   0.3729 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.4865 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.0154  10.7778   0.9500  -4.5801  -4.6048 &   2.8817 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2690   0.9500            0.0515 &   2.9331 r
  mprj/buf_i[136] (net)                                  1   0.0051 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2690   0.9500   0.0000   0.0001 &   2.9332 r
  data arrival time                                                                                                  2.9332

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5623   1.0500   0.0000   1.9950 &   7.8107 r
  clock reconvergence pessimism                                                                           0.0000     7.8107
  clock uncertainty                                                                                       0.1000     7.9107
  library hold time                                                                     1.0000            0.2673     8.1780
  data required time                                                                                                 8.1780
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1780
  data arrival time                                                                                                 -2.9332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3719 
  total derate : arrival time                                                                             0.2425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6144 

  slack (with derating applied) (VIOLATED)                                                               -5.2448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6303 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                            10.2441                     5.1936 &   7.1936 r
  la_oenb[41] (net)                                      2   0.3537 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1936 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.5812  10.2575   0.9500  -3.7365  -3.7052 &   3.4884 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2992   0.9500            0.1095 &   3.5979 r
  mprj/buf_i[105] (net)                                  2   0.0154 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0561   0.2992   0.9500  -0.0262  -0.0270 &   3.5708 r
  data arrival time                                                                                                  3.5708

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6704   1.0500   0.0000   2.5796 &   8.3953 r
  clock reconvergence pessimism                                                                           0.0000     8.3953
  clock uncertainty                                                                                       0.1000     8.4953
  library hold time                                                                     1.0000            0.2664     8.7617
  data required time                                                                                                 8.7617
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7617
  data arrival time                                                                                                 -3.5708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3998 
  total derate : arrival time                                                                             0.2054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6052 

  slack (with derating applied) (VIOLATED)                                                               -5.1909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5857 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             6.1631                     3.1324 &   5.1324 r
  la_oenb[18] (net)                                      2   0.2125 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1324 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6681   6.1690   0.9500  -2.1408  -2.1378 &   2.9946 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2099   0.9500            0.2466 &   3.2412 r
  mprj/buf_i[82] (net)                                   1   0.0056 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2099   0.9500   0.0000   0.0002 &   3.2414 r
  data arrival time                                                                                                  3.2414

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6161   1.0500   0.0000   2.2067 &   8.0224 r
  clock reconvergence pessimism                                                                           0.0000     8.0224
  clock uncertainty                                                                                       0.1000     8.1224
  library hold time                                                                     1.0000            0.2668     8.3892
  data required time                                                                                                 8.3892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3892
  data arrival time                                                                                                 -3.2414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3820 
  total derate : arrival time                                                                             0.1258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5078 

  slack (with derating applied) (VIOLATED)                                                               -5.1479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6401 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                            10.5333                     5.3424 &   7.3424 r
  la_oenb[36] (net)                                      2   0.3638 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.3424 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.7380  10.5471   0.9500  -3.8939  -3.8645 &   3.4779 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2619   0.9500            0.0573 &   3.5352 r
  mprj/buf_i[100] (net)                                  1   0.0041 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2619   0.9500   0.0000   0.0002 &   3.5354 r
  data arrival time                                                                                                  3.5354

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6655   1.0500   0.0000   2.4932 &   8.3089 r
  clock reconvergence pessimism                                                                           0.0000     8.3089
  clock uncertainty                                                                                       0.1000     8.4089
  library hold time                                                                     1.0000            0.2675     8.6764
  data required time                                                                                                 8.6764
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6764
  data arrival time                                                                                                 -3.5354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3957 
  total derate : arrival time                                                                             0.2095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6052 

  slack (with derating applied) (VIOLATED)                                                               -5.1410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5358 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                         10.1465                     5.1703 &   7.1703 r
  la_data_in[16] (net)                                   2   0.3514 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.1703 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1038  10.1560   0.9500  -3.7763  -3.7756 &   3.3947 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2627   0.9500            0.0795 &   3.4742 r
  mprj/buf_i[144] (net)                                  1   0.0057 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0379   0.2627   0.9500  -0.0166  -0.0173 &   3.4569 r
  data arrival time                                                                                                  3.4569

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6223   1.0500   0.0000   2.4027 &   8.2184 r
  clock reconvergence pessimism                                                                           0.0000     8.2184
  clock uncertainty                                                                                       0.1000     8.3184
  library hold time                                                                     1.0000            0.2675     8.5859
  data required time                                                                                                 8.5859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5859
  data arrival time                                                                                                 -3.4569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3914 
  total derate : arrival time                                                                             0.2038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5952 

  slack (with derating applied) (VIOLATED)                                                               -5.1290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5338 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          9.5963                     4.8949 &   6.8949 r
  la_data_in[17] (net)                                   2   0.3324 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8949 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9479   9.6045   0.9500  -3.6863  -3.7020 &   3.1929 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2518   0.9500            0.0991 &   3.2921 r
  mprj/buf_i[145] (net)                                  1   0.0047 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2518   0.9500   0.0000   0.0002 &   3.2922 r
  data arrival time                                                                                                  3.2922

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6094   1.0500   0.0000   2.1899 &   8.0056 r
  clock reconvergence pessimism                                                                           0.0000     8.0056
  clock uncertainty                                                                                       0.1000     8.1056
  library hold time                                                                     1.0000            0.2678     8.3734
  data required time                                                                                                 8.3734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3734
  data arrival time                                                                                                 -3.2922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3812 
  total derate : arrival time                                                                             0.1984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5796 

  slack (with derating applied) (VIOLATED)                                                               -5.0812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5016 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                          12.9957                     6.6072 &   8.6072 r
  la_data_in[0] (net)                                    2   0.4498 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.6072 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -10.9141  13.0119   0.9500  -6.0432  -6.0689 &   2.5383 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3045   0.9500           -0.0400 &   2.4983 r
  mprj/buf_i[128] (net)                                  1   0.0067 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3045   0.9500   0.0000   0.0002 &   2.4985 r
  data arrival time                                                                                                  2.4985

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4333   1.0500   0.0000   1.3968 &   7.2125 r
  clock reconvergence pessimism                                                                           0.0000     7.2125
  clock uncertainty                                                                                       0.1000     7.3125
  library hold time                                                                     1.0000            0.2663     7.5788
  data required time                                                                                                 7.5788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5788
  data arrival time                                                                                                 -2.4985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3435 
  total derate : arrival time                                                                             0.3186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6621 

  slack (with derating applied) (VIOLATED)                                                               -5.0803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4182 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                         10.0238                     5.1065 &   7.1065 r
  la_data_in[15] (net)                                   2   0.3470 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.1065 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3231  10.0334   0.9500  -3.8061  -3.8097 &   3.2968 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2630   0.9500            0.0865 &   3.3833 r
  mprj/buf_i[143] (net)                                  1   0.0062 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2630   0.9500   0.0000   0.0001 &   3.3835 r
  data arrival time                                                                                                  3.3835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6131   1.0500   0.0000   2.2244 &   8.0401 r
  clock reconvergence pessimism                                                                           0.0000     8.0401
  clock uncertainty                                                                                       0.1000     8.1401
  library hold time                                                                     1.0000            0.2675     8.4075
  data required time                                                                                                 8.4075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4075
  data arrival time                                                                                                 -3.3835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3829 
  total derate : arrival time                                                                             0.2047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5876 

  slack (with derating applied) (VIOLATED)                                                               -5.0241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4365 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                         10.3258                     5.2670 &   7.2670 r
  la_data_in[13] (net)                                   2   0.3578 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2670 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3797  10.3349   0.9500  -3.9113  -3.9190 &   3.3480 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2565   0.9500            0.0636 &   3.4116 r
  mprj/buf_i[141] (net)                                  1   0.0033 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2565   0.9500   0.0000   0.0001 &   3.4116 r
  data arrival time                                                                                                  3.4116

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6130   1.0500   0.0000   2.2248 &   8.0405 r
  clock reconvergence pessimism                                                                           0.0000     8.0405
  clock uncertainty                                                                                       0.1000     8.1405
  library hold time                                                                     1.0000            0.2677     8.4082
  data required time                                                                                                 8.4082
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4082
  data arrival time                                                                                                 -3.4116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3829 
  total derate : arrival time                                                                             0.2088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5917 

  slack (with derating applied) (VIOLATED)                                                               -4.9965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4049 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             9.9983                     5.1026 &   7.1026 r
  la_oenb[19] (net)                                      2   0.3465 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1026 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.2507  10.0067   0.9500  -3.6578  -3.6682 &   3.4344 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2617   0.9500            0.0867 &   3.5211 r
  mprj/buf_i[83] (net)                                   1   0.0059 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2617   0.9500   0.0000   0.0002 &   3.5213 r
  data arrival time                                                                                                  3.5213

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6301   1.0500   0.0000   2.2927 &   8.1084 r
  clock reconvergence pessimism                                                                           0.0000     8.1084
  clock uncertainty                                                                                       0.1000     8.2084
  library hold time                                                                     1.0000            0.2675     8.4760
  data required time                                                                                                 8.4760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4760
  data arrival time                                                                                                 -3.5213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3861 
  total derate : arrival time                                                                             0.1965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5827 

  slack (with derating applied) (VIOLATED)                                                               -4.9546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3720 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             9.5231                     4.8514 &   6.8514 r
  la_oenb[16] (net)                                      2   0.3296 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.8514 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6631   9.5320   0.9500  -3.5141  -3.5177 &   3.3337 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2510   0.9500            0.1023 &   3.4360 r
  mprj/buf_i[80] (net)                                   1   0.0047 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2510   0.9500   0.0000   0.0002 &   3.4362 r
  data arrival time                                                                                                  3.4362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6137   1.0500   0.0000   2.2071 &   8.0228 r
  clock reconvergence pessimism                                                                           0.0000     8.0228
  clock uncertainty                                                                                       0.1000     8.1228
  library hold time                                                                     1.0000            0.2678     8.3906
  data required time                                                                                                 8.3906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3906
  data arrival time                                                                                                 -3.4362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3820 
  total derate : arrival time                                                                             0.1902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5722 

  slack (with derating applied) (VIOLATED)                                                               -4.9544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3822 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             9.6439                     4.9065 &   6.9065 r
  la_oenb[15] (net)                                      2   0.3336 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9065 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6826   9.6539   0.9500  -3.5058  -3.4989 &   3.4076 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2784   0.9500            0.1222 &   3.5298 r
  mprj/buf_i[79] (net)                                   1   0.0118 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0715   0.2784   0.9500  -0.0360  -0.0374 &   3.4924 r
  data arrival time                                                                                                  3.4924

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6129   1.0500   0.0000   2.2249 &   8.0406 r
  clock reconvergence pessimism                                                                           0.0000     8.0406
  clock uncertainty                                                                                       0.1000     8.1406
  library hold time                                                                     1.0000            0.2670     8.4076
  data required time                                                                                                 8.4076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4076
  data arrival time                                                                                                 -3.4924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3829 
  total derate : arrival time                                                                             0.1931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5760 

  slack (with derating applied) (VIOLATED)                                                               -4.9152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3392 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             9.8567                     5.0186 &   7.0186 r
  la_oenb[12] (net)                                      2   0.3411 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0186 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6924   9.8664   0.9500  -3.5902  -3.5862 &   3.4324 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2583   0.9500            0.0911 &   3.5235 r
  mprj/buf_i[76] (net)                                   1   0.0055 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2583   0.9500   0.0000   0.0002 &   3.5238 r
  data arrival time                                                                                                  3.5238

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5952   1.0500   0.0000   2.1257 &   7.9414 r
  clock reconvergence pessimism                                                                           0.0000     7.9414
  clock uncertainty                                                                                       0.1000     8.0414
  library hold time                                                                     1.0000            0.2676     8.3090
  data required time                                                                                                 8.3090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3090
  data arrival time                                                                                                 -3.5238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3782 
  total derate : arrival time                                                                             0.1940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5721 

  slack (with derating applied) (VIOLATED)                                                               -4.7852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2131 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             9.7041                     4.9223 &   6.9223 r
  la_oenb[14] (net)                                      2   0.3350 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9223 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.5866   9.7164   0.9500  -3.4404  -3.4146 &   3.5078 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2660   0.9500            0.1068 &   3.6146 r
  mprj/buf_i[78] (net)                                   1   0.0082 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2660   0.9500   0.0000   0.0003 &   3.6149 r
  data arrival time                                                                                                  3.6149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6137   1.0500   0.0000   2.2070 &   8.0227 r
  clock reconvergence pessimism                                                                           0.0000     8.0227
  clock uncertainty                                                                                       0.1000     8.1227
  library hold time                                                                     1.0000            0.2674     8.3901
  data required time                                                                                                 8.3901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3901
  data arrival time                                                                                                 -3.6149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3820 
  total derate : arrival time                                                                             0.1881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5701 

  slack (with derating applied) (VIOLATED)                                                               -4.7752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2051 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          9.1728                     4.5989 &   6.5989 r
  la_data_in[51] (net)                                   2   0.3174 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5989 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6316   9.1937   0.9500  -2.6502  -2.5490 &   4.0499 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2550   0.9500            0.1247 &   4.1746 r
  mprj/buf_i[179] (net)                                  1   0.0070 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0846   0.2550   0.9500  -0.0374  -0.0390 &   4.1356 r
  data arrival time                                                                                                  4.1356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6199 &   8.4356 r
  clock reconvergence pessimism                                                                           0.0000     8.4356
  clock uncertainty                                                                                       0.1000     8.5356
  library hold time                                                                     1.0000            0.2677     8.8033
  data required time                                                                                                 8.8033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8033
  data arrival time                                                                                                 -4.1356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4017 
  total derate : arrival time                                                                             0.1533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5549 

  slack (with derating applied) (VIOLATED)                                                               -4.6677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1128 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          3.2351                     1.7014 &   3.7014 f
  la_data_in[20] (net)                                   2   0.1905 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7014 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0499   3.2450   0.9500  -0.6379  -0.5628 &   3.1385 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1841   0.9500            0.9179 &   4.0565 f
  mprj/buf_i[148] (net)                                  1   0.0054 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1841   0.9500   0.0000   0.0001 &   4.0566 f
  data arrival time                                                                                                  4.0566

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6288   1.0500   0.0000   2.3164 &   8.1321 r
  clock reconvergence pessimism                                                                           0.0000     8.1321
  clock uncertainty                                                                                       0.1000     8.2321
  library hold time                                                                     1.0000            0.4442     8.6764
  data required time                                                                                                 8.6764
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6764
  data arrival time                                                                                                 -4.0566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3872 
  total derate : arrival time                                                                             0.0858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4731 

  slack (with derating applied) (VIOLATED)                                                               -4.6198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1467 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          7.7369                     3.9520 &   5.9520 r
  la_data_in[10] (net)                                   2   0.2680 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9520 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7624   7.7428   0.9500  -2.6883  -2.6905 &   3.2615 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2322   0.9500            0.1820 &   3.4435 r
  mprj/buf_i[138] (net)                                  1   0.0060 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2322   0.9500   0.0000   0.0002 &   3.4438 r
  data arrival time                                                                                                  3.4438

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5819   1.0500   0.0000   1.8775 &   7.6932 r
  clock reconvergence pessimism                                                                           0.0000     7.6932
  clock uncertainty                                                                                       0.1000     7.7932
  library hold time                                                                     1.0000            0.2680     8.0612
  data required time                                                                                                 8.0612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0612
  data arrival time                                                                                                 -3.4438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3663 
  total derate : arrival time                                                                             0.1510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5173 

  slack (with derating applied) (VIOLATED)                                                               -4.6174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1001 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          3.3004                     1.7350 &   3.7350 f
  la_data_in[19] (net)                                   2   0.1943 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7350 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2505   3.3107   0.9500  -0.7356  -0.6624 &   3.0726 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1871   0.9500            0.9302 &   4.0028 f
  mprj/buf_i[147] (net)                                  1   0.0060 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1871   0.9500   0.0000   0.0002 &   4.0030 f
  data arrival time                                                                                                  4.0030

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6217   1.0500   0.0000   2.2375 &   8.0532 r
  clock reconvergence pessimism                                                                           0.0000     8.0532
  clock uncertainty                                                                                       0.1000     8.1532
  library hold time                                                                     1.0000            0.4439     8.5970
  data required time                                                                                                 8.5970
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5970
  data arrival time                                                                                                 -4.0030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3835 
  total derate : arrival time                                                                             0.0915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4750 

  slack (with derating applied) (VIOLATED)                                                               -4.5940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1190 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                             11.6542                     5.9251 &   7.9251 r
  la_oenb[0] (net)                                       2   0.4032 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9251 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.8258  11.6676   0.9500  -4.5180  -4.5001 &   3.4250 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2771   0.9500            0.0105 &   3.4355 r
  mprj/buf_i[64] (net)                                   1   0.0042 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2771   0.9500   0.0000   0.0001 &   3.4356 r
  data arrival time                                                                                                  3.4356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8314 &   7.6471 r
  clock reconvergence pessimism                                                                           0.0000     7.6471
  clock uncertainty                                                                                       0.1000     7.7471
  library hold time                                                                     1.0000            0.2671     8.0142
  data required time                                                                                                 8.0142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0142
  data arrival time                                                                                                 -3.4356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3641 
  total derate : arrival time                                                                             0.2393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6034 

  slack (with derating applied) (VIOLATED)                                                               -4.5786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9752 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.8279                     0.9740 &   2.9740 f
  io_in[19] (net)                                        2   0.1066 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9740 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0203   1.8300   0.9500  -0.0034   0.0306 &   3.0046 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2019   0.9500            0.7240 &   3.7286 f
  mprj/buf_i[211] (net)                                  2   0.0307 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2020   0.9500   0.0000   0.0023 &   3.7309 f
  data arrival time                                                                                                  3.7309

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9196 &   7.7353 r
  clock reconvergence pessimism                                                                           0.0000     7.7353
  clock uncertainty                                                                                       0.1000     7.8353
  library hold time                                                                     1.0000            0.4419     8.2772
  data required time                                                                                                 8.2772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2772
  data arrival time                                                                                                 -3.7309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3683 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4085 

  slack (with derating applied) (VIOLATED)                                                               -4.5464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1378 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                              12.9178                     6.5894 &   8.5894 r
  io_in[10] (net)                                        2   0.4480 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.5894 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -9.2650  12.9307   0.9500  -5.3532  -5.3753 &   3.2142 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3828   0.9500            0.0455 &   3.2596 r
  mprj/buf_i[202] (net)                                  2   0.0320 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3829   0.9500   0.0000   0.0026 &   3.2622 r
  data arrival time                                                                                                  3.2622

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6249 &   7.4406 r
  clock reconvergence pessimism                                                                           0.0000     7.4406
  clock uncertainty                                                                                       0.1000     7.5406
  library hold time                                                                     1.0000            0.2640     7.8046
  data required time                                                                                                 7.8046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8046
  data arrival time                                                                                                 -3.2622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3543 
  total derate : arrival time                                                                             0.2831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6374 

  slack (with derating applied) (VIOLATED)                                                               -4.5424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9049 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          9.1239                     4.5715 &   6.5715 r
  la_data_in[52] (net)                                   2   0.3156 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5715 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3042   9.1455   0.9500  -2.4533  -2.3383 &   4.2332 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2448   0.9500            0.1175 &   4.3507 r
  mprj/buf_i[180] (net)                                  1   0.0044 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0191   0.2448   0.9500  -0.0043  -0.0043 &   4.3463 r
  data arrival time                                                                                                  4.3463

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6721 &   8.4878 r
  clock reconvergence pessimism                                                                           0.0000     8.4878
  clock uncertainty                                                                                       0.1000     8.5878
  library hold time                                                                     1.0000            0.2680     8.8558
  data required time                                                                                                 8.8558
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8558
  data arrival time                                                                                                 -4.3463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4042 
  total derate : arrival time                                                                             0.1416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5458 

  slack (with derating applied) (VIOLATED)                                                               -4.5095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9637 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               9.5879                     4.9119 &   6.9119 r
  io_in[22] (net)                                        2   0.3330 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.9119 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9502   9.5929   0.9500  -3.4252  -3.4480 &   3.4639 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3552   0.9500            0.1935 &   3.6574 r
  mprj/buf_i[214] (net)                                  2   0.0376 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0235   0.3553   0.9500  -0.0019   0.0009 &   3.6583 r
  data arrival time                                                                                                  3.6583

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4858   1.0500   0.0000   1.9787 &   7.7944 r
  clock reconvergence pessimism                                                                           0.0000     7.7944
  clock uncertainty                                                                                       0.1000     7.8944
  library hold time                                                                     1.0000            0.2648     8.1592
  data required time                                                                                                 8.1592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1592
  data arrival time                                                                                                 -3.6583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3712 
  total derate : arrival time                                                                             0.1895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5607 

  slack (with derating applied) (VIOLATED)                                                               -4.5009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9402 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          9.9505                     4.9687 &   6.9687 r
  la_data_in[60] (net)                                   2   0.3440 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.9687 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3553   9.9782   0.9500  -3.0133  -2.8836 &   4.0851 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4056   0.9500            0.2155 &   4.3006 r
  mprj/buf_i[188] (net)                                  2   0.0521 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2056   0.4060   0.9500  -0.1094  -0.1082 &   4.1923 r
  data arrival time                                                                                                  4.1923

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6678   1.0500   0.0000   2.5085 &   8.3242 r
  clock reconvergence pessimism                                                                           0.0000     8.3242
  clock uncertainty                                                                                       0.1000     8.4242
  library hold time                                                                     1.0000            0.2633     8.6875
  data required time                                                                                                 8.6875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6875
  data arrival time                                                                                                 -4.1923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3964 
  total derate : arrival time                                                                             0.1826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5790 

  slack (with derating applied) (VIOLATED)                                                               -4.4951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9162 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          3.3684                     1.7585 &   3.7585 f
  la_data_in[28] (net)                                   2   0.1980 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7585 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5826   3.3819   0.9500  -0.3346  -0.2235 &   3.5351 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2554   0.9500            1.0077 &   4.5427 f
  mprj/buf_i[156] (net)                                  2   0.0356 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1196   0.2555   0.9500  -0.0245  -0.0232 &   4.5195 f
  data arrival time                                                                                                  4.5195

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6410 &   8.4567 r
  clock reconvergence pessimism                                                                           0.0000     8.4567
  clock uncertainty                                                                                       0.1000     8.5567
  library hold time                                                                     1.0000            0.4316     8.9883
  data required time                                                                                                 8.9883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9883
  data arrival time                                                                                                 -4.5195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4027 
  total derate : arrival time                                                                             0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4806 

  slack (with derating applied) (VIOLATED)                                                               -4.4687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9882 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          9.8475                     4.9265 &   6.9265 r
  la_data_in[54] (net)                                   2   0.3406 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.9265 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8823   9.8723   0.9500  -2.7478  -2.6187 &   4.3079 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2973   0.9500            0.1284 &   4.4363 r
  mprj/buf_i[182] (net)                                  2   0.0166 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1016   0.2973   0.9500  -0.0463  -0.0480 &   4.3883 r
  data arrival time                                                                                                  4.3883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6735 &   8.4892 r
  clock reconvergence pessimism                                                                           0.0000     8.4892
  clock uncertainty                                                                                       0.1000     8.5892
  library hold time                                                                     1.0000            0.2665     8.8557
  data required time                                                                                                 8.8557
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8557
  data arrival time                                                                                                 -4.3883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4042 
  total derate : arrival time                                                                             0.1605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5648 

  slack (with derating applied) (VIOLATED)                                                               -4.4674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9026 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             3.2917                     1.7286 &   3.7286 f
  la_oenb[28] (net)                                      2   0.1938 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7286 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4325   3.3025   0.9500  -0.2357  -0.1353 &   3.5933 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2426   0.9500            0.9869 &   4.5803 f
  mprj/buf_i[92] (net)                                   2   0.0316 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1082   0.2426   0.9500  -0.0138  -0.0133 &   4.5670 f
  data arrival time                                                                                                  4.5670

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6138 &   8.4295 r
  clock reconvergence pessimism                                                                           0.0000     8.4295
  clock uncertainty                                                                                       0.1000     8.5295
  library hold time                                                                     1.0000            0.4356     8.9651
  data required time                                                                                                 8.9651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9651
  data arrival time                                                                                                 -4.5670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4014 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4718 

  slack (with derating applied) (VIOLATED)                                                               -4.3981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9263 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                              11.4432                     5.6987 &   7.6987 r
  io_in[30] (net)                                        2   0.3955 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6987 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.1033  11.4779   0.9500  -4.0830  -3.9483 &   3.7504 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3422   0.9500            0.0855 &   3.8359 r
  mprj/buf_i[222] (net)                                  2   0.0250 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3422   0.9500   0.0000   0.0011 &   3.8370 r
  data arrival time                                                                                                  3.8370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4827   1.0500   0.0000   2.0442 &   7.8599 r
  clock reconvergence pessimism                                                                           0.0000     7.8599
  clock uncertainty                                                                                       0.1000     7.9599
  library hold time                                                                     1.0000            0.2652     8.2250
  data required time                                                                                                 8.2250
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2250
  data arrival time                                                                                                 -3.8370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3743 
  total derate : arrival time                                                                             0.2265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6008 

  slack (with derating applied) (VIOLATED)                                                               -4.3880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7872 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             3.4933                     1.8280 &   3.8280 f
  la_oenb[27] (net)                                      2   0.2056 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8280 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5263   3.5061   0.9500  -0.3195  -0.2092 &   3.6188 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2252   0.9500            0.9967 &   4.6155 f
  mprj/buf_i[91] (net)                                   2   0.0197 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0370   0.2252   0.9500  -0.0037  -0.0032 &   4.6123 f
  data arrival time                                                                                                  4.6123

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6713   1.0500   0.0000   2.6410 &   8.4567 r
  clock reconvergence pessimism                                                                           0.0000     8.4567
  clock uncertainty                                                                                       0.1000     8.5567
  library hold time                                                                     1.0000            0.4389     8.9956
  data required time                                                                                                 8.9956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9956
  data arrival time                                                                                                 -4.6123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4027 
  total derate : arrival time                                                                             0.0753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4780 

  slack (with derating applied) (VIOLATED)                                                               -4.3833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9053 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          8.9207                     4.4697 &   6.4697 r
  la_data_in[50] (net)                                   2   0.3086 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.4697 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0047   8.9414   0.9500  -2.2838  -2.1672 &   4.3025 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2751   0.9500            0.1577 &   4.4602 r
  mprj/buf_i[178] (net)                                  2   0.0136 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0644   0.2751   0.9500  -0.0304  -0.0315 &   4.4287 r
  data arrival time                                                                                                  4.4287

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6217 &   8.4374 r
  clock reconvergence pessimism                                                                           0.0000     8.4374
  clock uncertainty                                                                                       0.1000     8.5374
  library hold time                                                                     1.0000            0.2671     8.8045
  data required time                                                                                                 8.8045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8045
  data arrival time                                                                                                 -4.4287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4018 
  total derate : arrival time                                                                             0.1362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5380 

  slack (with derating applied) (VIOLATED)                                                               -4.3758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8378 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          4.4867                     2.3240 &   4.3240 f
  la_data_in[44] (net)                                   2   0.2633 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3240 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6373   4.5107   0.9500  -0.9490  -0.8066 &   3.5175 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2332   0.9500            1.1384 &   4.6559 f
  mprj/buf_i[172] (net)                                  2   0.0130 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0154   0.2332   0.9500  -0.0013  -0.0009 &   4.6550 f
  data arrival time                                                                                                  4.6550

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6400 &   8.4557 r
  clock reconvergence pessimism                                                                           0.0000     8.4557
  clock uncertainty                                                                                       0.1000     8.5557
  library hold time                                                                     1.0000            0.4379     8.9935
  data required time                                                                                                 8.9935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9935
  data arrival time                                                                                                 -4.6550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4026 
  total derate : arrival time                                                                             0.1175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5201 

  slack (with derating applied) (VIOLATED)                                                               -4.3385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8184 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[48] (in)                                                          8.1862                     4.1105 &   6.1105 r
  la_data_in[48] (net)                                   2   0.2832 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1105 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1787   8.2031   0.9500  -1.8581  -1.7485 &   4.3621 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2625   0.9500            0.1857 &   4.5478 r
  mprj/buf_i[176] (net)                                  2   0.0129 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0456   0.2625   0.9500  -0.0220  -0.0227 &   4.5251 r
  data arrival time                                                                                                  4.5251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6709 &   8.4866 r
  clock reconvergence pessimism                                                                           0.0000     8.4866
  clock uncertainty                                                                                       0.1000     8.5866
  library hold time                                                                     1.0000            0.2675     8.8541
  data required time                                                                                                 8.8541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8541
  data arrival time                                                                                                 -4.5251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4041 
  total derate : arrival time                                                                             0.1145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5186 

  slack (with derating applied) (VIOLATED)                                                               -4.3290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8104 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          8.2109                     4.1229 &   6.1229 r
  la_data_in[46] (net)                                   2   0.2841 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1229 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2421   8.2278   0.9500  -1.8773  -1.7706 &   4.3523 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2697   0.9500            0.1912 &   4.5434 r
  mprj/buf_i[174] (net)                                  2   0.0148 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0121   0.2697   0.9500  -0.0010  -0.0005 &   4.5429 r
  data arrival time                                                                                                  4.5429

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6691 &   8.4848 r
  clock reconvergence pessimism                                                                           0.0000     8.4848
  clock uncertainty                                                                                       0.1000     8.5848
  library hold time                                                                     1.0000            0.2673     8.8521
  data required time                                                                                                 8.8521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8521
  data arrival time                                                                                                 -4.5429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4040 
  total derate : arrival time                                                                             0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5186 

  slack (with derating applied) (VIOLATED)                                                               -4.3092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7906 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          9.6541                     4.8264 &   6.8264 r
  la_data_in[55] (net)                                   2   0.3338 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8264 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3421   9.6789   0.9500  -2.5058  -2.3659 &   4.4605 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3247   0.9500            0.1640 &   4.6245 r
  mprj/buf_i[183] (net)                                  2   0.0273 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1493   0.3247   0.9500  -0.0713  -0.0739 &   4.5507 r
  data arrival time                                                                                                  4.5507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6736 &   8.4893 r
  clock reconvergence pessimism                                                                           0.0000     8.4893
  clock uncertainty                                                                                       0.1000     8.5893
  library hold time                                                                     1.0000            0.2657     8.8550
  data required time                                                                                                 8.8550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8550
  data arrival time                                                                                                 -4.5507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.1515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5558 

  slack (with derating applied) (VIOLATED)                                                               -4.3044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7486 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          4.4718                     2.3093 &   4.3093 f
  la_data_in[39] (net)                                   2   0.2622 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3093 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7708   4.4970   0.9500  -0.9969  -0.8526 &   3.4567 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2181   0.9500            1.1213 &   4.5780 f
  mprj/buf_i[167] (net)                                  1   0.0080 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0379   0.2181   0.9500  -0.0039  -0.0038 &   4.5742 f
  data arrival time                                                                                                  4.5742

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6657   1.0500   0.0000   2.5190 &   8.3347 r
  clock reconvergence pessimism                                                                           0.0000     8.3347
  clock uncertainty                                                                                       0.1000     8.4347
  library hold time                                                                     1.0000            0.4398     8.8745
  data required time                                                                                                 8.8745
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8745
  data arrival time                                                                                                 -4.5742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3969 
  total derate : arrival time                                                                             0.1193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5162 

  slack (with derating applied) (VIOLATED)                                                               -4.3003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7841 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          3.6018                     1.8802 &   3.8802 f
  la_data_in[30] (net)                                   2   0.2119 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8802 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5711   3.6158   0.9500  -0.3383  -0.2210 &   3.6591 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2153   0.9500            1.0015 &   4.6606 f
  mprj/buf_i[158] (net)                                  1   0.0136 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1279   0.2153   0.9500  -0.0261  -0.0269 &   4.6337 f
  data arrival time                                                                                                  4.6337

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6699   1.0500   0.0000   2.5606 &   8.3763 r
  clock reconvergence pessimism                                                                           0.0000     8.3763
  clock uncertainty                                                                                       0.1000     8.4763
  library hold time                                                                     1.0000            0.4402     8.9165
  data required time                                                                                                 8.9165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9165
  data arrival time                                                                                                 -4.6337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3989 
  total derate : arrival time                                                                             0.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4769 

  slack (with derating applied) (VIOLATED)                                                               -4.2828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8059 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          8.5144                     4.2609 &   6.2609 r
  la_data_in[49] (net)                                   2   0.2943 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2609 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4696   8.5349   0.9500  -1.9657  -1.8396 &   4.4213 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2772   0.9500            0.1815 &   4.6028 r
  mprj/buf_i[177] (net)                                  2   0.0160 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0428   0.2772   0.9500  -0.0199  -0.0203 &   4.5825 r
  data arrival time                                                                                                  4.5825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6739 &   8.4896 r
  clock reconvergence pessimism                                                                           0.0000     8.4896
  clock uncertainty                                                                                       0.1000     8.5896
  library hold time                                                                     1.0000            0.2671     8.8567
  data required time                                                                                                 8.8567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8567
  data arrival time                                                                                                 -4.5825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.1207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5249 

  slack (with derating applied) (VIOLATED)                                                               -4.2742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7492 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          8.1167                     4.0769 &   6.0769 r
  la_data_in[47] (net)                                   2   0.2808 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0769 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0042   8.1333   0.9500  -1.7602  -1.6490 &   4.4279 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2960   0.9500            0.2191 &   4.6470 r
  mprj/buf_i[175] (net)                                  2   0.0245 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1136   0.2961   0.9500  -0.0560  -0.0578 &   4.5892 r
  data arrival time                                                                                                  4.5892

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6754 &   8.4912 r
  clock reconvergence pessimism                                                                           0.0000     8.4912
  clock uncertainty                                                                                       0.1000     8.5912
  library hold time                                                                     1.0000            0.2665     8.8577
  data required time                                                                                                 8.8577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8577
  data arrival time                                                                                                 -4.5892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.1129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5172 

  slack (with derating applied) (VIOLATED)                                                               -4.2685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7512 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          4.4244                     2.2934 &   4.2934 f
  la_data_in[42] (net)                                   2   0.2597 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2934 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5680   4.4473   0.9500  -0.9073  -0.7677 &   3.5256 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2342   0.9500            1.1312 &   4.6568 f
  mprj/buf_i[170] (net)                                  2   0.0138 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0128   0.2342   0.9500  -0.0011  -0.0007 &   4.6562 f
  data arrival time                                                                                                  4.6562

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6702   1.0500   0.0000   2.5702 &   8.3859 r
  clock reconvergence pessimism                                                                           0.0000     8.3859
  clock uncertainty                                                                                       0.1000     8.4859
  library hold time                                                                     1.0000            0.4377     8.9236
  data required time                                                                                                 8.9236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9236
  data arrival time                                                                                                 -4.6562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3993 
  total derate : arrival time                                                                             0.1147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5140 

  slack (with derating applied) (VIOLATED)                                                               -4.2675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7534 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          4.7097                     2.4280 &   4.4280 f
  la_data_in[45] (net)                                   2   0.2756 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4280 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6681   4.7401   0.9500  -0.9994  -0.8393 &   3.5887 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2526   0.9500            1.1889 &   4.7776 f
  mprj/buf_i[173] (net)                                  2   0.0197 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0108   0.2526   0.9500  -0.0009  -0.0002 &   4.7774 f
  data arrival time                                                                                                  4.7774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6696 &   8.4853 r
  clock reconvergence pessimism                                                                           0.0000     8.4853
  clock uncertainty                                                                                       0.1000     8.5853
  library hold time                                                                     1.0000            0.4325     9.0178
  data required time                                                                                                 9.0178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0178
  data arrival time                                                                                                 -4.7774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4041 
  total derate : arrival time                                                                             0.1237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5277 

  slack (with derating applied) (VIOLATED)                                                               -4.2404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7127 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               2.2292                     1.1833 &   3.1833 f
  io_in[20] (net)                                        2   0.1300 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1833 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2331   0.9500   0.0000   0.0555 &   3.2388 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2124   0.9500            0.7972 &   4.0360 f
  mprj/buf_i[212] (net)                                  2   0.0300 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2125   0.9500   0.0000   0.0023 &   4.0383 f
  data arrival time                                                                                                  4.0383

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9185 &   7.7342 r
  clock reconvergence pessimism                                                                           0.0000     7.7342
  clock uncertainty                                                                                       0.1000     7.8342
  library hold time                                                                     1.0000            0.4405     8.2747
  data required time                                                                                                 8.2747
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2747
  data arrival time                                                                                                 -4.0383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3683 
  total derate : arrival time                                                                             0.0450 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4133 

  slack (with derating applied) (VIOLATED)                                                               -4.2364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8231 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          3.7733                     1.9891 &   3.9891 f
  la_data_in[29] (net)                                   2   0.2224 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9891 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7500   3.7847   0.9500  -0.4103  -0.3025 &   3.6865 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2233   0.9500            1.0332 &   4.7198 f
  mprj/buf_i[157] (net)                                  2   0.0152 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0443   0.2233   0.9500  -0.0043  -0.0040 &   4.7158 f
  data arrival time                                                                                                  4.7158

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6706   1.0500   0.0000   2.5862 &   8.4019 r
  clock reconvergence pessimism                                                                           0.0000     8.4019
  clock uncertainty                                                                                       0.1000     8.5019
  library hold time                                                                     1.0000            0.4391     8.9411
  data required time                                                                                                 8.9411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9411
  data arrival time                                                                                                 -4.7158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4001 
  total derate : arrival time                                                                             0.0819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4820 

  slack (with derating applied) (VIOLATED)                                                               -4.2253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7433 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                          11.0755                     5.6448 &   7.6448 r
  la_data_in[3] (net)                                    2   0.3837 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.6448 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.5590  11.0863   0.9500  -3.9252  -3.9077 &   3.7371 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2940   0.9500            0.0592 &   3.7963 r
  mprj/buf_i[131] (net)                                  2   0.0108 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0198   0.2940   0.9500  -0.0081  -0.0082 &   3.7881 r
  data arrival time                                                                                                  3.7881

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.8284 &   7.6441 r
  clock reconvergence pessimism                                                                           0.0000     7.6441
  clock uncertainty                                                                                       0.1000     7.7441
  library hold time                                                                     1.0000            0.2666     8.0107
  data required time                                                                                                 8.0107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0107
  data arrival time                                                                                                 -3.7881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3640 
  total derate : arrival time                                                                             0.2111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5751 

  slack (with derating applied) (VIOLATED)                                                               -4.2226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6475 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               7.3309                     3.7630 &   5.7630 r
  io_in[21] (net)                                        2   0.2546 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7630 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4840   7.3338   0.9500  -2.1183  -2.1295 &   3.6336 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3041   0.9500            0.2639 &   3.8975 r
  mprj/buf_i[213] (net)                                  2   0.0299 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3042   0.9500   0.0000   0.0032 &   3.9007 r
  data arrival time                                                                                                  3.9007

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4859   1.0500   0.0000   1.9376 &   7.7533 r
  clock reconvergence pessimism                                                                           0.0000     7.7533
  clock uncertainty                                                                                       0.1000     7.8533
  library hold time                                                                     1.0000            0.2663     8.1196
  data required time                                                                                                 8.1196
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1196
  data arrival time                                                                                                 -3.9007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3692 
  total derate : arrival time                                                                             0.1250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4942 

  slack (with derating applied) (VIOLATED)                                                               -4.2189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7248 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             3.1866                     1.6651 &   3.6651 f
  la_oenb[29] (net)                                      2   0.1872 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6651 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   3.1985   0.9500   0.0000   0.1168 &   3.7819 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2099   0.9500            0.9380 &   4.7199 f
  mprj/buf_i[93] (net)                                   2   0.0157 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0553   0.2099   0.9500  -0.0053  -0.0050 &   4.7149 f
  data arrival time                                                                                                  4.7149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6701   1.0500   0.0000   2.5689 &   8.3846 r
  clock reconvergence pessimism                                                                           0.0000     8.3846
  clock uncertainty                                                                                       0.1000     8.4846
  library hold time                                                                     1.0000            0.4409     8.9255
  data required time                                                                                                 8.9255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9255
  data arrival time                                                                                                 -4.7149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3993 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4551 

  slack (with derating applied) (VIOLATED)                                                               -4.2107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7556 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               9.5023                     4.7644 &   6.7644 r
  io_in[28] (net)                                        2   0.3289 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.7644 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1090   9.5228   0.9500  -3.0102  -2.9251 &   3.8393 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3137   0.9500            0.1621 &   4.0014 r
  mprj/buf_i[220] (net)                                  2   0.0242 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3137   0.9500   0.0000   0.0010 &   4.0024 r
  data arrival time                                                                                                  4.0024

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4847   1.0500   0.0000   2.0140 &   7.8297 r
  clock reconvergence pessimism                                                                           0.0000     7.8297
  clock uncertainty                                                                                       0.1000     7.9297
  library hold time                                                                     1.0000            0.2660     8.1957
  data required time                                                                                                 8.1957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1957
  data arrival time                                                                                                 -4.0024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3728 
  total derate : arrival time                                                                             0.1715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5443 

  slack (with derating applied) (VIOLATED)                                                               -4.1934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6490 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          3.9384                     2.0509 &   4.0509 f
  la_data_in[43] (net)                                   2   0.2313 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0509 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6805   3.9560   0.9500  -0.4171  -0.2826 &   3.7683 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2512   0.9500            1.0860 &   4.8543 f
  mprj/buf_i[171] (net)                                  2   0.0276 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1474   0.2512   0.9500  -0.0380  -0.0389 &   4.8154 f
  data arrival time                                                                                                  4.8154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6406 &   8.4563 r
  clock reconvergence pessimism                                                                           0.0000     8.4563
  clock uncertainty                                                                                       0.1000     8.5563
  library hold time                                                                     1.0000            0.4329     8.9892
  data required time                                                                                                 8.9892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9892
  data arrival time                                                                                                 -4.8154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4027 
  total derate : arrival time                                                                             0.0881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4908 

  slack (with derating applied) (VIOLATED)                                                               -4.1737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6829 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          3.8350                     2.0080 &   4.0080 f
  la_data_in[33] (net)                                   2   0.2255 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0080 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6329   3.8492   0.9500  -0.4557  -0.3399 &   3.6681 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2035   0.9500            1.0222 &   4.6902 f
  mprj/buf_i[161] (net)                                  1   0.0075 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.2035   0.9500  -0.0014  -0.0012 &   4.6890 f
  data arrival time                                                                                                  4.6890

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5050 &   8.3207 r
  clock reconvergence pessimism                                                                           0.0000     8.3207
  clock uncertainty                                                                                       0.1000     8.4207
  library hold time                                                                     1.0000            0.4417     8.8624
  data required time                                                                                                 8.8624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8624
  data arrival time                                                                                                 -4.6890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3962 
  total derate : arrival time                                                                             0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4802 

  slack (with derating applied) (VIOLATED)                                                               -4.1734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6932 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             4.3211                     2.2402 &   4.2402 f
  la_oenb[43] (net)                                      2   0.2536 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2402 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1849   4.3432   0.9500  -0.6941  -0.5462 &   3.6941 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2434   0.9500            1.1277 &   4.8217 f
  mprj/buf_i[107] (net)                                  2   0.0193 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0120   0.2434   0.9500  -0.0010  -0.0004 &   4.8214 f
  data arrival time                                                                                                  4.8214

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6404 &   8.4562 r
  clock reconvergence pessimism                                                                           0.0000     8.4562
  clock uncertainty                                                                                       0.1000     8.5562
  library hold time                                                                     1.0000            0.4354     8.9915
  data required time                                                                                                 8.9915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9915
  data arrival time                                                                                                 -4.8214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4027 
  total derate : arrival time                                                                             0.1038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5064 

  slack (with derating applied) (VIOLATED)                                                               -4.1702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6638 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          9.5049                     4.7552 &   6.7552 r
  la_data_in[57] (net)                                   2   0.3287 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7552 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3518   9.5288   0.9500  -2.4632  -2.3264 &   4.4288 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3389   0.9500            0.1809 &   4.6097 r
  mprj/buf_i[185] (net)                                  2   0.0318 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1056   0.3390   0.9500  -0.0532  -0.0525 &   4.5572 r
  data arrival time                                                                                                  4.5572

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6690   1.0500   0.0000   2.5379 &   8.3536 r
  clock reconvergence pessimism                                                                           0.0000     8.3536
  clock uncertainty                                                                                       0.1000     8.4536
  library hold time                                                                     1.0000            0.2653     8.7189
  data required time                                                                                                 8.7189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7189
  data arrival time                                                                                                 -4.5572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3978 
  total derate : arrival time                                                                             0.1492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5470 

  slack (with derating applied) (VIOLATED)                                                               -4.1617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6147 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             3.2357                     1.6952 &   3.6952 f
  la_oenb[32] (net)                                      2   0.1903 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6952 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1367   3.2470   0.9500  -0.0212   0.0934 &   3.7885 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1841   0.9500            0.9182 &   4.7067 f
  mprj/buf_i[96] (net)                                   1   0.0054 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0095   0.1841   0.9500  -0.0008  -0.0007 &   4.7060 f
  data arrival time                                                                                                  4.7060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5056 &   8.3213 r
  clock reconvergence pessimism                                                                           0.0000     8.3213
  clock uncertainty                                                                                       0.1000     8.4213
  library hold time                                                                     1.0000            0.4442     8.8656
  data required time                                                                                                 8.8656
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8656
  data arrival time                                                                                                 -4.7060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3963 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4518 

  slack (with derating applied) (VIOLATED)                                                               -4.1595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7078 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             4.4353                     2.2935 &   4.2935 f
  la_oenb[49] (net)                                      2   0.2601 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2935 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2251   4.4599   0.9500  -0.7147  -0.5576 &   3.7360 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2465   0.9500            1.1460 &   4.8820 f
  mprj/buf_i[113] (net)                                  2   0.0196 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1038   0.2465   0.9500  -0.0100  -0.0099 &   4.8721 f
  data arrival time                                                                                                  4.8721

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6588 &   8.4745 r
  clock reconvergence pessimism                                                                           0.0000     8.4745
  clock uncertainty                                                                                       0.1000     8.5745
  library hold time                                                                     1.0000            0.4344     9.0089
  data required time                                                                                                 9.0089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0089
  data arrival time                                                                                                 -4.8721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4035 
  total derate : arrival time                                                                             0.1067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5103 

  slack (with derating applied) (VIOLATED)                                                               -4.1368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6265 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             3.3343                     1.7449 &   3.7449 f
  la_oenb[31] (net)                                      2   0.1961 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7449 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2197   3.3466   0.9500  -0.0961   0.0200 &   3.7650 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2116   0.9500            0.9602 &   4.7252 f
  mprj/buf_i[95] (net)                                   2   0.0147 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2116   0.9500   0.0000   0.0004 &   4.7256 f
  data arrival time                                                                                                  4.7256

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5054 &   8.3211 r
  clock reconvergence pessimism                                                                           0.0000     8.3211
  clock uncertainty                                                                                       0.1000     8.4211
  library hold time                                                                     1.0000            0.4407     8.8618
  data required time                                                                                                 8.8618
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8618
  data arrival time                                                                                                 -4.7256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3962 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4580 

  slack (with derating applied) (VIOLATED)                                                               -4.1362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6782 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               2.4673                     1.3209 &   3.3209 f
  io_in[18] (net)                                        2   0.1447 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3209 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1124   2.4703   0.9500  -0.0726  -0.0225 &   3.2984 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2230   0.9500            0.8444 &   4.1428 f
  mprj/buf_i[210] (net)                                  2   0.0318 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0125   0.2231   0.9500  -0.0010   0.0012 &   4.1440 f
  data arrival time                                                                                                  4.1440

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9198 &   7.7355 r
  clock reconvergence pessimism                                                                           0.0000     7.7355
  clock uncertainty                                                                                       0.1000     7.8355
  library hold time                                                                     1.0000            0.4391     8.2746
  data required time                                                                                                 8.2746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2746
  data arrival time                                                                                                 -4.1440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3684 
  total derate : arrival time                                                                             0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4194 

  slack (with derating applied) (VIOLATED)                                                               -4.1306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7112 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             4.0752                     2.1221 &   4.1221 f
  la_oenb[38] (net)                                      2   0.2394 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1221 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9802   4.0935   0.9500  -0.5658  -0.4322 &   3.6899 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2119   0.9500            1.0626 &   4.7524 f
  mprj/buf_i[102] (net)                                  1   0.0086 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0874   0.2119   0.9500  -0.0079  -0.0079 &   4.7445 f
  data arrival time                                                                                                  4.7445

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5061 &   8.3218 r
  clock reconvergence pessimism                                                                           0.0000     8.3218
  clock uncertainty                                                                                       0.1000     8.4218
  library hold time                                                                     1.0000            0.4406     8.8625
  data required time                                                                                                 8.8625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8625
  data arrival time                                                                                                 -4.7445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3963 
  total derate : arrival time                                                                             0.0931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4894 

  slack (with derating applied) (VIOLATED)                                                               -4.1180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6286 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          3.5444                     1.8552 &   3.8552 f
  la_data_in[31] (net)                                   2   0.2086 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8552 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3178   3.5573   0.9500  -0.1758  -0.0534 &   3.8018 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2101   0.9500            0.9880 &   4.7898 f
  mprj/buf_i[159] (net)                                  2   0.0122 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0311   0.2101   0.9500  -0.0031  -0.0029 &   4.7869 f
  data arrival time                                                                                                  4.7869

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6690   1.0500   0.0000   2.5380 &   8.3537 r
  clock reconvergence pessimism                                                                           0.0000     8.3537
  clock uncertainty                                                                                       0.1000     8.4537
  library hold time                                                                     1.0000            0.4409     8.8945
  data required time                                                                                                 8.8945
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8945
  data arrival time                                                                                                 -4.7869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3978 
  total derate : arrival time                                                                             0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4657 

  slack (with derating applied) (VIOLATED)                                                               -4.1076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6419 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          3.4960                     1.8526 &   3.8526 f
  la_data_in[11] (net)                                   2   0.2065 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8526 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9786   3.5043   0.9500  -0.5801  -0.5010 &   3.3516 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1876   0.9500            0.9577 &   4.3093 f
  mprj/buf_i[139] (net)                                  1   0.0045 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1876   0.9500   0.0000   0.0001 &   4.3094 f
  data arrival time                                                                                                  4.3094

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5783   1.0500   0.0000   2.0567 &   7.8724 r
  clock reconvergence pessimism                                                                           0.0000     7.8724
  clock uncertainty                                                                                       0.1000     7.9724
  library hold time                                                                     1.0000            0.4438     8.4162
  data required time                                                                                                 8.4162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4162
  data arrival time                                                                                                 -4.3094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3749 
  total derate : arrival time                                                                             0.0851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4600 

  slack (with derating applied) (VIOLATED)                                                               -4.1068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6469 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          3.7501                     1.9607 &   3.9607 f
  la_data_in[32] (net)                                   2   0.2176 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9607 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4655   3.7652   0.9500  -0.3052  -0.1785 &   3.7822 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2081   0.9500            1.0151 &   4.7973 f
  mprj/buf_i[160] (net)                                  1   0.0098 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0979   0.2081   0.9500  -0.0089  -0.0090 &   4.7883 f
  data arrival time                                                                                                  4.7883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5062 &   8.3219 r
  clock reconvergence pessimism                                                                           0.0000     8.3219
  clock uncertainty                                                                                       0.1000     8.4219
  library hold time                                                                     1.0000            0.4411     8.8630
  data required time                                                                                                 8.8630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8630
  data arrival time                                                                                                 -4.7883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3963 
  total derate : arrival time                                                                             0.0766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4729 

  slack (with derating applied) (VIOLATED)                                                               -4.0747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6018 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             3.9224                     2.0468 &   4.0468 f
  la_oenb[30] (net)                                      2   0.2305 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0468 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6459   3.9390   0.9500  -0.4024  -0.2743 &   3.7725 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2207   0.9500            1.0514 &   4.8238 f
  mprj/buf_i[94] (net)                                   2   0.0129 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0302   0.2207   0.9500  -0.0029  -0.0027 &   4.8212 f
  data arrival time                                                                                                  4.8212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6691   1.0500   0.0000   2.5399 &   8.3556 r
  clock reconvergence pessimism                                                                           0.0000     8.3556
  clock uncertainty                                                                                       0.1000     8.4556
  library hold time                                                                     1.0000            0.4395     8.8950
  data required time                                                                                                 8.8950
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8950
  data arrival time                                                                                                 -4.8212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3979 
  total derate : arrival time                                                                             0.0834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4813 

  slack (with derating applied) (VIOLATED)                                                               -4.0738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5925 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          3.4986                     1.8453 &   3.8453 f
  la_data_in[14] (net)                                   2   0.2064 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8453 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5691   3.5086   0.9500  -0.3933  -0.2970 &   3.5483 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1929   0.9500            0.9637 &   4.5120 f
  mprj/buf_i[142] (net)                                  1   0.0064 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0197   0.1929   0.9500  -0.0017  -0.0015 &   4.5105 f
  data arrival time                                                                                                  4.5105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6130   1.0500   0.0000   2.2247 &   8.0404 r
  clock reconvergence pessimism                                                                           0.0000     8.0404
  clock uncertainty                                                                                       0.1000     8.1404
  library hold time                                                                     1.0000            0.4431     8.5835
  data required time                                                                                                 8.5835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5835
  data arrival time                                                                                                 -4.5105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3829 
  total derate : arrival time                                                                             0.0766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4595 

  slack (with derating applied) (VIOLATED)                                                               -4.0731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6136 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                              10.8118                     5.5073 &   7.5073 r
  io_in[15] (net)                                        2   0.3744 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5073 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.6145  10.8212   0.9500  -3.7461  -3.7244 &   3.7830 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3456   0.9500            0.1236 &   3.9066 r
  mprj/buf_i[207] (net)                                  2   0.0294 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3456   0.9500   0.0000   0.0013 &   3.9079 r
  data arrival time                                                                                                  3.9079

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4786   1.0500   0.0000   1.7805 &   7.5962 r
  clock reconvergence pessimism                                                                           0.0000     7.5962
  clock uncertainty                                                                                       0.1000     7.6962
  library hold time                                                                     1.0000            0.2651     7.9613
  data required time                                                                                                 7.9613
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9613
  data arrival time                                                                                                 -3.9079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3617 
  total derate : arrival time                                                                             0.2049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5666 

  slack (with derating applied) (VIOLATED)                                                               -4.0534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4868 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             3.5155                     1.8379 &   3.8379 f
  la_oenb[33] (net)                                      2   0.2069 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8379 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2618   3.5293   0.9500  -0.1566  -0.0325 &   3.8055 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2180   0.9500            0.9923 &   4.7978 f
  mprj/buf_i[97] (net)                                   2   0.0157 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2180   0.9500   0.0000   0.0006 &   4.7984 f
  data arrival time                                                                                                  4.7984

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.4952 &   8.3109 r
  clock reconvergence pessimism                                                                           0.0000     8.3109
  clock uncertainty                                                                                       0.1000     8.4109
  library hold time                                                                     1.0000            0.4398     8.8508
  data required time                                                                                                 8.8508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8508
  data arrival time                                                                                                 -4.7984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3958 
  total derate : arrival time                                                                             0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4628 

  slack (with derating applied) (VIOLATED)                                                               -4.0524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5896 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          8.5339                     4.2804 &   6.2804 r
  la_data_in[53] (net)                                   2   0.2952 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2804 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0328   8.5526   0.9500  -1.7554  -1.6234 &   4.6569 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2426   0.9500            0.1477 &   4.8047 r
  mprj/buf_i[181] (net)                                  1   0.0059 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2426   0.9500   0.0000   0.0001 &   4.8048 r
  data arrival time                                                                                                  4.8048

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6730 &   8.4887 r
  clock reconvergence pessimism                                                                           0.0000     8.4887
  clock uncertainty                                                                                       0.1000     8.5887
  library hold time                                                                     1.0000            0.2681     8.8567
  data required time                                                                                                 8.8567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8567
  data arrival time                                                                                                 -4.8048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4042 
  total derate : arrival time                                                                             0.1071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5113 

  slack (with derating applied) (VIOLATED)                                                               -4.0520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5406 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             3.4804                     1.8103 &   3.8103 f
  la_oenb[42] (net)                                      2   0.2044 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8103 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0877   3.4958   0.9500  -0.0072   0.1325 &   3.9428 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2181   0.9500            0.9878 &   4.9306 f
  mprj/buf_i[106] (net)                                  2   0.0162 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0088   0.2181   0.9500  -0.0007  -0.0002 &   4.9304 f
  data arrival time                                                                                                  4.9304

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6199 &   8.4356 r
  clock reconvergence pessimism                                                                           0.0000     8.4356
  clock uncertainty                                                                                       0.1000     8.5356
  library hold time                                                                     1.0000            0.4398     8.9754
  data required time                                                                                                 8.9754
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9754
  data arrival time                                                                                                 -4.9304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4017 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4615 

  slack (with derating applied) (VIOLATED)                                                               -4.0449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5835 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             3.5995                     1.8806 &   3.8806 f
  la_oenb[44] (net)                                      2   0.2118 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8806 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2442   3.6137   0.9500  -0.0343   0.1034 &   3.9840 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2193   0.9500            1.0053 &   4.9893 f
  mprj/buf_i[108] (net)                                  2   0.0153 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0627   0.2193   0.9500  -0.0060  -0.0058 &   4.9835 f
  data arrival time                                                                                                  4.9835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6713   1.0500   0.0000   2.6588 &   8.4745 r
  clock reconvergence pessimism                                                                           0.0000     8.4745
  clock uncertainty                                                                                       0.1000     8.5745
  library hold time                                                                     1.0000            0.4397     9.0142
  data required time                                                                                                 9.0142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0142
  data arrival time                                                                                                 -4.9835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4035 
  total derate : arrival time                                                                             0.0623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4658 

  slack (with derating applied) (VIOLATED)                                                               -4.0308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5649 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          4.1066                     2.1335 &   4.1335 f
  la_data_in[41] (net)                                   2   0.2411 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1335 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7959   4.1257   0.9500  -0.4950  -0.3520 &   3.7816 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2264   0.9500            1.0814 &   4.8630 f
  mprj/buf_i[169] (net)                                  2   0.0135 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0535   0.2264   0.9500  -0.0054  -0.0053 &   4.8577 f
  data arrival time                                                                                                  4.8577

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5276 &   8.3433 r
  clock reconvergence pessimism                                                                           0.0000     8.3433
  clock uncertainty                                                                                       0.1000     8.4433
  library hold time                                                                     1.0000            0.4387     8.8820
  data required time                                                                                                 8.8820
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8820
  data arrival time                                                                                                 -4.8577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3973 
  total derate : arrival time                                                                             0.0908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4881 

  slack (with derating applied) (VIOLATED)                                                               -4.0243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5362 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          4.0642                     2.1124 &   4.1124 f
  la_data_in[38] (net)                                   2   0.2386 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1124 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8173   4.0831   0.9500  -0.4861  -0.3437 &   3.7687 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2231   0.9500            1.0726 &   4.8413 f
  mprj/buf_i[166] (net)                                  2   0.0126 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0153   0.2231   0.9500  -0.0013  -0.0009 &   4.8404 f
  data arrival time                                                                                                  4.8404

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5051 &   8.3208 r
  clock reconvergence pessimism                                                                           0.0000     8.3208
  clock uncertainty                                                                                       0.1000     8.4208
  library hold time                                                                     1.0000            0.4392     8.8600
  data required time                                                                                                 8.8600
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8600
  data arrival time                                                                                                 -4.8404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3962 
  total derate : arrival time                                                                             0.0896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4858 

  slack (with derating applied) (VIOLATED)                                                               -4.0195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5337 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             3.9583                     2.0927 &   4.0927 f
  la_oenb[34] (net)                                      2   0.2337 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0927 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6969   3.9691   0.9500  -0.4171  -0.3031 &   3.7896 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2043   0.9500            1.0387 &   4.8283 f
  mprj/buf_i[98] (net)                                   1   0.0069 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0140   0.2043   0.9500  -0.0012  -0.0010 &   4.8273 f
  data arrival time                                                                                                  4.8273

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6652   1.0500   0.0000   2.4625 &   8.2782 r
  clock reconvergence pessimism                                                                           0.0000     8.2782
  clock uncertainty                                                                                       0.1000     8.3782
  library hold time                                                                     1.0000            0.4416     8.8198
  data required time                                                                                                 8.8198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8198
  data arrival time                                                                                                 -4.8273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3942 
  total derate : arrival time                                                                             0.0827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4769 

  slack (with derating applied) (VIOLATED)                                                               -3.9925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5156 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                              11.8634                     5.9937 &   7.9937 r
  io_in[24] (net)                                        2   0.4090 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9937 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.0510  11.8822   0.9500  -3.9729  -3.8838 &   4.1099 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3891   0.9500            0.1072 &   4.2171 r
  mprj/buf_i[216] (net)                                  2   0.0390 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0894   0.3892   0.9500  -0.0498  -0.0490 &   4.1681 r
  data arrival time                                                                                                  4.1681

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4858   1.0500   0.0000   1.9800 &   7.7957 r
  clock reconvergence pessimism                                                                           0.0000     7.7957
  clock uncertainty                                                                                       0.1000     7.8957
  library hold time                                                                     1.0000            0.2638     8.1595
  data required time                                                                                                 8.1595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1595
  data arrival time                                                                                                 -4.1681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3712 
  total derate : arrival time                                                                             0.2221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5933 

  slack (with derating applied) (VIOLATED)                                                               -3.9914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3981 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             6.9180                     3.5073 &   5.5073 r
  la_oenb[10] (net)                                      2   0.2384 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.5073 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3836   6.9263   0.9500  -1.5226  -1.4600 &   4.0473 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2128   0.9500            0.2082 &   4.2555 r
  mprj/buf_i[74] (net)                                   1   0.0036 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2128   0.9500   0.0000   0.0001 &   4.2556 r
  data arrival time                                                                                                  4.2556

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5780   1.0500   0.0000   2.0556 &   7.8713 r
  clock reconvergence pessimism                                                                           0.0000     7.8713
  clock uncertainty                                                                                       0.1000     7.9713
  library hold time                                                                     1.0000            0.2670     8.2382
  data required time                                                                                                 8.2382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2382
  data arrival time                                                                                                 -4.2556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3748 
  total derate : arrival time                                                                             0.0944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4692 

  slack (with derating applied) (VIOLATED)                                                               -3.9826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5134 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                           11.3095                     5.6323 &   7.6323 r
  wbs_dat_i[7] (net)                                     2   0.3909 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.6323 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -10.5714  11.3446   0.9500  -5.4846  -5.4234 &   2.2089 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3238   0.9500            0.0745 &   2.2834 r
  mprj/buf_i[7] (net)                                    2   0.0189 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0312   0.3238   0.9500  -0.0133  -0.0133 &   2.2702 r
  data arrival time                                                                                                  2.2702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.5468   1.0500   0.0000   0.0621 &   5.8778 r
  clock reconvergence pessimism                                                                           0.0000     5.8778
  clock uncertainty                                                                                       0.1000     5.9778
  library hold time                                                                     1.0000            0.2657     6.2435
  data required time                                                                                                 6.2435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2435
  data arrival time                                                                                                 -2.2702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.2965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5764 

  slack (with derating applied) (VIOLATED)                                                               -3.9733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3969 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             3.7575                     1.9742 &   3.9742 f
  la_oenb[24] (net)                                      2   0.2203 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9742 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3656   3.7715   0.9500  -0.2017  -0.0752 &   3.8990 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2256   0.9500            1.0339 &   4.9328 f
  mprj/buf_i[88] (net)                                   2   0.0166 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0457   0.2256   0.9500  -0.0045  -0.0041 &   4.9287 f
  data arrival time                                                                                                  4.9287

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6692   1.0500   0.0000   2.5413 &   8.3570 r
  clock reconvergence pessimism                                                                           0.0000     8.3570
  clock uncertainty                                                                                       0.1000     8.4570
  library hold time                                                                     1.0000            0.4388     8.8958
  data required time                                                                                                 8.8958
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8958
  data arrival time                                                                                                 -4.9287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3980 
  total derate : arrival time                                                                             0.0719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4699 

  slack (with derating applied) (VIOLATED)                                                               -3.9671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4972 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[45] (in)                                                             7.6782                     3.8891 &   5.8891 r
  la_oenb[45] (net)                                      2   0.2646 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.8891 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1492   7.6883   0.9500  -1.2700  -1.1677 &   4.7213 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2837   0.9500            0.2315 &   4.9529 r
  mprj/buf_i[109] (net)                                  2   0.0223 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1190   0.2837   0.9500  -0.0572  -0.0593 &   4.8936 r
  data arrival time                                                                                                  4.8936

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6700 &   8.4857 r
  clock reconvergence pessimism                                                                           0.0000     8.4857
  clock uncertainty                                                                                       0.1000     8.5857
  library hold time                                                                     1.0000            0.2669     8.8526
  data required time                                                                                                 8.8526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8526
  data arrival time                                                                                                 -4.8936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4041 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4914 

  slack (with derating applied) (VIOLATED)                                                               -3.9590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4676 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          3.0698                     1.6075 &   3.6075 f
  la_data_in[18] (net)                                   2   0.1804 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6075 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0805   0.9500   0.0000   0.1085 &   3.7161 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1791   0.9500            0.8898 &   4.6058 f
  mprj/buf_i[146] (net)                                  1   0.0049 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1791   0.9500   0.0000   0.0002 &   4.6060 f
  data arrival time                                                                                                  4.6060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6094   1.0500   0.0000   2.1899 &   8.0056 r
  clock reconvergence pessimism                                                                           0.0000     8.0056
  clock uncertainty                                                                                       0.1000     8.1056
  library hold time                                                                     1.0000            0.4449     8.5505
  data required time                                                                                                 8.5505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5505
  data arrival time                                                                                                 -4.6060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3812 
  total derate : arrival time                                                                             0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4338 

  slack (with derating applied) (VIOLATED)                                                               -3.9445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5107 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          4.0383                     2.0881 &   4.0881 f
  la_data_in[37] (net)                                   2   0.2366 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0881 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6559   4.0597   0.9500  -0.3837  -0.2301 &   3.8580 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2108   0.9500            1.0571 &   4.9151 f
  mprj/buf_i[165] (net)                                  1   0.0085 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0206   0.2108   0.9500  -0.0020  -0.0018 &   4.9133 f
  data arrival time                                                                                                  4.9133

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6655   1.0500   0.0000   2.4929 &   8.3086 r
  clock reconvergence pessimism                                                                           0.0000     8.3086
  clock uncertainty                                                                                       0.1000     8.4086
  library hold time                                                                     1.0000            0.4408     8.8494
  data required time                                                                                                 8.8494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8494
  data arrival time                                                                                                 -4.9133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3956 
  total derate : arrival time                                                                             0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4797 

  slack (with derating applied) (VIOLATED)                                                               -3.9361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4564 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          3.9444                     2.0515 &   4.0515 f
  la_data_in[40] (net)                                   2   0.2315 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0515 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4507   3.9625   0.9500  -0.2958  -0.1533 &   3.8982 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2238   0.9500            1.0575 &   4.9557 f
  mprj/buf_i[168] (net)                                  2   0.0137 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0394   0.2238   0.9500  -0.0040  -0.0039 &   4.9518 f
  data arrival time                                                                                                  4.9518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5255 &   8.3412 r
  clock reconvergence pessimism                                                                           0.0000     8.3412
  clock uncertainty                                                                                       0.1000     8.4412
  library hold time                                                                     1.0000            0.4391     8.8803
  data required time                                                                                                 8.8803
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8803
  data arrival time                                                                                                 -4.9518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3972 
  total derate : arrival time                                                                             0.0789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4761 

  slack (with derating applied) (VIOLATED)                                                               -3.9284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4523 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             3.7233                     1.9332 &   3.9332 f
  la_oenb[48] (net)                                      2   0.2156 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9332 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7413   0.9500   0.0000   0.1568 &   4.0900 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2218   0.9500            1.0256 &   5.1156 f
  mprj/buf_i[112] (net)                                  2   0.0150 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0289   0.2218   0.9500  -0.0027  -0.0023 &   5.1133 f
  data arrival time                                                                                                  5.1133

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6744 &   8.4901 r
  clock reconvergence pessimism                                                                           0.0000     8.4901
  clock uncertainty                                                                                       0.1000     8.5901
  library hold time                                                                     1.0000            0.4394     9.0294
  data required time                                                                                                 9.0294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0294
  data arrival time                                                                                                 -5.1133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.0624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4667 

  slack (with derating applied) (VIOLATED)                                                               -3.9161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4494 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             3.7683                     1.9860 &   3.9860 f
  la_oenb[40] (net)                                      2   0.2221 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9860 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3180   3.7800   0.9500  -0.1636  -0.0375 &   3.9485 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2126   0.9500            1.0216 &   4.9701 f
  mprj/buf_i[104] (net)                                  2   0.0112 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2126   0.9500   0.0000   0.0004 &   4.9705 f
  data arrival time                                                                                                  4.9705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5257 &   8.3414 r
  clock reconvergence pessimism                                                                           0.0000     8.3414
  clock uncertainty                                                                                       0.1000     8.4414
  library hold time                                                                     1.0000            0.4405     8.8819
  data required time                                                                                                 8.8819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8819
  data arrival time                                                                                                 -4.9705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3972 
  total derate : arrival time                                                                             0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4662 

  slack (with derating applied) (VIOLATED)                                                               -3.9114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4452 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             3.8202                     1.9858 &   3.9858 f
  la_oenb[47] (net)                                      2   0.2241 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9858 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2227   3.8376   0.9500  -0.0558   0.0979 &   4.0837 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2284   0.9500            1.0460 &   5.1297 f
  mprj/buf_i[111] (net)                                  2   0.0172 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0770   0.2284   0.9500  -0.0072  -0.0069 &   5.1228 f
  data arrival time                                                                                                  5.1228

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6749 &   8.4906 r
  clock reconvergence pessimism                                                                           0.0000     8.4906
  clock uncertainty                                                                                       0.1000     8.5906
  library hold time                                                                     1.0000            0.4385     9.0291
  data required time                                                                                                 9.0291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0291
  data arrival time                                                                                                 -5.1228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9063

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4708 

  slack (with derating applied) (VIOLATED)                                                               -3.9063 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4355 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             3.8393                     1.9865 &   3.9865 f
  la_oenb[46] (net)                                      2   0.2249 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9865 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3524   3.8593   0.9500  -0.0843   0.0785 &   4.0649 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2504   0.9500            1.0724 &   5.1374 f
  mprj/buf_i[110] (net)                                  2   0.0282 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1136   0.2504   0.9500  -0.0151  -0.0148 &   5.1226 f
  data arrival time                                                                                                  5.1226

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6751 &   8.4908 r
  clock reconvergence pessimism                                                                           0.0000     8.4908
  clock uncertainty                                                                                       0.1000     8.5908
  library hold time                                                                     1.0000            0.4332     9.0240
  data required time                                                                                                 9.0240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0240
  data arrival time                                                                                                 -5.1226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.0703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4746 

  slack (with derating applied) (VIOLATED)                                                               -3.9014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4268 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             3.1495                     1.6598 &   3.6598 f
  la_oenb[17] (net)                                      2   0.1855 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6598 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   3.1583   0.9500   0.0000   0.1004 &   3.7602 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1810   0.9500            0.9026 &   4.6628 f
  mprj/buf_i[81] (net)                                   1   0.0050 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1810   0.9500   0.0000   0.0001 &   4.6629 f
  data arrival time                                                                                                  4.6629

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6147   1.0500   0.0000   2.2032 &   8.0189 r
  clock reconvergence pessimism                                                                           0.0000     8.0189
  clock uncertainty                                                                                       0.1000     8.1189
  library hold time                                                                     1.0000            0.4447     8.5635
  data required time                                                                                                 8.5635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5635
  data arrival time                                                                                                 -4.6629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3819 
  total derate : arrival time                                                                             0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4346 

  slack (with derating applied) (VIOLATED)                                                               -3.9006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4660 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          4.1547                     2.1493 &   4.1493 f
  la_data_in[35] (net)                                   2   0.2436 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1493 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7267   4.1762   0.9500  -0.4332  -0.2767 &   3.8726 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2116   0.9500            1.0730 &   4.9456 f
  mprj/buf_i[163] (net)                                  1   0.0080 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2116   0.9500   0.0000   0.0003 &   4.9458 f
  data arrival time                                                                                                  4.9458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6665   1.0500   0.0000   2.4835 &   8.2992 r
  clock reconvergence pessimism                                                                           0.0000     8.2992
  clock uncertainty                                                                                       0.1000     8.3992
  library hold time                                                                     1.0000            0.4407     8.8399
  data required time                                                                                                 8.8399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8399
  data arrival time                                                                                                 -4.9458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3952 
  total derate : arrival time                                                                             0.0875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4827 

  slack (with derating applied) (VIOLATED)                                                               -3.8940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4113 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             4.0536                     2.0989 &   4.0989 f
  la_oenb[52] (net)                                      2   0.2377 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0989 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4343   4.0753   0.9500  -0.1784  -0.0093 &   4.0896 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2040   0.9500            1.0522 &   5.1418 f
  mprj/buf_i[116] (net)                                  1   0.0060 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0514   0.2040   0.9500  -0.0046  -0.0046 &   5.1372 f
  data arrival time                                                                                                  5.1372

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6723 &   8.4880 r
  clock reconvergence pessimism                                                                           0.0000     8.4880
  clock uncertainty                                                                                       0.1000     8.5880
  library hold time                                                                     1.0000            0.4417     9.0296
  data required time                                                                                                 9.0296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0296
  data arrival time                                                                                                 -5.1372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4042 
  total derate : arrival time                                                                             0.0739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4781 

  slack (with derating applied) (VIOLATED)                                                               -3.8924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4143 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          4.0989                     2.1212 &   4.1212 f
  la_data_in[36] (net)                                   2   0.2403 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1212 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6870   4.1199   0.9500  -0.3999  -0.2445 &   3.8767 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2063   0.9500            1.0603 &   4.9370 f
  mprj/buf_i[164] (net)                                  1   0.0065 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0167   0.2063   0.9500  -0.0014  -0.0012 &   4.9358 f
  data arrival time                                                                                                  4.9358

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6652   1.0500   0.0000   2.4597 &   8.2754 r
  clock reconvergence pessimism                                                                           0.0000     8.2754
  clock uncertainty                                                                                       0.1000     8.3754
  library hold time                                                                     1.0000            0.4414     8.8167
  data required time                                                                                                 8.8167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8167
  data arrival time                                                                                                 -4.9358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3941 
  total derate : arrival time                                                                             0.0851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4792 

  slack (with derating applied) (VIOLATED)                                                               -3.8810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4018 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               3.2931                     1.7617 &   3.7617 f
  io_in[17] (net)                                        2   0.1935 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7617 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6372   3.2987   0.9500  -0.4185  -0.3537 &   3.4080 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2473   0.9500            0.9889 &   4.3969 f
  mprj/buf_i[209] (net)                                  2   0.0330 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0150   0.2474   0.9500  -0.0012   0.0010 &   4.3979 f
  data arrival time                                                                                                  4.3979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9202 &   7.7359 r
  clock reconvergence pessimism                                                                           0.0000     7.7359
  clock uncertainty                                                                                       0.1000     7.8359
  library hold time                                                                     1.0000            0.4340     8.2699
  data required time                                                                                                 8.2699
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2699
  data arrival time                                                                                                 -4.3979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3684 
  total derate : arrival time                                                                             0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4460 

  slack (with derating applied) (VIOLATED)                                                               -3.8720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4259 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             3.7706                     1.9672 &   3.9672 f
  la_oenb[50] (net)                                      2   0.2206 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9672 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1505   3.7881   0.9500  -0.0123   0.1423 &   4.1095 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2077   0.9500            1.0178 &   5.1274 f
  mprj/buf_i[114] (net)                                  1   0.0094 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1122   0.2077   0.9500  -0.0103  -0.0106 &   5.1168 f
  data arrival time                                                                                                  5.1168

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6200 &   8.4357 r
  clock reconvergence pessimism                                                                           0.0000     8.4357
  clock uncertainty                                                                                       0.1000     8.5357
  library hold time                                                                     1.0000            0.4412     8.9769
  data required time                                                                                                 8.9769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9769
  data arrival time                                                                                                 -5.1168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4017 
  total derate : arrival time                                                                             0.0629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4646 

  slack (with derating applied) (VIOLATED)                                                               -3.8601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3955 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             4.7697                     2.4758 &   4.4758 f
  la_oenb[39] (net)                                      2   0.2803 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4758 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3490   4.7939   0.9500  -0.8065  -0.6425 &   3.8333 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2427   0.9500            1.1850 &   5.0183 f
  mprj/buf_i[103] (net)                                  2   0.0143 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0307   0.2427   0.9500  -0.0032  -0.0029 &   5.0154 f
  data arrival time                                                                                                  5.0154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6657   1.0500   0.0000   2.5230 &   8.3387 r
  clock reconvergence pessimism                                                                           0.0000     8.3387
  clock uncertainty                                                                                       0.1000     8.4387
  library hold time                                                                     1.0000            0.4356     8.8743
  data required time                                                                                                 8.8743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8743
  data arrival time                                                                                                 -5.0154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3971 
  total derate : arrival time                                                                             0.1136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5107 

  slack (with derating applied) (VIOLATED)                                                               -3.8588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3481 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             3.9402                     2.0560 &   4.0560 f
  la_oenb[51] (net)                                      2   0.2315 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0560 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3207   3.9560   0.9500  -0.0505   0.1034 &   4.1594 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2064   0.9500            1.0392 &   5.1985 f
  mprj/buf_i[115] (net)                                  1   0.0077 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0507   0.2064   0.9500  -0.0049  -0.0049 &   5.1937 f
  data arrival time                                                                                                  5.1937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6712   1.0500   0.0000   2.6678 &   8.4835 r
  clock reconvergence pessimism                                                                           0.0000     8.4835
  clock uncertainty                                                                                       0.1000     8.5835
  library hold time                                                                     1.0000            0.4413     9.0249
  data required time                                                                                                 9.0249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0249
  data arrival time                                                                                                 -5.1937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4040 
  total derate : arrival time                                                                             0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4697 

  slack (with derating applied) (VIOLATED)                                                               -3.8312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3615 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             4.0572                     2.1008 &   4.1008 f
  la_oenb[53] (net)                                      2   0.2379 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1008 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4042   4.0792   0.9500  -0.1339   0.0408 &   4.1416 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2151   0.9500            1.0640 &   5.2056 f
  mprj/buf_i[117] (net)                                  1   0.0099 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0383   0.2151   0.9500  -0.0039  -0.0038 &   5.2018 f
  data arrival time                                                                                                  5.2018

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6711   1.0500   0.0000   2.6751 &   8.4908 r
  clock reconvergence pessimism                                                                           0.0000     8.4908
  clock uncertainty                                                                                       0.1000     8.5908
  library hold time                                                                     1.0000            0.4402     9.0310
  data required time                                                                                                 9.0310
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0310
  data arrival time                                                                                                 -5.2018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4768 

  slack (with derating applied) (VIOLATED)                                                               -3.8292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3524 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              3.5019                     1.8451 &   3.8451 f
  la_oenb[8] (net)                                       2   0.2065 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8451 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8225   3.5121   0.9500  -0.4841  -0.3893 &   3.4558 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1869   0.9500            0.9581 &   4.4140 f
  mprj/buf_i[72] (net)                                   1   0.0042 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1869   0.9500   0.0000   0.0001 &   4.4140 f
  data arrival time                                                                                                  4.4140

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5819   1.0500   0.0000   1.8775 &   7.6932 r
  clock reconvergence pessimism                                                                           0.0000     7.6932
  clock uncertainty                                                                                       0.1000     7.7932
  library hold time                                                                     1.0000            0.4439     8.2371
  data required time                                                                                                 8.2371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2371
  data arrival time                                                                                                 -4.4140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3663 
  total derate : arrival time                                                                             0.0809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4472 

  slack (with derating applied) (VIOLATED)                                                               -3.8231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3758 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             4.7162                     2.4280 &   4.4280 f
  la_oenb[59] (net)                                      2   0.2761 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4280 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2778   4.7467   0.9500  -0.7641  -0.5788 &   3.8492 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2785   0.9500            1.2133 &   5.0626 f
  mprj/buf_i[123] (net)                                  2   0.0308 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0786   0.2786   0.9500  -0.0081  -0.0047 &   5.0578 f
  data arrival time                                                                                                  5.0578

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6683   1.0500   0.0000   2.5195 &   8.3352 r
  clock reconvergence pessimism                                                                           0.0000     8.3352
  clock uncertainty                                                                                       0.1000     8.4352
  library hold time                                                                     1.0000            0.4242     8.8594
  data required time                                                                                                 8.8594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8594
  data arrival time                                                                                                 -5.0578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3969 
  total derate : arrival time                                                                             0.1144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5113 

  slack (with derating applied) (VIOLATED)                                                               -3.8016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2903 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              3.3700                     1.7681 &   3.7681 f
  la_oenb[9] (net)                                       2   0.1984 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7681 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6343   3.3809   0.9500  -0.3993  -0.3009 &   3.4672 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1824   0.9500            0.9352 &   4.4024 f
  mprj/buf_i[73] (net)                                   1   0.0036 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1824   0.9500   0.0000   0.0001 &   4.4024 f
  data arrival time                                                                                                  4.4024

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5575   1.0500   0.0000   1.7790 &   7.5947 r
  clock reconvergence pessimism                                                                           0.0000     7.5947
  clock uncertainty                                                                                       0.1000     7.6947
  library hold time                                                                     1.0000            0.4445     8.1392
  data required time                                                                                                 8.1392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1392
  data arrival time                                                                                                 -4.4024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3617 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4371 

  slack (with derating applied) (VIOLATED)                                                               -3.7368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2997 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          4.6136                     2.3877 &   4.3877 f
  la_data_in[56] (net)                                   2   0.2709 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3877 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9853   4.6408   0.9500  -0.5612  -0.3781 &   4.0096 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2633   0.9500            1.1878 &   5.1974 f
  mprj/buf_i[184] (net)                                  2   0.0262 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0731   0.2633   0.9500  -0.0069  -0.0061 &   5.1913 f
  data arrival time                                                                                                  5.1913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6699   1.0500   0.0000   2.5606 &   8.3763 r
  clock reconvergence pessimism                                                                           0.0000     8.3763
  clock uncertainty                                                                                       0.1000     8.4763
  library hold time                                                                     1.0000            0.4291     8.9054
  data required time                                                                                                 8.9054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9054
  data arrival time                                                                                                 -5.1913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3989 
  total derate : arrival time                                                                             0.1021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5010 

  slack (with derating applied) (VIOLATED)                                                               -3.7141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2131 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             4.6723                     2.4124 &   4.4124 f
  la_oenb[55] (net)                                      2   0.2741 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4124 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0056   4.7001   0.9500  -0.5867  -0.4006 &   4.0117 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2642   0.9500            1.1964 &   5.2081 f
  mprj/buf_i[119] (net)                                  2   0.0260 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0439   0.2642   0.9500  -0.0048  -0.0039 &   5.2042 f
  data arrival time                                                                                                  5.2042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6701   1.0500   0.0000   2.5689 &   8.3846 r
  clock reconvergence pessimism                                                                           0.0000     8.3846
  clock uncertainty                                                                                       0.1000     8.4846
  library hold time                                                                     1.0000            0.4288     8.9134
  data required time                                                                                                 8.9134
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9134
  data arrival time                                                                                                 -5.2042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3993 
  total derate : arrival time                                                                             0.1039 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5032 

  slack (with derating applied) (VIOLATED)                                                               -3.7092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2060 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           3.1973                     1.6770 &   3.6770 f
  la_data_in[9] (net)                                    2   0.1881 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6770 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1697   3.2081   0.9500  -0.0139   0.0977 &   3.7747 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1772   0.9500            0.9056 &   4.6803 f
  mprj/buf_i[137] (net)                                  1   0.0031 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1772   0.9500   0.0000   0.0001 &   4.6804 f
  data arrival time                                                                                                  4.6804

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5699   1.0500   0.0000   2.0232 &   7.8389 r
  clock reconvergence pessimism                                                                           0.0000     7.8389
  clock uncertainty                                                                                       0.1000     7.9389
  library hold time                                                                     1.0000            0.4452     8.3841
  data required time                                                                                                 8.3841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3841
  data arrival time                                                                                                 -4.6804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3733 
  total derate : arrival time                                                                             0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4276 

  slack (with derating applied) (VIOLATED)                                                               -3.7037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2762 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          4.9271                     2.5438 &   4.5438 f
  la_data_in[58] (net)                                   2   0.2904 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5438 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3816   4.9581   0.9500  -0.7947  -0.6008 &   3.9430 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2686   0.9500            1.2312 &   5.1742 f
  mprj/buf_i[186] (net)                                  2   0.0241 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0452   0.2687   0.9500  -0.0043  -0.0019 &   5.1723 f
  data arrival time                                                                                                  5.1723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6657   1.0500   0.0000   2.5187 &   8.3345 r
  clock reconvergence pessimism                                                                           0.0000     8.3345
  clock uncertainty                                                                                       0.1000     8.4345
  library hold time                                                                     1.0000            0.4274     8.8618
  data required time                                                                                                 8.8618
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8618
  data arrival time                                                                                                 -5.1723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3969 
  total derate : arrival time                                                                             0.1172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5141 

  slack (with derating applied) (VIOLATED)                                                               -3.6895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1755 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              7.0767                     3.5971 &   5.5971 r
  la_oenb[6] (net)                                       2   0.2443 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5971 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4703   7.0837   0.9500  -1.5072  -1.4459 &   4.1512 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2185   0.9500            0.2050 &   4.3561 r
  mprj/buf_i[70] (net)                                   1   0.0046 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2185   0.9500   0.0000   0.0002 &   4.3563 r
  data arrival time                                                                                                  4.3563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8387 &   7.6544 r
  clock reconvergence pessimism                                                                           0.0000     7.6544
  clock uncertainty                                                                                       0.1000     7.7544
  library hold time                                                                     1.0000            0.2673     8.0217
  data required time                                                                                                 8.0217
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0217
  data arrival time                                                                                                 -4.3563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3645 
  total derate : arrival time                                                                             0.0933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4578 

  slack (with derating applied) (VIOLATED)                                                               -3.6654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2076 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[34] (in)                                                          5.0567                     2.6236 &   4.6236 f
  la_data_in[34] (net)                                   2   0.2989 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6236 f
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5586   5.0841   0.9500  -0.8285  -0.6505 &   3.9732 f
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2476   0.9500            1.2277 &   5.2009 f
  mprj/buf_i[162] (net)                                  2   0.0138 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0158   0.2476   0.9500  -0.0013  -0.0009 &   5.2000 f
  data arrival time                                                                                                  5.2000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6655   1.0500   0.0000   2.4797 &   8.2954 r
  clock reconvergence pessimism                                                                           0.0000     8.2954
  clock uncertainty                                                                                       0.1000     8.3954
  library hold time                                                                     1.0000            0.4341     8.8295
  data required time                                                                                                 8.8295
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8295
  data arrival time                                                                                                 -5.2000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3950 
  total derate : arrival time                                                                             0.1177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5127 

  slack (with derating applied) (VIOLATED)                                                               -3.6294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1167 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             3.9889                     2.0678 &   4.0678 f
  la_oenb[56] (net)                                      2   0.2340 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0678 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1161   4.0100   0.9500  -0.0095   0.1654 &   4.2332 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2753   0.9500            1.1152 &   5.3483 f
  mprj/buf_i[120] (net)                                  2   0.0377 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1255   0.2754   0.9500  -0.0227  -0.0206 &   5.3277 f
  data arrival time                                                                                                  5.3277

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6695   1.0500   0.0000   2.5509 &   8.3666 r
  clock reconvergence pessimism                                                                           0.0000     8.3666
  clock uncertainty                                                                                       0.1000     8.4666
  library hold time                                                                     1.0000            0.4253     8.8919
  data required time                                                                                                 8.8919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8919
  data arrival time                                                                                                 -5.3277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3984 
  total derate : arrival time                                                                             0.0697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4681 

  slack (with derating applied) (VIOLATED)                                                               -3.5642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0960 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[3] (in)                                                              7.1804                     3.6411 &   5.6411 r
  la_oenb[3] (net)                                       2   0.2475 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6411 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4687   7.1890   0.9500  -1.4637  -1.3869 &   4.2542 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2205   0.9500            0.2011 &   4.4553 r
  mprj/buf_i[67] (net)                                   1   0.0048 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2205   0.9500   0.0000   0.0001 &   4.4554 r
  data arrival time                                                                                                  4.4554

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8281 &   7.6438 r
  clock reconvergence pessimism                                                                           0.0000     7.6438
  clock uncertainty                                                                                       0.1000     7.7438
  library hold time                                                                     1.0000            0.2674     8.0112
  data required time                                                                                                 8.0112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0112
  data arrival time                                                                                                 -4.4554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3640 
  total derate : arrival time                                                                             0.0917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4557 

  slack (with derating applied) (VIOLATED)                                                               -3.5558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1001 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             3.9066                     2.0266 &   4.0266 f
  la_oenb[60] (net)                                      2   0.2291 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0266 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9262   0.9500   0.0000   0.1700 &   4.1966 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2673   0.9500            1.0950 &   5.2917 f
  mprj/buf_i[124] (net)                                  2   0.0344 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0186   0.2675   0.9500  -0.0015   0.0022 &   5.2938 f
  data arrival time                                                                                                  5.2938

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6676   1.0500   0.0000   2.5050 &   8.3207 r
  clock reconvergence pessimism                                                                           0.0000     8.3207
  clock uncertainty                                                                                       0.1000     8.4207
  library hold time                                                                     1.0000            0.4278     8.8485
  data required time                                                                                                 8.8485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8485
  data arrival time                                                                                                 -5.2938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3962 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4631 

  slack (with derating applied) (VIOLATED)                                                               -3.5546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0916 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           3.9771                     2.0714 &   4.0714 f
  la_data_in[5] (net)                                    2   0.2336 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0714 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8541   3.9955   0.9500  -0.5550  -0.4244 &   3.6470 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1959   0.9500            1.0336 &   4.6806 f
  mprj/buf_i[133] (net)                                  1   0.0037 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1959   0.9500   0.0000   0.0001 &   4.6807 f
  data arrival time                                                                                                  4.6807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.8261 &   7.6418 r
  clock reconvergence pessimism                                                                           0.0000     7.6418
  clock uncertainty                                                                                       0.1000     7.7418
  library hold time                                                                     1.0000            0.4427     8.1845
  data required time                                                                                                 8.1845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1845
  data arrival time                                                                                                 -4.6807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3639 
  total derate : arrival time                                                                             0.0905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4544 

  slack (with derating applied) (VIOLATED)                                                               -3.5037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0494 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[59] (in)                                                          8.7857                     4.4026 &   6.4026 r
  la_data_in[59] (net)                                   2   0.3039 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.4026 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5767   8.8057   0.9500  -1.5377  -1.3811 &   5.0215 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3430   0.9500            0.2222 &   5.2437 r
  mprj/buf_i[187] (net)                                  2   0.0367 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0888   0.3431   0.9500  -0.0460  -0.0444 &   5.1993 r
  data arrival time                                                                                                  5.1993

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6656   1.0500   0.0000   2.5045 &   8.3202 r
  clock reconvergence pessimism                                                                           0.0000     8.3202
  clock uncertainty                                                                                       0.1000     8.4202
  library hold time                                                                     1.0000            0.2651     8.6853
  data required time                                                                                                 8.6853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.6853
  data arrival time                                                                                                 -5.1993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3962 
  total derate : arrival time                                                                             0.1034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4996 

  slack (with derating applied) (VIOLATED)                                                               -3.4860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9864 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               3.3283                     1.7326 &   3.7326 f
  io_in[26] (net)                                        2   0.1955 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7326 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3429   0.9500   0.0000   0.1330 &   3.8656 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2476   0.9500            0.9955 &   4.8611 f
  mprj/buf_i[218] (net)                                  2   0.0326 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2477   0.9500   0.0000   0.0021 &   4.8632 f
  data arrival time                                                                                                  4.8632

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9867 &   7.8024 r
  clock reconvergence pessimism                                                                           0.0000     7.8024
  clock uncertainty                                                                                       0.1000     7.9024
  library hold time                                                                     1.0000            0.4339     8.3363
  data required time                                                                                                 8.3363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3363
  data arrival time                                                                                                 -4.8632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3715 
  total derate : arrival time                                                                             0.0595 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4310 

  slack (with derating applied) (VIOLATED)                                                               -3.4731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0420 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           3.3711                     1.7659 &   3.7659 f
  la_data_in[7] (net)                                    2   0.1984 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7659 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3836   0.9500   0.0000   0.1239 &   3.8898 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1845   0.9500            0.9377 &   4.8275 f
  mprj/buf_i[135] (net)                                  1   0.0044 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1845   0.9500   0.0000   0.0001 &   4.8276 f
  data arrival time                                                                                                  4.8276

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5950   1.0500   0.0000   1.9346 &   7.7503 r
  clock reconvergence pessimism                                                                           0.0000     7.7503
  clock uncertainty                                                                                       0.1000     7.8503
  library hold time                                                                     1.0000            0.4442     8.2945
  data required time                                                                                                 8.2945
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.2945
  data arrival time                                                                                                 -4.8276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3691 
  total derate : arrival time                                                                             0.0559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4249 

  slack (with derating applied) (VIOLATED)                                                               -3.4669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0419 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             4.9724                     2.5812 &   4.5812 f
  la_oenb[54] (net)                                      2   0.2939 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5812 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9052   4.9990   0.9500  -0.5221  -0.3282 &   4.2529 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2678   0.9500            1.2389 &   5.4918 f
  mprj/buf_i[118] (net)                                  2   0.0245 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1136   0.2678   0.9500  -0.0114  -0.0110 &   5.4809 f
  data arrival time                                                                                                  5.4809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6708   1.0500   0.0000   2.5971 &   8.4128 r
  clock reconvergence pessimism                                                                           0.0000     8.4128
  clock uncertainty                                                                                       0.1000     8.5128
  library hold time                                                                     1.0000            0.4277     8.9404
  data required time                                                                                                 8.9404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9404
  data arrival time                                                                                                 -5.4809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4006 
  total derate : arrival time                                                                             0.1035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5041 

  slack (with derating applied) (VIOLATED)                                                               -3.4596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9555 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             4.1062                     2.1142 &   4.1142 f
  la_oenb[58] (net)                                      2   0.2401 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1142 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.1315   0.9500   0.0000   0.1958 &   4.3100 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2475   0.9500            1.1049 &   5.4149 f
  mprj/buf_i[122] (net)                                  2   0.0239 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0312   0.2475   0.9500  -0.0031  -0.0019 &   5.4130 f
  data arrival time                                                                                                  5.4130

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6657   1.0500   0.0000   2.5164 &   8.3321 r
  clock reconvergence pessimism                                                                           0.0000     8.3321
  clock uncertainty                                                                                       0.1000     8.4321
  library hold time                                                                     1.0000            0.4341     8.8662
  data required time                                                                                                 8.8662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8662
  data arrival time                                                                                                 -5.4130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3968 
  total derate : arrival time                                                                             0.0687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4654 

  slack (with derating applied) (VIOLATED)                                                               -3.4532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9878 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[13] (in)                                                               7.8565                     4.0124 &   6.0124 r
  io_in[13] (net)                                        2   0.2721 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.0124 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2811   7.8631   0.9500  -1.8390  -1.7911 &   4.2213 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3407   0.9500            0.2685 &   4.4899 r
  mprj/buf_i[205] (net)                                  2   0.0403 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0433   0.3408   0.9500  -0.0203  -0.0181 &   4.4717 r
  data arrival time                                                                                                  4.4717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4727   1.0500   0.0000   1.7122 &   7.5279 r
  clock reconvergence pessimism                                                                           0.0000     7.5279
  clock uncertainty                                                                                       0.1000     7.6279
  library hold time                                                                     1.0000            0.2652     7.8931
  data required time                                                                                                 7.8931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8931
  data arrival time                                                                                                 -4.4717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3585 
  total derate : arrival time                                                                             0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4731 

  slack (with derating applied) (VIOLATED)                                                               -3.4214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9483 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           4.0438                     2.1295 &   4.1295 f
  la_data_in[1] (net)                                    2   0.2385 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1295 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9257   4.0567   0.9500  -0.5161  -0.3952 &   3.7343 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1995   0.9500            1.0452 &   4.7795 f
  mprj/buf_i[129] (net)                                  1   0.0045 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1995   0.9500   0.0000   0.0001 &   4.7796 f
  data arrival time                                                                                                  4.7796

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.8313 &   7.6470 r
  clock reconvergence pessimism                                                                           0.0000     7.6470
  clock uncertainty                                                                                       0.1000     7.7470
  library hold time                                                                     1.0000            0.4422     8.1892
  data required time                                                                                                 8.1892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1892
  data arrival time                                                                                                 -4.7796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3641 
  total derate : arrival time                                                                             0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4527 

  slack (with derating applied) (VIOLATED)                                                               -3.4096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9569 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           3.7594                     1.9753 &   3.9753 f
  la_data_in[4] (net)                                    2   0.2205 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9753 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5099   3.7734   0.9500  -0.3242  -0.1993 &   3.7760 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2046   0.9500            1.0126 &   4.7886 f
  mprj/buf_i[132] (net)                                  1   0.0084 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0068   0.2046   0.9500  -0.0006  -0.0004 &   4.7882 f
  data arrival time                                                                                                  4.7882

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.8332 &   7.6489 r
  clock reconvergence pessimism                                                                           0.0000     7.6489
  clock uncertainty                                                                                       0.1000     7.7489
  library hold time                                                                     1.0000            0.4416     8.1904
  data required time                                                                                                 8.1904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1904
  data arrival time                                                                                                 -4.7882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3642 
  total derate : arrival time                                                                             0.0770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4412 

  slack (with derating applied) (VIOLATED)                                                               -3.4023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9611 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             4.8957                     2.5107 &   4.5107 f
  la_oenb[61] (net)                                      2   0.2877 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5107 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1552   4.9337   0.9500  -0.6685  -0.4554 &   4.0553 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3103   0.9500            1.2706 &   5.3258 f
  mprj/buf_i[125] (net)                                  2   0.0439 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0253   0.3107   0.9500  -0.0021   0.0035 &   5.3294 f
  data arrival time                                                                                                  5.3294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6226   1.0500   0.0000   2.4016 &   8.2173 r
  clock reconvergence pessimism                                                                           0.0000     8.2173
  clock uncertainty                                                                                       0.1000     8.3173
  library hold time                                                                     1.0000            0.4141     8.7314
  data required time                                                                                                 8.7314
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7314
  data arrival time                                                                                                 -5.3294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3913 
  total derate : arrival time                                                                             0.1137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5050 

  slack (with derating applied) (VIOLATED)                                                               -3.4021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8971 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               3.8549                     2.0340 &   4.0340 f
  io_in[16] (net)                                        2   0.2273 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0340 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7329   3.8651   0.9500  -0.4460  -0.3424 &   3.6916 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2468   0.9500            1.0695 &   4.7610 f
  mprj/buf_i[208] (net)                                  2   0.0264 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2468   0.9500   0.0000   0.0011 &   4.7622 f
  data arrival time                                                                                                  4.7622

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4805   1.0500   0.0000   1.8074 &   7.6231 r
  clock reconvergence pessimism                                                                           0.0000     7.6231
  clock uncertainty                                                                                       0.1000     7.7231
  library hold time                                                                     1.0000            0.4342     8.1573
  data required time                                                                                                 8.1573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1573
  data arrival time                                                                                                 -4.7622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3630 
  total derate : arrival time                                                                             0.0853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4483 

  slack (with derating applied) (VIOLATED)                                                               -3.3952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9469 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             4.2186                     2.1733 &   4.1733 f
  la_oenb[57] (net)                                      2   0.2468 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1733 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2444   0.9500   0.0000   0.1994 &   4.3727 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2438   0.9500            1.1155 &   5.4882 f
  mprj/buf_i[121] (net)                                  2   0.0207 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2438   0.9500   0.0000   0.0009 &   5.4891 f
  data arrival time                                                                                                  5.4891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6657   1.0500   0.0000   2.5243 &   8.3400 r
  clock reconvergence pessimism                                                                           0.0000     8.3400
  clock uncertainty                                                                                       0.1000     8.4400
  library hold time                                                                     1.0000            0.4353     8.8753
  data required time                                                                                                 8.8753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8753
  data arrival time                                                                                                 -5.4891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3971 
  total derate : arrival time                                                                             0.0693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4664 

  slack (with derating applied) (VIOLATED)                                                               -3.3862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9198 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               3.1838                     1.6800 &   3.6800 f
  io_in[12] (net)                                        2   0.1876 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6800 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2708   3.1926   0.9500  -0.1167  -0.0218 &   3.6581 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2379   0.9500            0.9639 &   4.6220 f
  mprj/buf_i[204] (net)                                  2   0.0294 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2379   0.9500   0.0000   0.0022 &   4.6242 f
  data arrival time                                                                                                  4.6242

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4663   1.0500   0.0000   1.6541 &   7.4698 r
  clock reconvergence pessimism                                                                           0.0000     7.4698
  clock uncertainty                                                                                       0.1000     7.5698
  library hold time                                                                     1.0000            0.4370     8.0068
  data required time                                                                                                 8.0068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0068
  data arrival time                                                                                                 -4.6242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3557 
  total derate : arrival time                                                                             0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4177 

  slack (with derating applied) (VIOLATED)                                                               -3.3825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9648 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               4.3045                     2.2532 &   4.2532 f
  io_in[27] (net)                                        2   0.2534 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2532 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9063   4.3210   0.9500  -0.5450  -0.4150 &   3.8382 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2575   0.9500            1.1401 &   4.9783 f
  mprj/buf_i[219] (net)                                  2   0.0267 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0224   0.2575   0.9500  -0.0022  -0.0012 &   4.9771 f
  data arrival time                                                                                                  4.9771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4849   1.0500   0.0000   2.0085 &   7.8242 r
  clock reconvergence pessimism                                                                           0.0000     7.8242
  clock uncertainty                                                                                       0.1000     7.9242
  library hold time                                                                     1.0000            0.4308     8.3550
  data required time                                                                                                 8.3550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3550
  data arrival time                                                                                                 -4.9771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3726 
  total derate : arrival time                                                                             0.0957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4683 

  slack (with derating applied) (VIOLATED)                                                               -3.3779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9096 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           4.0260                     2.0845 &   4.0845 f
  la_data_in[2] (net)                                    2   0.2360 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0845 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8171   4.0466   0.9500  -0.4795  -0.3349 &   3.7496 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2189   0.9500            1.0634 &   4.8131 f
  mprj/buf_i[130] (net)                                  1   0.0114 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2189   0.9500   0.0000   0.0003 &   4.8133 f
  data arrival time                                                                                                  4.8133

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.8296 &   7.6453 r
  clock reconvergence pessimism                                                                           0.0000     7.6453
  clock uncertainty                                                                                       0.1000     7.7453
  library hold time                                                                     1.0000            0.4397     8.1850
  data required time                                                                                                 8.1850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1850
  data arrival time                                                                                                 -4.8133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3641 
  total derate : arrival time                                                                             0.0888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4529 

  slack (with derating applied) (VIOLATED)                                                               -3.3717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9188 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              4.6167                     2.3816 &   4.3816 f
  la_oenb[1] (net)                                       2   0.2707 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3816 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4939   4.6440   0.9500  -0.8625  -0.7007 &   3.6808 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2210   0.9500            1.1433 &   4.8241 f
  mprj/buf_i[65] (net)                                   1   0.0079 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0060   0.2210   0.9500  -0.0005  -0.0003 &   4.8238 f
  data arrival time                                                                                                  4.8238

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8298 &   7.6455 r
  clock reconvergence pessimism                                                                           0.0000     7.6455
  clock uncertainty                                                                                       0.1000     7.7455
  library hold time                                                                     1.0000            0.4394     8.1849
  data required time                                                                                                 8.1849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1849
  data arrival time                                                                                                 -4.8238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3641 
  total derate : arrival time                                                                             0.1141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4782 

  slack (with derating applied) (VIOLATED)                                                               -3.3612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8830 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               4.6404                     2.4274 &   4.4274 f
  io_in[23] (net)                                        2   0.2733 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4274 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3236   4.6579   0.9500  -0.7701  -0.6298 &   3.7976 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2868   0.9500            1.2115 &   5.0091 f
  mprj/buf_i[215] (net)                                  2   0.0361 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0215   0.2870   0.9500  -0.0023   0.0012 &   5.0102 f
  data arrival time                                                                                                  5.0102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4858   1.0500   0.0000   1.9798 &   7.7955 r
  clock reconvergence pessimism                                                                           0.0000     7.7955
  clock uncertainty                                                                                       0.1000     7.8955
  library hold time                                                                     1.0000            0.4216     8.3171
  data required time                                                                                                 8.3171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3171
  data arrival time                                                                                                 -5.0102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3712 
  total derate : arrival time                                                                             0.1120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4832 

  slack (with derating applied) (VIOLATED)                                                               -3.3069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8237 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                               10.6135                     5.3754 &   7.3754 r
  io_in[9] (net)                                         2   0.3663 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.3754 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4850  10.6306   0.9500  -3.0914  -3.0058 &   4.3696 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3542   0.9500            0.1392 &   4.5087 r
  mprj/buf_i[201] (net)                                  2   0.0325 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3543   0.9500   0.0000   0.0027 &   4.5114 r
  data arrival time                                                                                                  4.5114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6268 &   7.4425 r
  clock reconvergence pessimism                                                                           0.0000     7.4425
  clock uncertainty                                                                                       0.1000     7.5425
  library hold time                                                                     1.0000            0.2648     7.8074
  data required time                                                                                                 7.8074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8074
  data arrival time                                                                                                 -4.5114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3544 
  total derate : arrival time                                                                             0.1747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5291 

  slack (with derating applied) (VIOLATED)                                                               -3.2960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7669 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           8.1511                     4.0946 &   6.0946 r
  wbs_dat_i[28] (net)                                    2   0.2820 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.0946 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9892   8.1675   0.9500  -1.7407  -1.6287 &   4.4659 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2302   0.9500            0.1570 &   4.6229 r
  mprj/buf_i[28] (net)                                   1   0.0039 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2302   0.9500   0.0000   0.0002 &   4.6230 r
  data arrival time                                                                                                  4.6230

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5387   1.0500   0.0000   1.7073 &   7.5230 r
  clock reconvergence pessimism                                                                           0.0000     7.5230
  clock uncertainty                                                                                       0.1000     7.6230
  library hold time                                                                     1.0000            0.2679     7.8908
  data required time                                                                                                 7.8908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8908
  data arrival time                                                                                                 -4.6230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3582 
  total derate : arrival time                                                                             0.1058 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4640 

  slack (with derating applied) (VIOLATED)                                                               -3.2678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8038 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              4.4093                     2.3004 &   4.3004 f
  la_oenb[5] (net)                                       2   0.2594 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3004 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0559   4.4288   0.9500  -0.6299  -0.4827 &   3.8177 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2128   0.9500            1.1070 &   4.9248 f
  mprj/buf_i[69] (net)                                   1   0.0066 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2128   0.9500   0.0000   0.0003 &   4.9250 f
  data arrival time                                                                                                  4.9250

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8358 &   7.6515 r
  clock reconvergence pessimism                                                                           0.0000     7.6515
  clock uncertainty                                                                                       0.1000     7.7515
  library hold time                                                                     1.0000            0.4405     8.1920
  data required time                                                                                                 8.1920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1920
  data arrival time                                                                                                 -4.9250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3644 
  total derate : arrival time                                                                             0.0992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4635 

  slack (with derating applied) (VIOLATED)                                                               -3.2670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8034 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               4.2968                     2.2729 &   4.2729 f
  io_in[14] (net)                                        2   0.2539 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2729 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2318   4.3082   0.9500  -0.6953  -0.5836 &   3.6893 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2678   0.9500            1.1467 &   4.8360 f
  mprj/buf_i[206] (net)                                  2   0.0309 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2679   0.9500   0.0000   0.0024 &   4.8385 f
  data arrival time                                                                                                  4.8385

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4762   1.0500   0.0000   1.7499 &   7.5656 r
  clock reconvergence pessimism                                                                           0.0000     7.5656
  clock uncertainty                                                                                       0.1000     7.6656
  library hold time                                                                     1.0000            0.4276     8.0932
  data required time                                                                                                 8.0932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0932
  data arrival time                                                                                                 -4.8385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3603 
  total derate : arrival time                                                                             0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4632 

  slack (with derating applied) (VIOLATED)                                                               -3.2548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7915 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          4.8120                     2.4811 &   4.4811 f
  la_data_in[62] (net)                                   2   0.2820 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4811 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1506   4.8423   0.9500  -0.6755  -0.4792 &   4.0019 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3435   0.9500            1.2917 &   5.2936 f
  mprj/buf_i[190] (net)                                  2   0.0601 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0637   0.3439   0.9500  -0.0082  -0.0010 &   5.2926 f
  data arrival time                                                                                                  5.2926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6130   1.0500   0.0000   2.2246 &   8.0403 r
  clock reconvergence pessimism                                                                           0.0000     8.0403
  clock uncertainty                                                                                       0.1000     8.1403
  library hold time                                                                     1.0000            0.4038     8.5441
  data required time                                                                                                 8.5441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5441
  data arrival time                                                                                                 -5.2926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3829 
  total derate : arrival time                                                                             0.1147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4976 

  slack (with derating applied) (VIOLATED)                                                               -3.2515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7540 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             5.1250                     2.6398 &   4.6398 f
  la_oenb[63] (net)                                      2   0.3017 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6398 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8050   5.1614   0.9500  -1.0685  -0.8761 &   3.7637 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3693   0.9500            1.3574 &   5.1211 f
  mprj/buf_i[127] (net)                                  2   0.0696 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0371   0.3701   0.9500  -0.0034   0.0073 &   5.1283 f
  data arrival time                                                                                                  5.1283

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5803   1.0500   0.0000   2.0652 &   7.8809 r
  clock reconvergence pessimism                                                                           0.0000     7.8809
  clock uncertainty                                                                                       0.1000     7.9809
  library hold time                                                                     1.0000            0.3957     8.3766
  data required time                                                                                                 8.3766
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3766
  data arrival time                                                                                                 -5.1283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3753 
  total derate : arrival time                                                                             0.1385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5138 

  slack (with derating applied) (VIOLATED)                                                               -3.2482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7344 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              4.1189                     2.1378 &   4.1378 f
  la_oenb[2] (net)                                       2   0.2417 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1378 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6263   4.1388   0.9500  -0.4021  -0.2528 &   3.8850 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2069   0.9500            1.0634 &   4.9484 f
  mprj/buf_i[66] (net)                                   1   0.0066 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0164   0.2069   0.9500  -0.0014  -0.0013 &   4.9471 f
  data arrival time                                                                                                  4.9471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8289 &   7.6446 r
  clock reconvergence pessimism                                                                           0.0000     7.6446
  clock uncertainty                                                                                       0.1000     7.7446
  library hold time                                                                     1.0000            0.4413     8.1858
  data required time                                                                                                 8.1858
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1858
  data arrival time                                                                                                 -4.9471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3640 
  total derate : arrival time                                                                             0.0851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4491 

  slack (with derating applied) (VIOLATED)                                                               -3.2387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7896 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           4.3637                     2.2600 &   4.2600 f
  wbs_adr_i[27] (net)                                    2   0.2560 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2600 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2369   4.3870   0.9500  -0.7502  -0.6023 &   3.6576 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2203   0.9500            1.1093 &   4.7669 f
  mprj/buf_i[59] (net)                                   1   0.0095 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2203   0.9500   0.0000   0.0003 &   4.7672 f
  data arrival time                                                                                                  4.7672

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5208   1.0500   0.0000   1.6450 &   7.4607 r
  clock reconvergence pessimism                                                                           0.0000     7.4607
  clock uncertainty                                                                                       0.1000     7.5607
  library hold time                                                                     1.0000            0.4395     8.0002
  data required time                                                                                                 8.0002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0002
  data arrival time                                                                                                 -4.7672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3553 
  total derate : arrival time                                                                             0.1057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4609 

  slack (with derating applied) (VIOLATED)                                                               -3.2330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7720 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           4.6144                     2.3759 &   4.3759 f
  wbs_adr_i[30] (net)                                    2   0.2704 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3759 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6360   4.6431   0.9500  -0.9423  -0.7811 &   3.5948 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2132   0.9500            1.1351 &   4.7299 f
  mprj/buf_i[62] (net)                                   1   0.0053 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2132   0.9500   0.0000   0.0001 &   4.7300 f
  data arrival time                                                                                                  4.7300

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5067   1.0500   0.0000   1.5983 &   7.4140 r
  clock reconvergence pessimism                                                                           0.0000     7.4140
  clock uncertainty                                                                                       0.1000     7.5140
  library hold time                                                                     1.0000            0.4404     7.9545
  data required time                                                                                                 7.9545
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9545
  data arrival time                                                                                                 -4.7300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3530 
  total derate : arrival time                                                                             0.1178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4709 

  slack (with derating applied) (VIOLATED)                                                               -3.2244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7535 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               3.7369                     1.9393 &   3.9393 f
  io_in[25] (net)                                        2   0.2163 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9393 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7553   0.9500   0.0000   0.1597 &   4.0990 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2454   0.9500            1.0528 &   5.1518 f
  mprj/buf_i[217] (net)                                  2   0.0271 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2454   0.9500   0.0000   0.0012 &   5.1530 f
  data arrival time                                                                                                  5.1530

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4853   1.0500   0.0000   1.9975 &   7.8132 r
  clock reconvergence pessimism                                                                           0.0000     7.8132
  clock uncertainty                                                                                       0.1000     7.9132
  library hold time                                                                     1.0000            0.4347     8.3478
  data required time                                                                                                 8.3478
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3478
  data arrival time                                                                                                 -5.1530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3721 
  total derate : arrival time                                                                             0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4359 

  slack (with derating applied) (VIOLATED)                                                               -3.1949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7589 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           4.3146                     2.2280 &   4.2280 f
  wbs_dat_i[27] (net)                                    2   0.2529 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2280 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1541   4.3387   0.9500  -0.6740  -0.5180 &   3.7101 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2360   0.9500            1.1190 &   4.8291 f
  mprj/buf_i[27] (net)                                   2   0.0155 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2360   0.9500   0.0000   0.0005 &   4.8296 f
  data arrival time                                                                                                  4.8296

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5274   1.0500   0.0000   1.6674 &   7.4831 r
  clock reconvergence pessimism                                                                           0.0000     7.4831
  clock uncertainty                                                                                       0.1000     7.5831
  library hold time                                                                     1.0000            0.4374     8.0205
  data required time                                                                                                 8.0205
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0205
  data arrival time                                                                                                 -4.8296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3563 
  total derate : arrival time                                                                             0.1026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4589 

  slack (with derating applied) (VIOLATED)                                                               -3.1910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7320 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           4.2260                     2.1993 &   4.1993 f
  la_data_in[6] (net)                                    2   0.2483 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1993 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6469   4.2447   0.9500  -0.4105  -0.2593 &   3.9400 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2013   0.9500            1.0714 &   5.0114 f
  mprj/buf_i[134] (net)                                  1   0.0039 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2013   0.9500   0.0000   0.0002 &   5.0116 f
  data arrival time                                                                                                  5.0116

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.8408 &   7.6565 r
  clock reconvergence pessimism                                                                           0.0000     7.6565
  clock uncertainty                                                                                       0.1000     7.7565
  library hold time                                                                     1.0000            0.4420     8.1985
  data required time                                                                                                 8.1985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1985
  data arrival time                                                                                                 -5.0116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3646 
  total derate : arrival time                                                                             0.0860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4506 

  slack (with derating applied) (VIOLATED)                                                               -3.1869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7364 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           4.1533                     2.1573 &   4.1573 f
  wbs_adr_i[28] (net)                                    2   0.2438 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1573 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7509   4.1732   0.9500  -0.4603  -0.3120 &   3.8453 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2097   0.9500            1.0707 &   4.9160 f
  mprj/buf_i[60] (net)                                   1   0.0073 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2097   0.9500   0.0000   0.0003 &   4.9162 f
  data arrival time                                                                                                  4.9162

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5483   1.0500   0.0000   1.7430 &   7.5587 r
  clock reconvergence pessimism                                                                           0.0000     7.5587
  clock uncertainty                                                                                       0.1000     7.6587
  library hold time                                                                     1.0000            0.4409     8.0996
  data required time                                                                                                 8.0996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0996
  data arrival time                                                                                                 -4.9162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3599 
  total derate : arrival time                                                                             0.0884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4483 

  slack (with derating applied) (VIOLATED)                                                               -3.1834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7350 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           4.1681                     2.1651 &   4.1651 f
  wbs_adr_i[29] (net)                                    2   0.2447 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1651 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8830   4.1884   0.9500  -0.5447  -0.4010 &   3.7641 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1983   0.9500            1.0611 &   4.8252 f
  mprj/buf_i[61] (net)                                   1   0.0032 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1983   0.9500   0.0000   0.0001 &   4.8253 f
  data arrival time                                                                                                  4.8253

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5197   1.0500   0.0000   1.6418 &   7.4575 r
  clock reconvergence pessimism                                                                           0.0000     7.4575
  clock uncertainty                                                                                       0.1000     7.5575
  library hold time                                                                     1.0000            0.4424     7.9999
  data required time                                                                                                 7.9999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9999
  data arrival time                                                                                                 -4.8253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3551 
  total derate : arrival time                                                                             0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4472 

  slack (with derating applied) (VIOLATED)                                                               -3.1746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7274 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          4.4709                     2.3177 &   4.3177 f
  la_data_in[61] (net)                                   2   0.2625 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3177 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3580   4.4945   0.9500  -0.0522   0.1459 &   4.4637 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3154   0.9500            1.2173 &   5.6810 f
  mprj/buf_i[189] (net)                                  2   0.0508 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0343   0.3159   0.9500  -0.0043   0.0017 &   5.6827 f
  data arrival time                                                                                                  5.6827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6674   1.0500   0.0000   2.5006 &   8.3163 r
  clock reconvergence pessimism                                                                           0.0000     8.3163
  clock uncertainty                                                                                       0.1000     8.4163
  library hold time                                                                     1.0000            0.4124     8.8287
  data required time                                                                                                 8.8287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8287
  data arrival time                                                                                                 -5.6827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3960 
  total derate : arrival time                                                                             0.0778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4738 

  slack (with derating applied) (VIOLATED)                                                               -3.1459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6721 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                          10.6544                     5.3776 &   7.3776 r
  wbs_dat_i[31] (net)                                    2   0.3669 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3776 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.7456  10.6729   0.9500  -3.3429  -3.2571 &   4.1205 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2649   0.9500            0.0532 &   4.1737 r
  mprj/buf_i[31] (net)                                   1   0.0044 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2649   0.9500   0.0000   0.0001 &   4.1738 r
  data arrival time                                                                                                  4.1738

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.3415   1.0500   0.0000   1.1331 &   6.9488 r
  clock reconvergence pessimism                                                                           0.0000     6.9488
  clock uncertainty                                                                                       0.1000     7.0488
  library hold time                                                                     1.0000            0.2674     7.3162
  data required time                                                                                                 7.3162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3162
  data arrival time                                                                                                 -4.1738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3309 
  total derate : arrival time                                                                             0.1833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5142 

  slack (with derating applied) (VIOLATED)                                                               -3.1424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6282 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               3.9593                     2.0733 &   4.0733 f
  io_in[11] (net)                                        2   0.2329 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0733 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6679   3.9737   0.9500  -0.4204  -0.3022 &   3.7711 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2609   0.9500            1.0957 &   4.8668 f
  mprj/buf_i[203] (net)                                  2   0.0311 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2610   0.9500   0.0000   0.0025 &   4.8693 f
  data arrival time                                                                                                  4.8693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4615   1.0500   0.0000   1.6144 &   7.4301 r
  clock reconvergence pessimism                                                                           0.0000     7.4301
  clock uncertainty                                                                                       0.1000     7.5301
  library hold time                                                                     1.0000            0.4297     7.9598
  data required time                                                                                                 7.9598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9598
  data arrival time                                                                                                 -4.8693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3538 
  total derate : arrival time                                                                             0.0862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4400 

  slack (with derating applied) (VIOLATED)                                                               -3.0905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6505 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           4.6590                     2.4100 &   4.4100 f
  wbs_adr_i[31] (net)                                    2   0.2734 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4100 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6488   4.6850   0.9500  -0.9542  -0.8006 &   3.6094 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2152   0.9500            1.1427 &   4.7521 f
  mprj/buf_i[63] (net)                                   1   0.0057 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2152   0.9500   0.0000   0.0002 &   4.7523 f
  data arrival time                                                                                                  4.7523

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4325   1.0500   0.0000   1.3875 &   7.2032 r
  clock reconvergence pessimism                                                                           0.0000     7.2032
  clock uncertainty                                                                                       0.1000     7.3032
  library hold time                                                                     1.0000            0.4401     7.7433
  data required time                                                                                                 7.7433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7433
  data arrival time                                                                                                 -4.7523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3430 
  total derate : arrival time                                                                             0.1185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4615 

  slack (with derating applied) (VIOLATED)                                                               -2.9910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5295 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           3.7319                     1.9457 &   3.9457 f
  wbs_dat_i[29] (net)                                    2   0.2163 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9457 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1949   3.7483   0.9500  -0.0179   0.1292 &   4.0748 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1961   0.9500            1.0005 &   5.0753 f
  mprj/buf_i[29] (net)                                   1   0.0056 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1961   0.9500   0.0000   0.0001 &   5.0754 f
  data arrival time                                                                                                  5.0754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5197   1.0500   0.0000   1.6419 &   7.4576 r
  clock reconvergence pessimism                                                                           0.0000     7.4576
  clock uncertainty                                                                                       0.1000     7.5576
  library hold time                                                                     1.0000            0.4427     8.0002
  data required time                                                                                                 8.0002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0002
  data arrival time                                                                                                 -5.0754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3551 
  total derate : arrival time                                                                             0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (VIOLATED)                                                               -2.9248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5083 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           4.2973                     2.2291 &   4.2291 f
  wbs_adr_i[26] (net)                                    2   0.2522 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2291 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9777   4.3193   0.9500  -0.5933  -0.4424 &   3.7867 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2063   0.9500            1.0861 &   4.8728 f
  mprj/buf_i[58] (net)                                   1   0.0051 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2063   0.9500   0.0000   0.0001 &   4.8729 f
  data arrival time                                                                                                  4.8729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4480   1.0500   0.0000   1.4279 &   7.2436 r
  clock reconvergence pessimism                                                                           0.0000     7.2436
  clock uncertainty                                                                                       0.1000     7.3436
  library hold time                                                                     1.0000            0.4413     7.7849
  data required time                                                                                                 7.7849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7849
  data arrival time                                                                                                 -4.8729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3449 
  total derate : arrival time                                                                             0.0963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4413 

  slack (with derating applied) (VIOLATED)                                                               -2.9120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4707 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          4.2114                     2.1761 &   4.1761 f
  la_data_in[63] (net)                                   2   0.2469 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1761 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2695   4.2353   0.9500  -0.0221   0.1731 &   4.3492 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3357   0.9500            1.2019 &   5.5511 f
  mprj/buf_i[191] (net)                                  2   0.0632 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0386   0.3364   0.9500  -0.0036   0.0058 &   5.5569 f
  data arrival time                                                                                                  5.5569

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5940   1.0500   0.0000   2.1206 &   7.9363 r
  clock reconvergence pessimism                                                                           0.0000     7.9363
  clock uncertainty                                                                                       0.1000     8.0363
  library hold time                                                                     1.0000            0.4061     8.4424
  data required time                                                                                                 8.4424
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4424
  data arrival time                                                                                                 -5.5569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3779 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4533 

  slack (with derating applied) (VIOLATED)                                                               -2.8855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4322 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           4.4700                     2.3161 &   4.3161 f
  wbs_dat_i[25] (net)                                    2   0.2624 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3161 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3007   4.4932   0.9500  -0.7674  -0.6149 &   3.7012 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2098   0.9500            1.1122 &   4.8134 f
  mprj/buf_i[25] (net)                                   1   0.0051 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2098   0.9500   0.0000   0.0001 &   4.8135 f
  data arrival time                                                                                                  4.8135

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4139   1.0500   0.0000   1.3298 &   7.1455 r
  clock reconvergence pessimism                                                                           0.0000     7.1455
  clock uncertainty                                                                                       0.1000     7.2455
  library hold time                                                                     1.0000            0.4408     7.6863
  data required time                                                                                                 7.6863
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6863
  data arrival time                                                                                                 -4.8135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3403 
  total derate : arrival time                                                                             0.1070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4472 

  slack (with derating applied) (VIOLATED)                                                               -2.8728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4255 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           4.0090                     2.0816 &   4.0816 f
  wbs_dat_i[26] (net)                                    2   0.2352 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0816 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4901   4.0287   0.9500  -0.2868  -0.1330 &   3.9486 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2004   0.9500            1.0425 &   4.9911 f
  mprj/buf_i[26] (net)                                   1   0.0051 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2004   0.9500   0.0000   0.0002 &   4.9913 f
  data arrival time                                                                                                  4.9913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4744   1.0500   0.0000   1.5006 &   7.3163 r
  clock reconvergence pessimism                                                                           0.0000     7.3163
  clock uncertainty                                                                                       0.1000     7.4163
  library hold time                                                                     1.0000            0.4421     7.8584
  data required time                                                                                                 7.8584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8584
  data arrival time                                                                                                 -4.9913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3484 
  total derate : arrival time                                                                             0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4265 

  slack (with derating applied) (VIOLATED)                                                               -2.8671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4407 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             4.9153                     2.5315 &   4.5315 f
  la_oenb[62] (net)                                      2   0.2877 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5315 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8184   4.9483   0.9500  -0.4813  -0.2726 &   4.2589 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3856   0.9500            1.3423 &   5.6012 f
  mprj/buf_i[126] (net)                                  2   0.0813 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1382   0.3864   0.9500  -0.0172  -0.0069 &   5.5943 f
  data arrival time                                                                                                  5.5943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6005   1.0500   0.0000   2.1485 &   7.9642 r
  clock reconvergence pessimism                                                                           0.0000     7.9642
  clock uncertainty                                                                                       0.1000     8.0642
  library hold time                                                                     1.0000            0.3907     8.4548
  data required time                                                                                                 8.4548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4548
  data arrival time                                                                                                 -5.5943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3792 
  total derate : arrival time                                                                             0.1084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4877 

  slack (with derating applied) (VIOLATED)                                                               -2.8606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3729 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           4.1778                     2.1695 &   4.1695 f
  wbs_adr_i[25] (net)                                    2   0.2452 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1695 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9115   4.1983   0.9500  -0.5402  -0.3942 &   3.7753 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2055   0.9500            1.0697 &   4.8450 f
  mprj/buf_i[57] (net)                                   1   0.0057 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2055   0.9500   0.0000   0.0002 &   4.8452 f
  data arrival time                                                                                                  4.8452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4124   1.0500   0.0000   1.3250 &   7.1408 r
  clock reconvergence pessimism                                                                           0.0000     7.1408
  clock uncertainty                                                                                       0.1000     7.2408
  library hold time                                                                     1.0000            0.4414     7.6821
  data required time                                                                                                 7.6821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6821
  data arrival time                                                                                                 -4.8452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3400 
  total derate : arrival time                                                                             0.0924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4325 

  slack (with derating applied) (VIOLATED)                                                               -2.8369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4045 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               5.1004                     2.6222 &   4.6222 f
  io_in[29] (net)                                        2   0.3000 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6222 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8371   5.1368   0.9500  -0.5616  -0.3472 &   4.2750 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2716   0.9500            1.2609 &   5.5359 f
  mprj/buf_i[221] (net)                                  2   0.0249 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2717   0.9500   0.0000   0.0010 &   5.5370 f
  data arrival time                                                                                                  5.5370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4837   1.0500   0.0000   2.0310 &   7.8467 r
  clock reconvergence pessimism                                                                           0.0000     7.8467
  clock uncertainty                                                                                       0.1000     7.9467
  library hold time                                                                     1.0000            0.4264     8.3731
  data required time                                                                                                 8.3731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3731
  data arrival time                                                                                                 -5.5370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3737 
  total derate : arrival time                                                                             0.1073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4809 

  slack (with derating applied) (VIOLATED)                                                               -2.8361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3552 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                          10.1953                     5.0966 &   7.0966 r
  wbs_adr_i[16] (net)                                    2   0.3526 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0966 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4069  10.2222   0.9500  -3.0888  -2.9643 &   4.1322 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2752   0.9500            0.0880 &   4.2202 r
  mprj/buf_i[48] (net)                                   1   0.0088 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1146   0.2752   0.9500  -0.0529  -0.0552 &   4.1650 r
  data arrival time                                                                                                  4.1650

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1607   1.0500   0.0000   0.7824 &   6.5981 r
  clock reconvergence pessimism                                                                           0.0000     6.5981
  clock uncertainty                                                                                       0.1000     6.6981
  library hold time                                                                     1.0000            0.2671     6.9653
  data required time                                                                                                 6.9653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9653
  data arrival time                                                                                                 -4.1650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3142 
  total derate : arrival time                                                                             0.1764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4906 

  slack (with derating applied) (VIOLATED)                                                               -2.8002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3096 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                          10.7201                     5.3499 &   7.3499 r
  wbs_adr_i[13] (net)                                    2   0.3707 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3499 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.7724  10.7503   0.9500  -3.2822  -3.1390 &   4.2110 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2742   0.9500            0.0581 &   4.2691 r
  mprj/buf_i[45] (net)                                   1   0.0066 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0223   0.2742   0.9500  -0.0092  -0.0095 &   4.2596 r
  data arrival time                                                                                                  4.2596

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1844   1.0500   0.0000   0.8335 &   6.6492 r
  clock reconvergence pessimism                                                                           0.0000     6.6492
  clock uncertainty                                                                                       0.1000     6.7492
  library hold time                                                                     1.0000            0.2671     7.0163
  data required time                                                                                                 7.0163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0163
  data arrival time                                                                                                 -4.2596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3166 
  total derate : arrival time                                                                             0.1838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5004 

  slack (with derating applied) (VIOLATED)                                                               -2.7567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2563 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           5.3503                     2.7668 &   4.7668 f
  wbs_dat_i[30] (net)                                    2   0.3144 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7668 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7434   5.3812   0.9500  -1.0308  -0.8438 &   3.9230 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2272   0.9500            1.2446 &   5.1676 f
  mprj/buf_i[30] (net)                                   1   0.0051 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2272   0.9500   0.0000   0.0001 &   5.1677 f
  data arrival time                                                                                                  5.1677

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4744   1.0500   0.0000   1.5006 &   7.3163 r
  clock reconvergence pessimism                                                                           0.0000     7.3163
  clock uncertainty                                                                                       0.1000     7.4163
  library hold time                                                                     1.0000            0.4385     7.8549
  data required time                                                                                                 7.8549
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8549
  data arrival time                                                                                                 -5.1677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3484 
  total derate : arrival time                                                                             0.1296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4780 

  slack (with derating applied) (VIOLATED)                                                               -2.6872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2092 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           8.9949                     4.4979 &   6.4979 r
  wbs_dat_i[20] (net)                                    2   0.3109 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4979 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7109   9.0177   0.9500  -2.1706  -2.0355 &   4.4624 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2412   0.9500            0.1211 &   4.5835 r
  mprj/buf_i[20] (net)                                   1   0.0039 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2412   0.9500   0.0000   0.0002 &   4.5836 r
  data arrival time                                                                                                  4.5836

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.2908   1.0500   0.0000   1.0170 &   6.8327 r
  clock reconvergence pessimism                                                                           0.0000     6.8327
  clock uncertainty                                                                                       0.1000     6.9327
  library hold time                                                                     1.0000            0.2681     7.2008
  data required time                                                                                                 7.2008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2008
  data arrival time                                                                                                 -4.5836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3254 
  total derate : arrival time                                                                             0.1277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4531 

  slack (with derating applied) (VIOLATED)                                                               -2.6171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1640 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           9.0834                     4.5405 &   6.5405 r
  wbs_adr_i[18] (net)                                    2   0.3140 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5405 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1398   9.1068   0.9500  -2.3405  -2.2107 &   4.3298 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2480   0.9500            0.1227 &   4.4525 r
  mprj/buf_i[50] (net)                                   1   0.0054 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2480   0.9500   0.0000   0.0001 &   4.4526 r
  data arrival time                                                                                                  4.4526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1855   1.0500   0.0000   0.8209 &   6.6366 r
  clock reconvergence pessimism                                                                           0.0000     6.6366
  clock uncertainty                                                                                       0.1000     6.7366
  library hold time                                                                     1.0000            0.2679     7.0045
  data required time                                                                                                 7.0045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0045
  data arrival time                                                                                                 -4.4526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.1365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4525 

  slack (with derating applied) (VIOLATED)                                                               -2.5519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0994 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                          10.7038                     5.3388 &   7.3388 r
  wbs_adr_i[10] (net)                                    2   0.3700 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3388 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.7665  10.7349   0.9500  -3.2934  -3.1480 &   4.1908 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2664   0.9500            0.0513 &   4.2421 r
  mprj/buf_i[42] (net)                                   1   0.0046 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2664   0.9500   0.0000   0.0001 &   4.2422 r
  data arrival time                                                                                                  4.2422

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0373   1.0500   0.0000   0.5893 &   6.4050 r
  clock reconvergence pessimism                                                                           0.0000     6.4050
  clock uncertainty                                                                                       0.1000     6.5050
  library hold time                                                                     1.0000            0.2674     6.7723
  data required time                                                                                                 6.7723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7723
  data arrival time                                                                                                 -4.2422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3050 
  total derate : arrival time                                                                             0.1837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4887 

  slack (with derating applied) (VIOLATED)                                                               -2.5301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0414 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           4.6027                     2.3798 &   4.3798 f
  wbs_adr_i[21] (net)                                    2   0.2701 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3798 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3133   4.6284   0.9500  -0.7631  -0.5978 &   3.7820 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2083   0.9500            1.1282 &   4.9103 f
  mprj/buf_i[53] (net)                                   1   0.0037 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2083   0.9500   0.0000   0.0001 &   4.9103 f
  data arrival time                                                                                                  4.9103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.2908   1.0500   0.0000   1.0167 &   6.8324 r
  clock reconvergence pessimism                                                                           0.0000     6.8324
  clock uncertainty                                                                                       0.1000     6.9324
  library hold time                                                                     1.0000            0.4410     7.3734
  data required time                                                                                                 7.3734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3734
  data arrival time                                                                                                 -4.9103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3253 
  total derate : arrival time                                                                             0.1083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4336 

  slack (with derating applied) (VIOLATED)                                                               -2.4630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0294 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           4.6584                     2.4211 &   4.4211 f
  wbs_dat_i[24] (net)                                    2   0.2738 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4211 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1480   4.6810   0.9500  -0.6707  -0.5094 &   3.9118 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2161   0.9500            1.1431 &   5.0549 f
  mprj/buf_i[24] (net)                                   1   0.0060 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2161   0.9500   0.0000   0.0001 &   5.0550 f
  data arrival time                                                                                                  5.0550

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.3494   1.0500   0.0000   1.1526 &   6.9683 r
  clock reconvergence pessimism                                                                           0.0000     6.9683
  clock uncertainty                                                                                       0.1000     7.0683
  library hold time                                                                     1.0000            0.4400     7.5083
  data required time                                                                                                 7.5083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5083
  data arrival time                                                                                                 -5.0550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3318 
  total derate : arrival time                                                                             0.1040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4358 

  slack (with derating applied) (VIOLATED)                                                               -2.4533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0175 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                          10.0449                     5.0310 &   7.0310 r
  wbs_adr_i[15] (net)                                    2   0.3477 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0310 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0733  10.0693   0.9500  -2.8336  -2.7055 &   4.3255 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2559   0.9500            0.0776 &   4.4031 r
  mprj/buf_i[47] (net)                                   1   0.0041 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0175   0.2559   0.9500  -0.0064  -0.0067 &   4.3964 r
  data arrival time                                                                                                  4.3964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0831   1.0500   0.0000   0.6646 &   6.4803 r
  clock reconvergence pessimism                                                                           0.0000     6.4803
  clock uncertainty                                                                                       0.1000     6.5803
  library hold time                                                                     1.0000            0.2677     6.8479
  data required time                                                                                                 6.8479
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8479
  data arrival time                                                                                                 -4.3964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3086 
  total derate : arrival time                                                                             0.1603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4689 

  slack (with derating applied) (VIOLATED)                                                               -2.4515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9826 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           4.6515                     2.4030 &   4.4030 f
  wbs_adr_i[22] (net)                                    2   0.2729 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4030 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2368   4.6781   0.9500  -0.7246  -0.5550 &   3.8479 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2142   0.9500            1.1407 &   4.9887 f
  mprj/buf_i[54] (net)                                   1   0.0054 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2142   0.9500   0.0000   0.0001 &   4.9888 f
  data arrival time                                                                                                  4.9888

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.3176   1.0500   0.0000   1.0768 &   6.8925 r
  clock reconvergence pessimism                                                                           0.0000     6.8925
  clock uncertainty                                                                                       0.1000     6.9925
  library hold time                                                                     1.0000            0.4402     7.4327
  data required time                                                                                                 7.4327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4327
  data arrival time                                                                                                 -4.9888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3282 
  total derate : arrival time                                                                             0.1071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4353 

  slack (with derating applied) (VIOLATED)                                                               -2.4439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0086 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           9.8503                     4.9199 &   6.9199 r
  wbs_adr_i[12] (net)                                    2   0.3405 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9199 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6389   9.8771   0.9500  -2.6368  -2.4913 &   4.4286 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2507   0.9500            0.0831 &   4.5117 r
  mprj/buf_i[44] (net)                                   1   0.0034 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2507   0.9500   0.0000   0.0001 &   4.5118 r
  data arrival time                                                                                                  4.5118

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1532   1.0500   0.0000   0.7628 &   6.5785 r
  clock reconvergence pessimism                                                                           0.0000     6.5785
  clock uncertainty                                                                                       0.1000     6.6785
  library hold time                                                                     1.0000            0.2678     6.9463
  data required time                                                                                                 6.9463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9463
  data arrival time                                                                                                 -4.5118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3133 
  total derate : arrival time                                                                             0.1508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4641 

  slack (with derating applied) (VIOLATED)                                                               -2.4345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9704 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           9.6437                     4.8204 &   6.8204 r
  wbs_adr_i[14] (net)                                    2   0.3335 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8204 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6943   9.6692   0.9500  -2.6156  -2.4773 &   4.3431 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2501   0.9500            0.0939 &   4.4370 r
  mprj/buf_i[46] (net)                                   1   0.0040 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0103   0.2501   0.9500  -0.0009  -0.0008 &   4.4362 r
  data arrival time                                                                                                  4.4362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0832   1.0500   0.0000   0.6635 &   6.4792 r
  clock reconvergence pessimism                                                                           0.0000     6.4792
  clock uncertainty                                                                                       0.1000     6.5792
  library hold time                                                                     1.0000            0.2678     6.8470
  data required time                                                                                                 6.8470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8470
  data arrival time                                                                                                 -4.4362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3085 
  total derate : arrival time                                                                             0.1499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4585 

  slack (with derating applied) (VIOLATED)                                                               -2.4108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9523 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           9.0980                     4.5570 &   6.5570 r
  wbs_adr_i[20] (net)                                    2   0.3147 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5570 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8180   9.1196   0.9500  -2.2405  -2.1115 &   4.4455 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2421   0.9500            0.1163 &   4.5618 r
  mprj/buf_i[52] (net)                                   1   0.0037 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2421   0.9500   0.0000   0.0001 &   4.5619 r
  data arrival time                                                                                                  4.5619

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1603   1.0500   0.0000   0.7870 &   6.6027 r
  clock reconvergence pessimism                                                                           0.0000     6.6027
  clock uncertainty                                                                                       0.1000     6.7027
  library hold time                                                                     1.0000            0.2681     6.9708
  data required time                                                                                                 6.9708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9708
  data arrival time                                                                                                 -4.5619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.1308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4453 

  slack (with derating applied) (VIOLATED)                                                               -2.4089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9636 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               4.9157                     2.5250 &   4.5250 f
  io_in[31] (net)                                        2   0.2876 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5250 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.9510   0.9500   0.0000   0.2481 &   4.7731 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2675   0.9500            1.2325 &   6.0056 f
  mprj/buf_i[223] (net)                                  2   0.0249 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0385   0.2676   0.9500  -0.0039  -0.0030 &   6.0026 f
  data arrival time                                                                                                  6.0026

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4820   1.0500   0.0000   2.0521 &   7.8678 r
  clock reconvergence pessimism                                                                           0.0000     7.8678
  clock uncertainty                                                                                       0.1000     7.9678
  library hold time                                                                     1.0000            0.4277     8.3955
  data required time                                                                                                 8.3955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3955
  data arrival time                                                                                                 -6.0026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3747 
  total derate : arrival time                                                                             0.0782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4528 

  slack (with derating applied) (VIOLATED)                                                               -2.3928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9400 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           8.8230                     4.4102 &   6.4102 r
  wbs_dat_i[17] (net)                                    2   0.3049 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4102 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4992   8.8458   0.9500  -2.0793  -1.9421 &   4.4681 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2392   0.9500            0.1285 &   4.5966 r
  mprj/buf_i[17] (net)                                   1   0.0039 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2392   0.9500   0.0000   0.0001 &   4.5967 r
  data arrival time                                                                                                  4.5967

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1604   1.0500   0.0000   0.7858 &   6.6015 r
  clock reconvergence pessimism                                                                           0.0000     6.6015
  clock uncertainty                                                                                       0.1000     6.7015
  library hold time                                                                     1.0000            0.2682     6.9697
  data required time                                                                                                 6.9697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9697
  data arrival time                                                                                                 -4.5967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.1234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4378 

  slack (with derating applied) (VIOLATED)                                                               -2.3730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9352 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           4.0485                     2.0868 &   4.0868 f
  wbs_dat_i[21] (net)                                    2   0.2370 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0868 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3587   4.0723   0.9500  -0.1855  -0.0085 &   4.0783 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1968   0.9500            1.0445 &   5.1228 f
  mprj/buf_i[21] (net)                                   1   0.0035 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1968   0.9500   0.0000   0.0001 &   5.1228 f
  data arrival time                                                                                                  5.1228

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.3197   1.0500   0.0000   1.0815 &   6.8973 r
  clock reconvergence pessimism                                                                           0.0000     6.8973
  clock uncertainty                                                                                       0.1000     6.9973
  library hold time                                                                     1.0000            0.4425     7.4398
  data required time                                                                                                 7.4398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4398
  data arrival time                                                                                                 -5.1228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3284 
  total derate : arrival time                                                                             0.0741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4025 

  slack (with derating applied) (VIOLATED)                                                               -2.3169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9145 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               6.7315                     3.4288 &   5.4288 f
  io_in[33] (net)                                        2   0.3941 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4288 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0327   6.7905   0.9500  -1.1477  -0.8222 &   4.6065 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2958   0.9500            1.4886 &   6.0951 f
  mprj/buf_i[225] (net)                                  2   0.0211 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2958   0.9500   0.0000   0.0009 &   6.0960 f
  data arrival time                                                                                                  6.0960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4817   1.0500   0.0000   2.0554 &   7.8712 r
  clock reconvergence pessimism                                                                           0.0000     7.8712
  clock uncertainty                                                                                       0.1000     7.9712
  library hold time                                                                     1.0000            0.4188     8.3899
  data required time                                                                                                 8.3899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3899
  data arrival time                                                                                                 -6.0960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3748 
  total derate : arrival time                                                                             0.1559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5307 

  slack (with derating applied) (VIOLATED)                                                               -2.2939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7632 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               6.3558                     3.2017 &   5.2017 f
  io_in[32] (net)                                        2   0.3697 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2017 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5128   6.3979   0.9500  -0.8545  -0.5233 &   4.6784 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2946   0.9500            1.4398 &   6.1182 f
  mprj/buf_i[224] (net)                                  2   0.0241 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0485   0.2946   0.9500  -0.0045  -0.0038 &   6.1143 f
  data arrival time                                                                                                  6.1143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4815   1.0500   0.0000   2.0569 &   7.8726 r
  clock reconvergence pessimism                                                                           0.0000     7.8726
  clock uncertainty                                                                                       0.1000     7.9726
  library hold time                                                                     1.0000            0.4191     8.3917
  data required time                                                                                                 8.3917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3917
  data arrival time                                                                                                 -6.1143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3749 
  total derate : arrival time                                                                             0.1385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5133 

  slack (with derating applied) (VIOLATED)                                                               -2.2774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7640 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           8.6535                     4.3408 &   6.3408 r
  wbs_dat_i[16] (net)                                    2   0.2994 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.3408 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2962   8.6721   0.9500  -1.8956  -1.7665 &   4.5742 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2561   0.9500            0.1542 &   4.7284 r
  mprj/buf_i[16] (net)                                   1   0.0093 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0567   0.2561   0.9500  -0.0262  -0.0272 &   4.7012 r
  data arrival time                                                                                                  4.7012

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1607   1.0500   0.0000   0.7824 &   6.5981 r
  clock reconvergence pessimism                                                                           0.0000     6.5981
  clock uncertainty                                                                                       0.1000     6.6981
  library hold time                                                                     1.0000            0.2677     6.9657
  data required time                                                                                                 6.9657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9657
  data arrival time                                                                                                 -4.7012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3142 
  total derate : arrival time                                                                             0.1160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4302 

  slack (with derating applied) (VIOLATED)                                                               -2.2646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8344 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           4.5600                     2.3591 &   4.3591 f
  wbs_adr_i[23] (net)                                    2   0.2676 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3591 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2858   4.5851   0.9500  -0.7482  -0.5861 &   3.7730 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2104   0.9500            1.1248 &   4.8978 f
  mprj/buf_i[55] (net)                                   1   0.0047 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2104   0.9500   0.0000   0.0001 &   4.8979 f
  data arrival time                                                                                                  4.8979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1604   1.0500   0.0000   0.7852 &   6.6009 r
  clock reconvergence pessimism                                                                           0.0000     6.6009
  clock uncertainty                                                                                       0.1000     6.7009
  library hold time                                                                     1.0000            0.4407     7.1416
  data required time                                                                                                 7.1416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1416
  data arrival time                                                                                                 -4.8979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.1071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4214 

  slack (with derating applied) (VIOLATED)                                                               -2.2436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8222 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           4.5357                     2.3467 &   4.3467 f
  wbs_dat_i[23] (net)                                    2   0.2661 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3467 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1776   4.5603   0.9500  -0.7093  -0.5454 &   3.8013 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2080   0.9500            1.1191 &   4.9204 f
  mprj/buf_i[23] (net)                                   1   0.0040 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2080   0.9500   0.0000   0.0001 &   4.9205 f
  data arrival time                                                                                                  4.9205

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1605   1.0500   0.0000   0.7847 &   6.6004 r
  clock reconvergence pessimism                                                                           0.0000     6.6004
  clock uncertainty                                                                                       0.1000     6.7004
  library hold time                                                                     1.0000            0.4410     7.1414
  data required time                                                                                                 7.1414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1414
  data arrival time                                                                                                 -4.9205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.1049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4192 

  slack (with derating applied) (VIOLATED)                                                               -2.2210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8018 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           9.0857                     4.5473 &   6.5473 r
  wbs_adr_i[17] (net)                                    2   0.3142 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5473 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5984   9.1080   0.9500  -2.1552  -2.0192 &   4.5281 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2404   0.9500            0.1153 &   4.6433 r
  mprj/buf_i[49] (net)                                   1   0.0033 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2404   0.9500   0.0000   0.0001 &   4.6434 r
  data arrival time                                                                                                  4.6434

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0833   1.0500   0.0000   0.6622 &   6.4779 r
  clock reconvergence pessimism                                                                           0.0000     6.4779
  clock uncertainty                                                                                       0.1000     6.5779
  library hold time                                                                     1.0000            0.2681     6.8461
  data required time                                                                                                 6.8461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8461
  data arrival time                                                                                                 -4.6434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3085 
  total derate : arrival time                                                                             0.1267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4351 

  slack (with derating applied) (VIOLATED)                                                               -2.2027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7675 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                4.6286                     2.3947 &   4.3947 f
  io_in[8] (net)                                         2   0.2717 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3947 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1306   4.6535   0.9500  -0.0107   0.1927 &   4.5874 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2760   0.9500            1.2002 &   5.7876 f
  mprj/buf_i[200] (net)                                  2   0.0312 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2760   0.9500   0.0000   0.0025 &   5.7901 f
  data arrival time                                                                                                  5.7901

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6388 &   7.4545 r
  clock reconvergence pessimism                                                                           0.0000     7.4545
  clock uncertainty                                                                                       0.1000     7.5545
  library hold time                                                                     1.0000            0.4250     7.9795
  data required time                                                                                                 7.9795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9795
  data arrival time                                                                                                 -5.7901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3550 
  total derate : arrival time                                                                             0.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4295 

  slack (with derating applied) (VIOLATED)                                                               -2.1893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7598 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           9.4916                     4.7493 &   6.7493 r
  wbs_dat_i[13] (net)                                    2   0.3283 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7493 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9270   9.5148   0.9500  -2.2201  -2.0687 &   4.6807 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2538   0.9500            0.1060 &   4.7867 r
  mprj/buf_i[13] (net)                                   1   0.0055 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2538   0.9500   0.0000   0.0001 &   4.7868 r
  data arrival time                                                                                                  4.7868

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1609   1.0500   0.0000   0.7806 &   6.5963 r
  clock reconvergence pessimism                                                                           0.0000     6.5963
  clock uncertainty                                                                                       0.1000     6.6963
  library hold time                                                                     1.0000            0.2677     6.9641
  data required time                                                                                                 6.9641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9641
  data arrival time                                                                                                 -4.7868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.1304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4445 

  slack (with derating applied) (VIOLATED)                                                               -2.1773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7328 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                4.6624                     2.4049 &   4.4049 f
  io_in[7] (net)                                         2   0.2730 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4049 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.6918   0.9500   0.0000   0.2200 &   4.6249 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2665   0.9500            1.1979 &   5.8227 f
  mprj/buf_i[199] (net)                                  2   0.0272 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2665   0.9500   0.0000   0.0011 &   5.8239 f
  data arrival time                                                                                                  5.8239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6560 &   7.4717 r
  clock reconvergence pessimism                                                                           0.0000     7.4717
  clock uncertainty                                                                                       0.1000     7.5717
  library hold time                                                                     1.0000            0.4280     7.9996
  data required time                                                                                                 7.9996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9996
  data arrival time                                                                                                 -5.8239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3558 
  total derate : arrival time                                                                             0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4305 

  slack (with derating applied) (VIOLATED)                                                               -2.1758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7453 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           4.3632                     2.2694 &   4.2694 f
  wbs_adr_i[24] (net)                                    2   0.2564 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2694 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8935   4.3838   0.9500  -0.5306  -0.3774 &   3.8921 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2047   0.9500            1.0929 &   4.9850 f
  mprj/buf_i[56] (net)                                   1   0.0041 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2047   0.9500   0.0000   0.0001 &   4.9851 f
  data arrival time                                                                                                  4.9851

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1602   1.0500   0.0000   0.7872 &   6.6029 r
  clock reconvergence pessimism                                                                           0.0000     6.6029
  clock uncertainty                                                                                       0.1000     6.7029
  library hold time                                                                     1.0000            0.4414     7.1443
  data required time                                                                                                 7.1443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1443
  data arrival time                                                                                                 -4.9851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4079 

  slack (with derating applied) (VIOLATED)                                                               -2.1592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7513 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           3.9454                     2.0453 &   4.0453 f
  wbs_dat_i[22] (net)                                    2   0.2314 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0453 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3597   3.9655   0.9500  -0.2009  -0.0413 &   4.0040 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2027   0.9500            1.0365 &   5.0405 f
  mprj/buf_i[22] (net)                                   1   0.0063 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2027   0.9500   0.0000   0.0001 &   5.0406 f
  data arrival time                                                                                                  5.0406

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1603   1.0500   0.0000   0.7869 &   6.6026 r
  clock reconvergence pessimism                                                                           0.0000     6.6026
  clock uncertainty                                                                                       0.1000     6.7026
  library hold time                                                                     1.0000            0.4417     7.1443
  data required time                                                                                                 7.1443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1443
  data arrival time                                                                                                 -5.0406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3879 

  slack (with derating applied) (VIOLATED)                                                               -2.1037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7158 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           4.9029                     2.5310 &   4.5310 f
  wbs_dat_i[14] (net)                                    2   0.2888 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5310 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5809   4.9352   0.9500  -0.8988  -0.7139 &   3.8171 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2172   0.9500            1.1772 &   4.9943 f
  mprj/buf_i[14] (net)                                   1   0.0047 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0446   0.2172   0.9500  -0.0039  -0.0040 &   4.9903 f
  data arrival time                                                                                                  4.9903

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0832   1.0500   0.0000   0.6634 &   6.4791 r
  clock reconvergence pessimism                                                                           0.0000     6.4791
  clock uncertainty                                                                                       0.1000     6.5791
  library hold time                                                                     1.0000            0.4397     7.0188
  data required time                                                                                                 7.0188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0188
  data arrival time                                                                                                 -4.9903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3085 
  total derate : arrival time                                                                             0.1192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4277 

  slack (with derating applied) (VIOLATED)                                                               -2.0285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6008 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           4.8103                     2.4769 &   4.4769 f
  wbs_dat_i[10] (net)                                    2   0.2815 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4769 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1625   4.8434   0.9500  -0.6684  -0.4694 &   4.0075 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2100   0.9500            1.1578 &   5.1653 f
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2100   0.9500   0.0000   0.0001 &   5.1654 f
  data arrival time                                                                                                  5.1654

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1844   1.0500   0.0000   0.8335 &   6.6492 r
  clock reconvergence pessimism                                                                           0.0000     6.6492
  clock uncertainty                                                                                       0.1000     6.7492
  library hold time                                                                     1.0000            0.4407     7.1900
  data required time                                                                                                 7.1900
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1900
  data arrival time                                                                                                 -5.1654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3166 
  total derate : arrival time                                                                             0.1066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4232 

  slack (with derating applied) (VIOLATED)                                                               -2.0246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6014 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           4.1779                     2.1577 &   4.1577 f
  wbs_dat_i[19] (net)                                    2   0.2449 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1577 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4173   4.2016   0.9500  -0.2145  -0.0337 &   4.1240 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2047   0.9500            1.0693 &   5.1933 f
  mprj/buf_i[19] (net)                                   1   0.0054 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2047   0.9500   0.0000   0.0001 &   5.1934 f
  data arrival time                                                                                                  5.1934

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1978   1.0500   0.0000   0.8399 &   6.6556 r
  clock reconvergence pessimism                                                                           0.0000     6.6556
  clock uncertainty                                                                                       0.1000     6.7556
  library hold time                                                                     1.0000            0.4415     7.1970
  data required time                                                                                                 7.1970
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1970
  data arrival time                                                                                                 -5.1934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3169 
  total derate : arrival time                                                                             0.0771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3940 

  slack (with derating applied) (VIOLATED)                                                               -2.0036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6096 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           4.0792                     2.1011 &   4.1011 f
  wbs_dat_i[18] (net)                                    2   0.2388 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1011 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3207   4.1037   0.9500  -0.1323   0.0511 &   4.1522 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2038   0.9500            1.0556 &   5.2078 f
  mprj/buf_i[18] (net)                                   1   0.0057 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2038   0.9500   0.0000   0.0001 &   5.2079 f
  data arrival time                                                                                                  5.2079

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1952   1.0500   0.0000   0.8352 &   6.6509 r
  clock reconvergence pessimism                                                                           0.0000     6.6509
  clock uncertainty                                                                                       0.1000     6.7509
  library hold time                                                                     1.0000            0.4416     7.1925
  data required time                                                                                                 7.1925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1925
  data arrival time                                                                                                 -5.2079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3167 
  total derate : arrival time                                                                             0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3889 

  slack (with derating applied) (VIOLATED)                                                               -1.9846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5957 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           8.8470                     4.4348 &   6.4348 r
  wbs_dat_i[15] (net)                                    2   0.3061 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4348 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0807   8.8667   0.9500  -1.8038  -1.6599 &   4.7749 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2443   0.9500            0.1322 &   4.9071 r
  mprj/buf_i[15] (net)                                   1   0.0053 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0470   0.2443   0.9500  -0.0209  -0.0218 &   4.8853 r
  data arrival time                                                                                                  4.8853

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0831   1.0500   0.0000   0.6644 &   6.4801 r
  clock reconvergence pessimism                                                                           0.0000     6.4801
  clock uncertainty                                                                                       0.1000     6.5801
  library hold time                                                                     1.0000            0.2680     6.8481
  data required time                                                                                                 6.8481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8481
  data arrival time                                                                                                 -4.8853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3086 
  total derate : arrival time                                                                             0.1105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4191 

  slack (with derating applied) (VIOLATED)                                                               -1.9628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5437 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                6.2980                     3.2354 &   5.2354 f
  io_in[5] (net)                                         2   0.3695 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.2354 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5436   6.3422   0.9500  -0.9074  -0.6287 &   4.6068 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3042   0.9500            1.4438 &   6.0506 f
  mprj/buf_i[197] (net)                                  2   0.0292 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0403   0.3042   0.9500  -0.0038  -0.0027 &   6.0479 f
  data arrival time                                                                                                  6.0479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6663 &   7.4820 r
  clock reconvergence pessimism                                                                           0.0000     7.4820
  clock uncertainty                                                                                       0.1000     7.5820
  library hold time                                                                     1.0000            0.4161     7.9982
  data required time                                                                                                 7.9982
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9982
  data arrival time                                                                                                 -6.0479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3563 
  total derate : arrival time                                                                             0.1387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4950 

  slack (with derating applied) (VIOLATED)                                                               -1.9503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4553 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           5.2655                     2.7051 &   4.7051 f
  wbs_dat_i[12] (net)                                    2   0.3085 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7051 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5938   5.3037   0.9500  -0.9000  -0.6870 &   4.0181 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2320   0.9500            1.2400 &   5.2581 f
  mprj/buf_i[12] (net)                                   1   0.0071 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0533   0.2320   0.9500  -0.0049  -0.0050 &   5.2530 f
  data arrival time                                                                                                  5.2530

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1845   1.0500   0.0000   0.8332 &   6.6489 r
  clock reconvergence pessimism                                                                           0.0000     6.6489
  clock uncertainty                                                                                       0.1000     6.7489
  library hold time                                                                     1.0000            0.4378     7.1867
  data required time                                                                                                 7.1867
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1867
  data arrival time                                                                                                 -5.2530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3166 
  total derate : arrival time                                                                             0.1241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4407 

  slack (with derating applied) (VIOLATED)                                                               -1.9337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4929 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                5.0532                     2.6106 &   4.6106 f
  io_in[6] (net)                                         2   0.2978 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.6106 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1696   5.0856   0.9500  -0.0139   0.2316 &   4.8422 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2748   0.9500            1.2579 &   6.1001 f
  mprj/buf_i[198] (net)                                  2   0.0271 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2748   0.9500   0.0000   0.0013 &   6.1014 f
  data arrival time                                                                                                  6.1014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6633 &   7.4790 r
  clock reconvergence pessimism                                                                           0.0000     7.4790
  clock uncertainty                                                                                       0.1000     7.5790
  library hold time                                                                     1.0000            0.4254     8.0044
  data required time                                                                                                 8.0044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0044
  data arrival time                                                                                                 -6.1014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3561 
  total derate : arrival time                                                                             0.0799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4361 

  slack (with derating applied) (VIOLATED)                                                               -1.9030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4670 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           8.3912                     4.2100 &   6.2100 r
  wbs_adr_i[19] (net)                                    2   0.2903 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2100 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1128   8.4092   0.9500  -1.3551  -1.2067 &   5.0034 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2489   0.9500            0.1615 &   5.1649 r
  mprj/buf_i[51] (net)                                   1   0.0082 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0646   0.2489   0.9500  -0.0302  -0.0316 &   5.1333 r
  data arrival time                                                                                                  5.1333

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1938   1.0500   0.0000   0.8330 &   6.6487 r
  clock reconvergence pessimism                                                                           0.0000     6.6487
  clock uncertainty                                                                                       0.1000     6.7487
  library hold time                                                                     1.0000            0.2679     7.0166
  data required time                                                                                                 7.0166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0166
  data arrival time                                                                                                 -5.1333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3166 
  total derate : arrival time                                                                             0.0891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4058 

  slack (with derating applied) (VIOLATED)                                                               -1.8833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4775 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[11] (in)                                                           9.4402                     4.7095 &   6.7095 r
  wbs_dat_i[11] (net)                                    2   0.3261 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7095 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2923   9.4660   0.9500  -1.8933  -1.7161 &   4.9934 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2484   0.9500            0.1034 &   5.0968 r
  mprj/buf_i[11] (net)                                   1   0.0042 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2484   0.9500   0.0000   0.0002 &   5.0970 r
  data arrival time                                                                                                  5.0970

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1606   1.0500   0.0000   0.7833 &   6.5990 r
  clock reconvergence pessimism                                                                           0.0000     6.5990
  clock uncertainty                                                                                       0.1000     6.6990
  library hold time                                                                     1.0000            0.2679     6.9669
  data required time                                                                                                 6.9669
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9669
  data arrival time                                                                                                 -5.0970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3142 
  total derate : arrival time                                                                             0.1144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4287 

  slack (with derating applied) (VIOLATED)                                                               -1.8699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4412 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                           11.0911                     5.5139 &   7.5139 r
  wbs_adr_i[1] (net)                                     2   0.3831 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.5139 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.5468  11.1283   0.9500  -3.0092  -2.8073 &   4.7066 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2857   0.9500            0.0487 &   4.7553 r
  mprj/buf_i[33] (net)                                   1   0.0084 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0819   0.2857   0.9500  -0.0365  -0.0381 &   4.7172 r
  data arrival time                                                                                                  4.7172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.7998   1.0500   0.0000   0.3140 &   6.1297 r
  clock reconvergence pessimism                                                                           0.0000     6.1297
  clock uncertainty                                                                                       0.1000     6.2297
  library hold time                                                                     1.0000            0.2668     6.4966
  data required time                                                                                                 6.4966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4966
  data arrival time                                                                                                 -4.7172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2919 
  total derate : arrival time                                                                             0.1734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4653 

  slack (with derating applied) (VIOLATED)                                                               -1.7794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3141 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           4.3782                     2.2563 &   4.2563 f
  wbs_adr_i[11] (net)                                    2   0.2561 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2563 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5175   4.4070   0.9500  -0.2846  -0.0909 &   4.1654 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2022   0.9500            1.0933 &   5.2587 f
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2022   0.9500   0.0000   0.0001 &   5.2588 f
  data arrival time                                                                                                  5.2588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0835   1.0500   0.0000   0.6607 &   6.4764 r
  clock reconvergence pessimism                                                                           0.0000     6.4764
  clock uncertainty                                                                                       0.1000     6.5764
  library hold time                                                                     1.0000            0.4418     7.0182
  data required time                                                                                                 7.0182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0182
  data arrival time                                                                                                 -5.2588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3084 
  total derate : arrival time                                                                             0.0827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3911 

  slack (with derating applied) (VIOLATED)                                                               -1.7594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3683 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            4.4045                     2.2661 &   4.2661 f
  wbs_dat_i[5] (net)                                     2   0.2575 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2661 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5535   4.4350   0.9500  -0.2833  -0.0826 &   4.1835 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2131   0.9500            1.1081 &   5.2916 f
  mprj/buf_i[5] (net)                                    1   0.0067 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0269   0.2131   0.9500  -0.0024  -0.0023 &   5.2893 f
  data arrival time                                                                                                  5.2893

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.0830   1.0500   0.0000   0.6651 &   6.4808 r
  clock reconvergence pessimism                                                                           0.0000     6.4808
  clock uncertainty                                                                                       0.1000     6.5808
  library hold time                                                                     1.0000            0.4403     7.0211
  data required time                                                                                                 7.0211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0211
  data arrival time                                                                                                 -5.2893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3086 
  total derate : arrival time                                                                             0.0839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3925 

  slack (with derating applied) (VIOLATED)                                                               -1.7318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3392 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            4.7804                     2.4592 &   4.4592 f
  wbs_adr_i[7] (net)                                     2   0.2797 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4592 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9043   4.8140   0.9500  -0.5259  -0.3185 &   4.1407 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2415   0.9500            1.1864 &   5.3271 f
  mprj/buf_i[39] (net)                                   2   0.0137 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0177   0.2415   0.9500  -0.0015  -0.0010 &   5.3261 f
  data arrival time                                                                                                  5.3261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0830   1.0500   0.0000   0.6654 &   6.4811 r
  clock reconvergence pessimism                                                                           0.0000     6.4811
  clock uncertainty                                                                                       0.1000     6.5811
  library hold time                                                                     1.0000            0.4357     7.0168
  data required time                                                                                                 7.0168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0168
  data arrival time                                                                                                 -5.3261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6907

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3086 
  total derate : arrival time                                                                             0.1011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4098 

  slack (with derating applied) (VIOLATED)                                                               -1.6907 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2809 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               5.9674                     3.0017 &   5.0017 f
  io_in[34] (net)                                        2   0.3469 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0017 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.0097   0.9500   0.0000   0.3763 &   5.3780 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2870   0.9500            1.3846 &   6.7626 f
  mprj/buf_i[226] (net)                                  2   0.0241 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2870   0.9500   0.0000   0.0011 &   6.7637 f
  data arrival time                                                                                                  6.7637

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4818   1.0500   0.0000   2.0539 &   7.8696 r
  clock reconvergence pessimism                                                                           0.0000     7.8696
  clock uncertainty                                                                                       0.1000     7.9696
  library hold time                                                                     1.0000            0.4215     8.3911
  data required time                                                                                                 8.3911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3911
  data arrival time                                                                                                 -6.7637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3747 
  total derate : arrival time                                                                             0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4675 

  slack (with derating applied) (VIOLATED)                                                               -1.6274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1600 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            5.5138                     2.8251 &   4.8251 f
  wbs_adr_i[5] (net)                                     2   0.3229 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8251 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9154   5.5579   0.9500  -1.1143  -0.8882 &   3.9369 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2417   0.9500            1.2811 &   5.2181 f
  mprj/buf_i[37] (net)                                   1   0.0089 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0156   0.2417   0.9500  -0.0013  -0.0010 &   5.2170 f
  data arrival time                                                                                                  5.2170

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.9381   1.0500   0.0000   0.4614 &   6.2771 r
  clock reconvergence pessimism                                                                           0.0000     6.2771
  clock uncertainty                                                                                       0.1000     6.3771
  library hold time                                                                     1.0000            0.4355     6.8126
  data required time                                                                                                 6.8126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8126
  data arrival time                                                                                                 -5.2170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2989 
  total derate : arrival time                                                                             0.1381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4370 

  slack (with derating applied) (VIOLATED)                                                               -1.5956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1586 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            4.9452                     2.5393 &   4.5393 f
  wbs_dat_i[4] (net)                                     2   0.2908 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5393 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2941   4.9831   0.9500  -0.7261  -0.5113 &   4.0279 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2236   0.9500            1.1899 &   5.2179 f
  mprj/buf_i[4] (net)                                    1   0.0065 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0175   0.2236   0.9500  -0.0015  -0.0014 &   5.2165 f
  data arrival time                                                                                                  5.2165

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.9302   1.0500   0.0000   0.4530 &   6.2687 r
  clock reconvergence pessimism                                                                           0.0000     6.2687
  clock uncertainty                                                                                       0.1000     6.3687
  library hold time                                                                     1.0000            0.4388     6.8075
  data required time                                                                                                 6.8075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8075
  data arrival time                                                                                                 -5.2165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2985 
  total derate : arrival time                                                                             0.1122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -1.5910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1802 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                5.5345                     2.8141 &   4.8141 f
  io_in[4] (net)                                         2   0.3235 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8141 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.5871   0.9500   0.0000   0.3217 &   5.1358 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2819   0.9500            1.3280 &   6.4637 f
  mprj/buf_i[196] (net)                                  2   0.0255 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2819   0.9500   0.0000   0.0011 &   6.4648 f
  data arrival time                                                                                                  6.4648

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6672 &   7.4829 r
  clock reconvergence pessimism                                                                           0.0000     7.4829
  clock uncertainty                                                                                       0.1000     7.5829
  library hold time                                                                     1.0000            0.4231     8.0060
  data required time                                                                                                 8.0060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0060
  data arrival time                                                                                                 -6.4648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3563 
  total derate : arrival time                                                                             0.0869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4432 

  slack (with derating applied) (VIOLATED)                                                               -1.5412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0980 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                5.6138                     2.8471 &   4.8471 f
  io_in[3] (net)                                         2   0.3279 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8471 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.6701   0.9500   0.0000   0.3398 &   5.1869 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2838   0.9500            1.3401 &   6.5270 f
  mprj/buf_i[195] (net)                                  2   0.0257 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2838   0.9500   0.0000   0.0011 &   6.5280 f
  data arrival time                                                                                                  6.5280

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4611   1.0500   0.0000   1.6716 &   7.4873 r
  clock reconvergence pessimism                                                                           0.0000     7.4873
  clock uncertainty                                                                                       0.1000     7.5873
  library hold time                                                                     1.0000            0.4225     8.0098
  data required time                                                                                                 8.0098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0098
  data arrival time                                                                                                 -6.5280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3565 
  total derate : arrival time                                                                             0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4450 

  slack (with derating applied) (VIOLATED)                                                               -1.4818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0368 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            5.5231                     2.8286 &   4.8286 f
  wbs_adr_i[4] (net)                                     2   0.3235 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8286 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7443   5.5679   0.9500  -1.0579  -0.8259 &   4.0027 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2376   0.9500            1.2781 &   5.2808 f
  mprj/buf_i[36] (net)                                   1   0.0075 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0074   0.2376   0.9500  -0.0006  -0.0005 &   5.2803 f
  data arrival time                                                                                                  5.2803

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.8801   1.0500   0.0000   0.3934 &   6.2091 r
  clock reconvergence pessimism                                                                           0.0000     6.2091
  clock uncertainty                                                                                       0.1000     6.3091
  library hold time                                                                     1.0000            0.4368     6.7459
  data required time                                                                                                 6.7459
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7459
  data arrival time                                                                                                 -5.2803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2957 
  total derate : arrival time                                                                             0.1352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4309 

  slack (with derating applied) (VIOLATED)                                                               -1.4656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0347 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            9.4441                     4.7231 &   6.7231 r
  wbs_dat_i[6] (net)                                     2   0.3266 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.7231 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -3.7713   9.4681   0.9500  -2.1857  -2.0319 &   4.6911 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2746   0.9500            0.1286 &   4.8197 r
  mprj/buf_i[6] (net)                                    2   0.0114 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2746   0.9500   0.0000   0.0004 &   4.8201 r
  data arrival time                                                                                                  4.8201

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.5594   1.0500   0.0000   0.0694 &   5.8851 r
  clock reconvergence pessimism                                                                           0.0000     5.8851
  clock uncertainty                                                                                       0.1000     5.9851
  library hold time                                                                     1.0000            0.2671     6.2523
  data required time                                                                                                 6.2523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2523
  data arrival time                                                                                                 -4.8201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2802 
  total derate : arrival time                                                                             0.1299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (VIOLATED)                                                               -1.4322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0220 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               6.2217                     3.1154 &   5.1154 f
  io_in[35] (net)                                        2   0.3613 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1154 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.2695   0.9500   0.0000   0.4128 &   5.5282 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3006   0.9500            1.4309 &   6.9592 f
  mprj/buf_i[227] (net)                                  2   0.0281 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3006   0.9500   0.0000   0.0011 &   6.9603 f
  data arrival time                                                                                                  6.9603

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4823   1.0500   0.0000   2.0489 &   7.8646 r
  clock reconvergence pessimism                                                                           0.0000     7.8646
  clock uncertainty                                                                                       0.1000     7.9646
  library hold time                                                                     1.0000            0.4173     8.3819
  data required time                                                                                                 8.3819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3819
  data arrival time                                                                                                 -6.9603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3745 
  total derate : arrival time                                                                             0.0971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4716 

  slack (with derating applied) (VIOLATED)                                                               -1.4216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9500 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            9.8908                     4.9292 &   6.9292 r
  wbs_adr_i[2] (net)                                     2   0.3417 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.9292 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7064   9.9207   0.9500  -2.1128  -1.9173 &   5.0119 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3089   0.9500            0.1366 &   5.1484 r
  mprj/buf_i[34] (net)                                   2   0.0205 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0946   0.3089   0.9500  -0.0447  -0.0462 &   5.1023 r
  data arrival time                                                                                                  5.1023

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.8042   1.0500   0.0000   0.3106 &   6.1263 r
  clock reconvergence pessimism                                                                           0.0000     6.1263
  clock uncertainty                                                                                       0.1000     6.2263
  library hold time                                                                     1.0000            0.2661     6.4924
  data required time                                                                                                 6.4924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4924
  data arrival time                                                                                                 -5.1023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2917 
  total derate : arrival time                                                                             0.1310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4227 

  slack (with derating applied) (VIOLATED)                                                               -1.3901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9675 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            5.1811                     2.6682 &   4.6682 f
  wbs_dat_i[9] (net)                                     2   0.3038 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6682 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.8556   5.2155   0.9500  -1.0748  -0.8829 &   3.7852 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2564   0.9500            1.2541 &   5.0394 f
  mprj/buf_i[9] (net)                                    2   0.0165 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.1090   0.2564   0.9500  -0.0100  -0.0100 &   5.0294 f
  data arrival time                                                                                                  5.0294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.5468   1.0500   0.0000   0.0621 &   5.8778 r
  clock reconvergence pessimism                                                                           0.0000     5.8778
  clock uncertainty                                                                                       0.1000     5.9778
  library hold time                                                                     1.0000            0.4308     6.4086
  data required time                                                                                                 6.4086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4086
  data arrival time                                                                                                 -5.0294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.1332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4131 

  slack (with derating applied) (VIOLATED)                                                               -1.3792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9661 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            9.4974                     4.7456 &   6.7456 r
  wbs_adr_i[6] (net)                                     2   0.3283 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.7456 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5246   9.5228   0.9500  -2.1161  -1.9518 &   4.7938 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2829   0.9500            0.1337 &   4.9275 r
  mprj/buf_i[38] (net)                                   2   0.0135 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0929   0.2829   0.9500  -0.0432  -0.0448 &   4.8827 r
  data arrival time                                                                                                  4.8827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5530   1.0500   0.0000   0.0638 &   5.8795 r
  clock reconvergence pessimism                                                                           0.0000     5.8795
  clock uncertainty                                                                                       0.1000     5.9795
  library hold time                                                                     1.0000            0.2669     6.2464
  data required time                                                                                                 6.2464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2464
  data arrival time                                                                                                 -4.8827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2800 
  total derate : arrival time                                                                             0.1292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4092 

  slack (with derating applied) (VIOLATED)                                                               -1.3638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9545 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[9] (in)                                                            9.1495                     4.5774 &   6.5774 r
  wbs_adr_i[9] (net)                                     2   0.3164 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.5774 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3941   9.1723   0.9500  -1.9563  -1.8004 &   4.7771 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2770   0.9500            0.1470 &   4.9241 r
  mprj/buf_i[41] (net)                                   2   0.0132 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0860   0.2770   0.9500  -0.0403  -0.0418 &   4.8822 r
  data arrival time                                                                                                  4.8822

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5468   1.0500   0.0000   0.0622 &   5.8779 r
  clock reconvergence pessimism                                                                           0.0000     5.8779
  clock uncertainty                                                                                       0.1000     5.9779
  library hold time                                                                     1.0000            0.2671     6.2450
  data required time                                                                                                 6.2450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2450
  data arrival time                                                                                                 -4.8822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.1209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4008 

  slack (with derating applied) (VIOLATED)                                                               -1.3627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9619 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            5.1886                     2.6574 &   4.6574 f
  wbs_dat_i[1] (net)                                     2   0.3037 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6574 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.4227   5.2288   0.9500  -0.7914  -0.5594 &   4.0979 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2326   0.9500            1.2310 &   5.3289 f
  mprj/buf_i[1] (net)                                    1   0.0078 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2326   0.9500   0.0000   0.0002 &   5.3291 f
  data arrival time                                                                                                  5.3291

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.8005   1.0500   0.0000   0.3090 &   6.1247 r
  clock reconvergence pessimism                                                                           0.0000     6.1247
  clock uncertainty                                                                                       0.1000     6.2247
  library hold time                                                                     1.0000            0.4375     6.6622
  data required time                                                                                                 6.6622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6622
  data arrival time                                                                                                 -5.3291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2917 
  total derate : arrival time                                                                             0.1187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4103 

  slack (with derating applied) (VIOLATED)                                                               -1.3331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9228 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            4.9229                     2.5216 &   4.5216 f
  wbs_adr_i[8] (net)                                     2   0.2876 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5216 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4469   4.9604   0.9500  -0.8415  -0.6358 &   3.8858 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2471   0.9500            1.2111 &   5.0969 f
  mprj/buf_i[40] (net)                                   2   0.0145 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2471   0.9500   0.0000   0.0005 &   5.0974 f
  data arrival time                                                                                                  5.0974

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5468   1.0500   0.0000   0.0619 &   5.8776 r
  clock reconvergence pessimism                                                                           0.0000     5.8776
  clock uncertainty                                                                                       0.1000     5.9776
  library hold time                                                                     1.0000            0.4337     6.4113
  data required time                                                                                                 6.4113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4113
  data arrival time                                                                                                 -5.0974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.1189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3988 

  slack (with derating applied) (VIOLATED)                                                               -1.3139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9151 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            5.0310                     2.5808 &   4.5808 f
  wbs_dat_i[0] (net)                                     2   0.2958 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5808 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1822   5.0709   0.9500  -0.6676  -0.4404 &   4.1404 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2489   0.9500            1.2273 &   5.3677 f
  mprj/buf_i[0] (net)                                    2   0.0144 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0707   0.2489   0.9500  -0.0066  -0.0065 &   5.3612 f
  data arrival time                                                                                                  5.3612

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7998   1.0500   0.0000   0.3139 &   6.1296 r
  clock reconvergence pessimism                                                                           0.0000     6.1296
  clock uncertainty                                                                                       0.1000     6.2296
  library hold time                                                                     1.0000            0.4332     6.6628
  data required time                                                                                                 6.6628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6628
  data arrival time                                                                                                 -5.3612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2919 
  total derate : arrival time                                                                             0.1121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -1.3016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8977 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                5.9131                     2.9731 &   4.9731 f
  io_in[2] (net)                                         2   0.3437 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.9731 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.9550   0.9500   0.0000   0.3771 &   5.3501 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2939   0.9500            1.3857 &   6.7358 f
  mprj/buf_i[194] (net)                                  2   0.0279 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2939   0.9500   0.0000   0.0012 &   6.7371 f
  data arrival time                                                                                                  6.7371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4610   1.0500   0.0000   1.6745 &   7.4902 r
  clock reconvergence pessimism                                                                           0.0000     7.4902
  clock uncertainty                                                                                       0.1000     7.5902
  library hold time                                                                     1.0000            0.4194     8.0096
  data required time                                                                                                 8.0096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0096
  data arrival time                                                                                                 -6.7371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3567 
  total derate : arrival time                                                                             0.0928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4495 

  slack (with derating applied) (VIOLATED)                                                               -1.2725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8230 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            5.5177                     2.8082 &   4.8082 f
  wbs_dat_i[2] (net)                                     2   0.3225 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8082 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6753   5.5680   0.9500  -0.9668  -0.7125 &   4.0956 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2755   0.9500            1.3185 &   5.4142 f
  mprj/buf_i[2] (net)                                    2   0.0226 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0550   0.2755   0.9500  -0.0050  -0.0042 &   5.4099 f
  data arrival time                                                                                                  5.4099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.8042   1.0500   0.0000   0.3106 &   6.1263 r
  clock reconvergence pessimism                                                                           0.0000     6.1263
  clock uncertainty                                                                                       0.1000     6.2263
  library hold time                                                                     1.0000            0.4250     6.6512
  data required time                                                                                                 6.6512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6512
  data arrival time                                                                                                 -5.4099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2917 
  total derate : arrival time                                                                             0.1340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4257 

  slack (with derating applied) (VIOLATED)                                                               -1.2413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8156 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            5.2550                     2.6871 &   4.6871 f
  wbs_sel_i[3] (net)                                     2   0.3074 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6871 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6635   5.2962   0.9500  -0.9463  -0.7232 &   3.9639 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2408   0.9500            1.2483 &   5.2122 f
  mprj/buf_i[233] (net)                                  2   0.0102 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2408   0.9500   0.0000   0.0004 &   5.2126 f
  data arrival time                                                                                                  5.2126

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5468   1.0500   0.0000   0.0614 &   5.8771 r
  clock reconvergence pessimism                                                                           0.0000     5.8771
  clock uncertainty                                                                                       0.1000     5.9771
  library hold time                                                                     1.0000            0.4356     6.4127
  data required time                                                                                                 6.4127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4127
  data arrival time                                                                                                 -5.2126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.1273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4071 

  slack (with derating applied) (VIOLATED)                                                               -1.2001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7930 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            5.2016                     2.6597 &   4.6597 f
  wbs_sel_i[2] (net)                                     2   0.3043 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6597 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2266   5.2452   0.9500  -0.7403  -0.5016 &   4.1581 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2628   0.9500            1.2651 &   5.4232 f
  mprj/buf_i[232] (net)                                  2   0.0194 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0252   0.2628   0.9500  -0.0023  -0.0017 &   5.4215 f
  data arrival time                                                                                                  5.4215

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.7374   1.0500   0.0000   0.2391 &   6.0548 r
  clock reconvergence pessimism                                                                           0.0000     6.0548
  clock uncertainty                                                                                       0.1000     6.1548
  library hold time                                                                     1.0000            0.4289     6.5837
  data required time                                                                                                 6.5837
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5837
  data arrival time                                                                                                 -5.4215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2883 
  total derate : arrival time                                                                             0.1183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (VIOLATED)                                                               -1.1622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7556 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            4.9507                     2.5440 &   4.5440 f
  wbs_adr_i[3] (net)                                     2   0.2912 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5440 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0566   4.9877   0.9500  -0.6157  -0.3951 &   4.1488 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2574   0.9500            1.2260 &   5.3749 f
  mprj/buf_i[35] (net)                                   2   0.0194 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0764   0.2574   0.9500  -0.0073  -0.0069 &   5.3680 f
  data arrival time                                                                                                  5.3680

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.6671   1.0500   0.0000   0.1690 &   5.9847 r
  clock reconvergence pessimism                                                                           0.0000     5.9847
  clock uncertainty                                                                                       0.1000     6.0847
  library hold time                                                                     1.0000            0.4305     6.5152
  data required time                                                                                                 6.5152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5152
  data arrival time                                                                                                 -5.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2850 
  total derate : arrival time                                                                             0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (VIOLATED)                                                               -1.1472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7533 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            5.4277                     2.7817 &   4.7817 f
  wbs_dat_i[3] (net)                                     2   0.3179 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7817 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6442   5.4706   0.9500  -0.9667  -0.7380 &   4.0438 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2318   0.9500            1.2602 &   5.3039 f
  mprj/buf_i[3] (net)                                    1   0.0061 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2318   0.9500   0.0000   0.0001 &   5.3041 f
  data arrival time                                                                                                  5.3041

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.5468   1.0500   0.0000   0.0614 &   5.8771 r
  clock reconvergence pessimism                                                                           0.0000     5.8771
  clock uncertainty                                                                                       0.1000     5.9771
  library hold time                                                                     1.0000            0.4374     6.4145
  data required time                                                                                                 6.4145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4145
  data arrival time                                                                                                 -5.3041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.1293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4091 

  slack (with derating applied) (VIOLATED)                                                               -1.1105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7014 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            4.3472                     2.2405 &   4.2405 f
  wbs_sel_i[1] (net)                                     2   0.2545 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2405 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.3747   0.9500   0.0000   0.2130 &   4.4535 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2342   0.9500            1.1218 &   5.5753 f
  mprj/buf_i[231] (net)                                  2   0.0144 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0395   0.2342   0.9500  -0.0038  -0.0035 &   5.5718 f
  data arrival time                                                                                                  5.5718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8005   1.0500   0.0000   0.3085 &   6.1242 r
  clock reconvergence pessimism                                                                           0.0000     6.1242
  clock uncertainty                                                                                       0.1000     6.2242
  library hold time                                                                     1.0000            0.4373     6.6615
  data required time                                                                                                 6.6615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6615
  data arrival time                                                                                                 -5.5718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2916 
  total derate : arrival time                                                                             0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3621 

  slack (with derating applied) (VIOLATED)                                                               -1.0897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7276 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                6.2963                     3.1473 &   5.1473 f
  io_in[1] (net)                                         2   0.3654 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.1473 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3658   6.3464   0.9500  -0.0300   0.3937 &   5.5411 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2936   0.9500            1.4326 &   6.9737 f
  mprj/buf_i[193] (net)                                  2   0.0241 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2937   0.9500   0.0000   0.0010 &   6.9747 f
  data arrival time                                                                                                  6.9747

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4608   1.0500   0.0000   1.6800 &   7.4957 r
  clock reconvergence pessimism                                                                           0.0000     7.4957
  clock uncertainty                                                                                       0.1000     7.5957
  library hold time                                                                     1.0000            0.4194     8.0152
  data required time                                                                                                 8.0152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0152
  data arrival time                                                                                                 -6.9747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3569 
  total derate : arrival time                                                                             0.0993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4563 

  slack (with derating applied) (VIOLATED)                                                               -1.0405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5842 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            4.8928                     2.5202 &   4.5202 f
  wbs_dat_i[8] (net)                                     2   0.2864 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5202 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9591   4.9260   0.9500  -0.5262  -0.3145 &   4.2057 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2221   0.9500            1.1810 &   5.3867 f
  mprj/buf_i[8] (net)                                    1   0.0064 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0474   0.2221   0.9500  -0.0042  -0.0042 &   5.3825 f
  data arrival time                                                                                                  5.3825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.5468   1.0500   0.0000   0.0614 &   5.8771 r
  clock reconvergence pessimism                                                                           0.0000     5.8771
  clock uncertainty                                                                                       0.1000     5.9771
  library hold time                                                                     1.0000            0.4388     6.4159
  data required time                                                                                                 6.4159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4159
  data arrival time                                                                                                 -5.3825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.1012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3811 

  slack (with derating applied) (VIOLATED)                                                               -1.0334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6523 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               5.4413                     2.7860 &   4.7860 f
  wbs_stb_i (net)                                        2   0.3186 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7860 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9948   5.4860   0.9500  -0.5838  -0.3201 &   4.4659 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2374   0.9500            1.2679 &   5.7338 f
  mprj/buf_i[235] (net)                                  1   0.0079 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0294   0.2374   0.9500  -0.0027  -0.0026 &   5.7312 f
  data arrival time                                                                                                  5.7312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8607   1.0500   0.0000   0.3717 &   6.1874 r
  clock reconvergence pessimism                                                                           0.0000     6.1874
  clock uncertainty                                                                                       0.1000     6.2874
  library hold time                                                                     1.0000            0.4368     6.7242
  data required time                                                                                                 6.7242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7242
  data arrival time                                                                                                 -5.7312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2946 
  total derate : arrival time                                                                             0.1115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4061 

  slack (with derating applied) (VIOLATED)                                                               -0.9930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5869 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               6.7706                     3.3559 &   5.3559 f
  io_in[37] (net)                                        2   0.3920 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3559 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.8336   0.9500   0.0000   0.5036 &   5.8595 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3339   0.9500            1.5318 &   7.3914 f
  mprj/buf_i[229] (net)                                  2   0.0369 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3341   0.9500   0.0000   0.0036 &   7.3950 f
  data arrival time                                                                                                  7.3950

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4836   1.0500   0.0000   2.0313 &   7.8470 r
  clock reconvergence pessimism                                                                           0.0000     7.8470
  clock uncertainty                                                                                       0.1000     7.9470
  library hold time                                                                     1.0000            0.4068     8.3538
  data required time                                                                                                 8.3538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3538
  data arrival time                                                                                                 -7.3950
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3737 
  total derate : arrival time                                                                             0.1073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4810 

  slack (with derating applied) (VIOLATED)                                                               -0.9588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4778 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            5.6777                     2.9279 &   4.9279 f
  wbs_adr_i[0] (net)                                     2   0.3334 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.9279 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3306   5.7174   0.9500  -0.7516  -0.5049 &   4.4229 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2463   0.9500            1.3053 &   5.7282 f
  mprj/buf_i[32] (net)                                   1   0.0095 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0850   0.2463   0.9500  -0.0078  -0.0078 &   5.7204 f
  data arrival time                                                                                                  5.7204

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.8173   1.0500   0.0000   0.3244 &   6.1401 r
  clock reconvergence pessimism                                                                           0.0000     6.1401
  clock uncertainty                                                                                       0.1000     6.2401
  library hold time                                                                     1.0000            0.4340     6.6741
  data required time                                                                                                 6.6741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6741
  data arrival time                                                                                                 -5.7204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2924 
  total derate : arrival time                                                                             0.1216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4140 

  slack (with derating applied) (VIOLATED)                                                               -0.9537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5397 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                7.9171                     3.9972 &   5.9972 f
  io_in[0] (net)                                         2   0.4623 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.9972 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7114   7.9663   0.9500  -1.0403  -0.5697 &   5.4276 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3081   0.9500            1.6441 &   7.0716 f
  mprj/buf_i[192] (net)                                  2   0.0166 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3081   0.9500   0.0000   0.0006 &   7.0722 f
  data arrival time                                                                                                  7.0722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4609   1.0500   0.0000   1.6799 &   7.4956 r
  clock reconvergence pessimism                                                                           0.0000     7.4956
  clock uncertainty                                                                                       0.1000     7.5956
  library hold time                                                                     1.0000            0.4149     8.0105
  data required time                                                                                                 8.0105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0105
  data arrival time                                                                                                 -7.0722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3569 
  total derate : arrival time                                                                             0.1661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5230 

  slack (with derating applied) (VIOLATED)                                                               -0.9382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4152 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            4.6227                     2.3760 &   4.3760 f
  wbs_sel_i[0] (net)                                     2   0.2703 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3760 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2720   4.6561   0.9500  -0.0223   0.2101 &   4.5861 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2391   0.9500            1.1633 &   5.7495 f
  mprj/buf_i[230] (net)                                  2   0.0140 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0440   0.2391   0.9500  -0.0042  -0.0039 &   5.7455 f
  data arrival time                                                                                                  5.7455

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.7975   1.0500   0.0000   0.3210 &   6.1367 r
  clock reconvergence pessimism                                                                           0.0000     6.1367
  clock uncertainty                                                                                       0.1000     6.2367
  library hold time                                                                     1.0000            0.4363     6.6730
  data required time                                                                                                 6.6730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6730
  data arrival time                                                                                                 -5.7455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2922 
  total derate : arrival time                                                                             0.0749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3671 

  slack (with derating applied) (VIOLATED)                                                               -0.9275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5604 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               4.8208                     2.4640 &   4.4640 f
  wbs_cyc_i (net)                                        2   0.2815 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4640 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3972   4.8600   0.9500  -0.0641   0.1897 &   4.6536 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2297   0.9500            1.1802 &   5.8339 f
  mprj/buf_i[236] (net)                                  2   0.0094 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0143   0.2297   0.9500  -0.0012  -0.0009 &   5.8329 f
  data arrival time                                                                                                  5.8329

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8649   1.0500   0.0000   0.3765 &   6.1922 r
  clock reconvergence pessimism                                                                           0.0000     6.1922
  clock uncertainty                                                                                       0.1000     6.2922
  library hold time                                                                     1.0000            0.4379     6.7301
  data required time                                                                                                 6.7301
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7301
  data arrival time                                                                                                 -5.8329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2949 
  total derate : arrival time                                                                             0.0789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3738 

  slack (with derating applied) (VIOLATED)                                                               -0.8972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5234 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                5.4522                     2.8222 &   4.8222 f
  wbs_we_i (net)                                         2   0.3206 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8222 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5640   5.4838   0.9500  -0.2153   0.0373 &   4.8595 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2408   0.9500            1.2712 &   6.1307 f
  mprj/buf_i[234] (net)                                  1   0.0090 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0192   0.2408   0.9500  -0.0016  -0.0013 &   6.1293 f
  data arrival time                                                                                                  6.1293

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8446   1.0500   0.0000   0.3539 &   6.1696 r
  clock reconvergence pessimism                                                                           0.0000     6.1696
  clock uncertainty                                                                                       0.1000     6.2696
  library hold time                                                                     1.0000            0.4357     6.7054
  data required time                                                                                                 6.7054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7054
  data arrival time                                                                                                 -6.1293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2938 
  total derate : arrival time                                                                             0.0916 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3854 

  slack (with derating applied) (VIOLATED)                                                               -0.5760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1906 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               8.8256                     4.3436 &   6.3436 f
  io_in[36] (net)                                        2   0.5111 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3436 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.9144   0.9500   0.0000   0.6631 &   7.0068 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3735   0.9500            1.8272 &   8.8340 f
  mprj/buf_i[228] (net)                                  2   0.0359 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3736   0.9500   0.0000   0.0032 &   8.8371 f
  data arrival time                                                                                                  8.8371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4836   1.0500   0.0000   2.0313 &   7.8471 r
  clock reconvergence pessimism                                                                           0.0000     7.8471
  clock uncertainty                                                                                       0.1000     7.9471
  library hold time                                                                     1.0000            0.3946     8.3417
  data required time                                                                                                 8.3417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3417
  data arrival time                                                                                                 -8.8371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3737 
  total derate : arrival time                                                                             0.1312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5049 

  slack (with derating applied) (MET)                                                                     0.4954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0003 



1
