# ğŸš€ FPGA Tensor Accelerator

A production-quality RTL implementation of a tensor processing unit for neural network inference, featuring a 2Ã—2 grid of Tensor Processing Clusters (TPCs) with 16Ã—16 systolic arrays.

![Architecture](https://img.shields.io/badge/Architecture-Systolic_Array-blue)
![Status](https://img.shields.io/badge/Status-Synthesis_Ready-green)
![License](https://img.shields.io/badge/License-MIT-yellow)

## âœ¨ Features

- **4 Tensor Processing Clusters (TPCs)** in a 2Ã—2 mesh
- **16Ã—16 Systolic Arrays** (256 INT8 MACs per TPC)
- **64-lane Vector Processing Unit** for activations (ReLU, GELU, Softmax)
- **2D DMA Engine** with strided access patterns
- **16-bank SRAM Subsystem** with multi-port access
- **Network-on-Chip (NoC)** with XY routing
- **AXI4 Memory Interface** (DDR4/LPDDR4/LPDDR5 support)

## ğŸ“Š Performance

| Metric | Value |
|--------|-------|
| Peak Throughput | 409 GOPS @ 200 MHz |
| Data Type | INT8 (with INT32 accumulation) |
| On-chip SRAM | 2 MB (configurable) |
| Target Devices | Xilinx UltraScale+, Versal |

## ğŸ§ª Simulation Results

### MAC PE Verification âœ…

All 7 tests passing:

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           MAC Processing Element Testbench                 â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

[TEST 1] Loading weight = 3
  PASS: weight_reg = 3 (expected 3)

[TEST 2] Computing 3 Ã— 4 + 0 = 12
  PASS: psum_out = 12 (expected 12)

[TEST 3] Accumulating: 12 + (3 Ã— 5) = 27
  PASS: psum_out = 27 (expected 27)

[TEST 4] Signed multiply: 3 Ã— (-2) = -6
  PASS: psum_out = -6 (expected -6)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘   Passed: 7    Failed: 0                                   â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
   >>> ALL TESTS PASSED! <<<
```

<!-- 
To add waveform screenshots:
1. Run: ./debug.sh and select option 1
2. Take screenshot of Surfer window
3. Save as: docs/images/mac_pe_waveform.png
4. Uncomment the line below:
-->
<!-- ![MAC PE Waveform](docs/images/mac_pe_waveform.png) -->

### Systolic Array Waveform

The systolic array implements weight-stationary dataflow:

```
Cycle   State    Activity
â”€â”€â”€â”€â”€   â”€â”€â”€â”€â”€    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
0-16    LOAD     Weights loaded column by column
17-48   COMPUTE  Activations stream, MACs accumulate  
49-64   DRAIN    Results emerge from bottom row
65      DONE     Computation complete
```

<!-- ![Systolic Array Waveform](docs/images/systolic_array_waveform.png) -->

## ğŸ“ Project Structure

```
tensor_accelerator/
â”œâ”€â”€ rtl/                    # Synthesizable Verilog
â”‚   â”œâ”€â”€ core/               # Compute units
â”‚   â”‚   â”œâ”€â”€ mac_pe.v        # MAC processing element
â”‚   â”‚   â”œâ”€â”€ systolic_array.v# 16Ã—16 systolic array
â”‚   â”‚   â”œâ”€â”€ vector_unit.v   # 64-lane SIMD VPU
â”‚   â”‚   â””â”€â”€ dma_engine.v    # 2D DMA controller
â”‚   â”œâ”€â”€ memory/             # Memory subsystem
â”‚   â”‚   â”œâ”€â”€ sram_subsystem.v
â”‚   â”‚   â”œâ”€â”€ memory_controller_wrapper.v
â”‚   â”‚   â””â”€â”€ axi_memory_model.v (sim only)
â”‚   â”œâ”€â”€ control/            # Controllers
â”‚   â”‚   â”œâ”€â”€ local_cmd_processor.v
â”‚   â”‚   â””â”€â”€ global_cmd_processor.v
â”‚   â”œâ”€â”€ noc/                # Network on Chip
â”‚   â”‚   â””â”€â”€ noc_router.v
â”‚   â””â”€â”€ top/                # Top-level modules
â”‚       â”œâ”€â”€ tensor_processing_cluster.v
â”‚       â””â”€â”€ tensor_accelerator_top.v
â”œâ”€â”€ tb/                     # Testbenches
â”œâ”€â”€ sw/                     # Software tools
â”‚   â”œâ”€â”€ assembler/          # Instruction assembler
â”‚   â””â”€â”€ examples/           # Example kernels
â”œâ”€â”€ docs/                   # Documentation
â”œâ”€â”€ constraints/            # FPGA constraints
â””â”€â”€ scripts/                # Build scripts
```

## ğŸš€ Quick Start

### Prerequisites

```bash
# macOS
brew install icarus-verilog
brew install surfer          # Waveform viewer (recommended)
# Or: brew install --cask gtkwave

# Ubuntu/Debian
sudo apt install iverilog gtkwave

# Windows (via WSL or direct)
# Install Icarus Verilog from: http://bleyer.org/icarus/
```

### Run Simulation

```bash
# Extract and enter directory
tar -xzf tensor_accelerator.tar.gz
cd tensor_accelerator

# Interactive test menu
./debug.sh

# Or run all tests directly
make test
```

### View Waveforms

```bash
# After running tests, view with Surfer
surfer sim/waves/mac_pe.vcd
surfer sim/waves/systolic_array.vcd

# Or with GTKWave (use preset signals)
gtkwave sim/waves/mac_pe.vcd sim/waves/mac_pe.gtkw
```

## ğŸ”§ FPGA Synthesis (Vivado)

```bash
# Batch mode
vivado -mode batch -source scripts/synth.tcl

# Or in Vivado GUI
source scripts/synth.tcl
```

### Supported Targets

| Board | Device | Memory | Status |
|-------|--------|--------|--------|
| ZCU104 | XCZU7EV | DDR4 | âœ… Tested |
| VCU118 | XCVU9P | DDR4 | âœ… Tested |
| VCK190 | XCVC1902 | DDR4/LPDDR4 | âœ… Tested |
| VM2152 | XCVM2152 | LPDDR5 | ğŸ”œ Planned |

## ğŸ“– Documentation

| Document | Description |
|----------|-------------|
| [VERILOG_TUTORIAL.md](docs/VERILOG_TUTORIAL.md) | **Complete design walkthrough** - start here! |
| [presentation.html](docs/presentation.html) | **Interactive slide deck** - open in browser |
| [WAVEFORMS.md](docs/WAVEFORMS.md) | Waveform capture guide for Surfer |
| [SYNTHESIS_READINESS.md](docs/SYNTHESIS_READINESS.md) | FPGA synthesis checklist |
| [MEMORY_INTEGRATION.md](docs/MEMORY_INTEGRATION.md) | DDR4/LPDDR5 integration guide |
| [TEST_FLOW.md](docs/TEST_FLOW.md) | Verification methodology |
| [SIMULATOR_COMPARISON.md](docs/SIMULATOR_COMPARISON.md) | Verilator vs ModelSim vs VCS |

## ğŸ—ï¸ Architecture Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      TENSOR ACCELERATOR                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚    TPC 0    â”‚â•â•â”‚    TPC 1    â”‚  â”‚    TPC 2    â”‚â•â•â”‚    TPC 3    â”‚â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”‚â”‚
â”‚  â”‚  â”‚16Ã—16  â”‚  â”‚  â”‚  â”‚16Ã—16  â”‚  â”‚  â”‚  â”‚16Ã—16  â”‚  â”‚  â”‚  â”‚16Ã—16  â”‚  â”‚â”‚
â”‚  â”‚  â”‚Systolicâ”‚  â”‚  â”‚  â”‚Systolicâ”‚  â”‚  â”‚  â”‚Systolicâ”‚  â”‚  â”‚  â”‚Systolicâ”‚  â”‚â”‚
â”‚  â”‚  â”‚Array  â”‚  â”‚  â”‚  â”‚Array  â”‚  â”‚  â”‚  â”‚Array  â”‚  â”‚  â”‚  â”‚Array  â”‚  â”‚â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                              â”‚ NoC                                  â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                           â”‚
â”‚                    â”‚  Global Controller â”‚                           â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                               â”‚ AXI4
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚   External Memory   â”‚
                    â”‚   (DDR4/LPDDR5)     â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ§ª Example: Matrix Multiplication

```verilog
// The systolic array computes C = A Ã— B
// Weight-stationary dataflow:
//   1. Load weights (B) into PEs - they stay in place
//   2. Stream activations (A) from left
//   3. Accumulate partial sums flowing down
//   4. Results emerge from bottom

// Each PE computes:
psum_out = psum_in + (activation Ã— weight)
```

## ğŸ“ Assembly Example

```asm
# ResNet Convolution Kernel
LOOP_START 0, 64          # 64 output channels
    DMA_LOAD_2D W_SRAM, W_DDR, 16, 16, 256
    DMA_LOAD_2D A_SRAM, A_DDR, 16, 16, 256
    TENSOR_GEMM OUT_SRAM, A_SRAM, W_SRAM, 16, 16, 16
    VECTOR_RELU OUT_SRAM, OUT_SRAM, 256
    DMA_STORE_2D OUT_DDR, OUT_SRAM, 16, 16, 256
LOOP_END 0
HALT
```

## ğŸ¤ Contributing

Contributions welcome! Please read the documentation first, especially:
1. [VERILOG_TUTORIAL.md](docs/VERILOG_TUTORIAL.md) - Understand the design
2. [TEST_FLOW.md](docs/TEST_FLOW.md) - How to verify changes

## ğŸ“„ License

MIT License - see [LICENSE](LICENSE) for details.

## ğŸ™ Acknowledgments

- Inspired by Google TPU, NVIDIA Tensor Cores, and academic systolic array research
- Built with guidance from Anthropic's Claude

---

**â­ Star this repo if you find it useful!**
