
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118292                       # Number of seconds simulated
sim_ticks                                118292389943                       # Number of ticks simulated
final_tick                               1176151211256                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66344                       # Simulator instruction rate (inst/s)
host_op_rate                                    83794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3557471                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916032                       # Number of bytes of host memory used
host_seconds                                 33251.82                       # Real time elapsed on the host
sim_insts                                  2206049597                       # Number of instructions simulated
sim_ops                                    2786291211                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       445440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1284352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1732736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1103744                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1103744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3480                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10034                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13537                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8623                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8623                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3765585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10857436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14647908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10821                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9330642                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9330642                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9330642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3765585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10857436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23978550                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142007672                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177448                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19087236                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934365                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9389417                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669946                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438189                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87730                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104520787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128083693                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177448                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108135                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27196574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6270837                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4311526                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109241                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140333330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113136756     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782446      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365049      1.69%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381086      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266030      1.61%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124701      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779234      0.56%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980916      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13517112      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140333330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163213                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.901949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103355597                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5722080                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848751                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108926                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4297967                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730619                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6477                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154489961                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51267                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4297967                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103870419                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3311603                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1264824                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1155935                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153041690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399298                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7094                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214123499                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713350378                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713350378                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45864274                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33591                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17569                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3793744                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15193932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308786                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1685618                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149176037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139218530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108234                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25248334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57257212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140333330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586625                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82956655     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23718046     16.90%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948735      8.51%     84.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7818365      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904888      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703313      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067458      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119906      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95964      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140333330                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976221     74.71%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157843     12.08%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172608     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114979265     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013364      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364083     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845796      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139218530                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980359                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306672                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009386                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420185296                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174458628                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135102275                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140525202                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200515                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981803                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161144                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4297967                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2663612                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       247493                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149209626                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167253                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15193932                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902814                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17567                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        197086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13020                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236715                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136844581                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114554                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373949                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21958895                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291658                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844341                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.963642                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135109200                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135102275                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81527838                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221173904                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.951373                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368614                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26795014                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959390                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136035363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899927                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714661                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86933987     63.91%     63.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508000     16.55%     80.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810681      7.95%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813793      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765058      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538390      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564083      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096473      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004898      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136035363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004898                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282247395                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302732157                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1674342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.420077                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.420077                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704187                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704187                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618399780                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186427112                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145860120                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142007672                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23671118                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19181144                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2052981                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9509615                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9079500                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2530533                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90937                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103223403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130286757                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23671118                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11610033                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28466616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6677724                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2942189                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12047816                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1658851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139210345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.142983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110743729     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2681757      1.93%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2039154      1.46%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5007884      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1125990      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1618072      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1221690      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          769714      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14002355     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139210345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166689                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917463                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102016804                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4517472                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28028682                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       111737                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4535641                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4086615                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42499                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157209508                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80091                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4535641                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102880191                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1238476                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1834197                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27267898                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1453934                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155584644                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        15562                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        270559                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       141203                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218566772                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724629894                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724629894                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172363489                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46203281                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38865                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22170                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5024986                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15031651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7329369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125340                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1637993                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152814300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141868878                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       191464                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28029174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60779856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139210345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019097                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565647                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79811299     57.33%     57.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24939674     17.92%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11671433      8.38%     83.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8556303      6.15%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7607936      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3020332      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2989288      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464343      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149737      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139210345                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570679     68.52%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118019     14.17%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144136     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119072963     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2131815      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16695      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13389675      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7257730      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141868878                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999023                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             832834                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005870                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423972399                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180882773                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138298050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142701712                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       346502                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3688080                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235086                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4535641                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         783587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92082                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152853150                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15031651                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7329369                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22154                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          449                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1114250                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2288654                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139311229                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12866555                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2557649                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20122544                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19785662                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7255989                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.981012                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138479418                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138298050                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82946784                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229827926                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973877                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360908                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100976457                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124008517                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28845978                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056799                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134674703                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83806424     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23803511     17.67%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10488240      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5493440      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4379213      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1573843      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1339435      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       999247      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2791350      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134674703                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100976457                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124008517                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18437854                       # Number of memory references committed
system.switch_cpus1.commit.loads             11343571                       # Number of loads committed
system.switch_cpus1.commit.membars              16696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17817644                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111736091                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2524567                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2791350                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284737848                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310244873                       # The number of ROB writes
system.switch_cpus1.timesIdled                  67988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2797327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100976457                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124008517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100976457                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711063                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711063                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628140163                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192628761                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147027776                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33392                       # number of misc regfile writes
system.l20.replacements                          3490                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1181058                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69026                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.110335                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43903.302130                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.259239                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1813.003177                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.345398                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19651.090056                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669911                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000141                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027664                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299852                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        93020                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  93020                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43645                       # number of Writeback hits
system.l20.Writeback_hits::total                43645                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        93020                       # number of demand (read+write) hits
system.l20.demand_hits::total                   93020                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        93020                       # number of overall hits
system.l20.overall_hits::total                  93020                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3480                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3490                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3480                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3490                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3480                       # number of overall misses
system.l20.overall_misses::total                 3490                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2317062                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    794143594                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      796460656                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2317062                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    794143594                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       796460656                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2317062                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    794143594                       # number of overall miss cycles
system.l20.overall_miss_latency::total      796460656                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96500                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96510                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43645                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43645                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96500                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96510                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96500                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96510                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036062                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036162                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036062                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036162                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036062                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036162                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 231706.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 228202.182184                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 228212.222350                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 231706.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 228202.182184                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 228212.222350                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 231706.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 228202.182184                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 228212.222350                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3468                       # number of writebacks
system.l20.writebacks::total                     3468                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3480                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3490                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3480                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3490                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3480                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3490                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1719029                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    585356542                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    587075571                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1719029                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    585356542                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    587075571                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1719029                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    585356542                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    587075571                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036062                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036162                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036062                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036162                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036062                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036162                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171902.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 168205.902874                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 168216.495989                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 171902.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 168205.902874                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 168216.495989                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 171902.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 168205.902874                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 168216.495989                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10047                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          992649                       # Total number of references to valid blocks.
system.l21.sampled_refs                         75583                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.133231                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        36689.164182                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.819746                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5143.440935                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  111                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23579.575137                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.559832                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000196                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.078483                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.359796                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        63648                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  63648                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26644                       # number of Writeback hits
system.l21.Writeback_hits::total                26644                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        63648                       # number of demand (read+write) hits
system.l21.demand_hits::total                   63648                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        63648                       # number of overall hits
system.l21.overall_hits::total                  63648                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10034                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10047                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10034                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10047                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10034                       # number of overall misses
system.l21.overall_misses::total                10047                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3283357                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2666784915                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2670068272                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3283357                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2666784915                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2670068272                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3283357                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2666784915                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2670068272                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73682                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73695                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26644                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26644                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73682                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73695                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73682                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73695                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.136180                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.136332                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.136180                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.136332                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.136180                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.136332                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252565.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 265774.856986                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 265757.765701                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252565.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 265774.856986                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 265757.765701                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252565.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 265774.856986                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 265757.765701                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5155                       # number of writebacks
system.l21.writebacks::total                     5155                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10034                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10047                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10034                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10047                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10034                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10047                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2500621                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2064069586                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2066570207                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2500621                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2064069586                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2066570207                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2500621                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2064069586                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2066570207                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136180                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.136332                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.136180                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.136332                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.136180                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.136332                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192355.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 205707.552920                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 205690.276401                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 192355.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 205707.552920                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 205690.276401                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 192355.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 205707.552920                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 205690.276401                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.259234                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116892                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.530909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.259234                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014839                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880223                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109231                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2505062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2505062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2505062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2505062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2505062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2505062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109241                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109241                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109241                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109241                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109241                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109241                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 250506.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 250506.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 250506.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 250506.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 250506.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 250506.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2400062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2400062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2400062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2400062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2400062                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2400062                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 240006.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 240006.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 240006.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 240006.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 240006.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 240006.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96500                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191236206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96756                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1976.479040                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.493008                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.506992                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915988                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084012                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10971801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10971801                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17151                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17151                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18681211                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18681211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18681211                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18681211                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       397819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       397819                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       397934                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        397934                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       397934                       # number of overall misses
system.cpu0.dcache.overall_misses::total       397934                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33188347740                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33188347740                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14869067                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14869067                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33203216807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33203216807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33203216807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33203216807                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369620                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369620                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19079145                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19079145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19079145                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19079145                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034990                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020857                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020857                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020857                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020857                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 83425.748242                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83425.748242                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 129296.234783                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 129296.234783                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83439.004476                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83439.004476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83439.004476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83439.004476                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43645                       # number of writebacks
system.cpu0.dcache.writebacks::total            43645                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301319                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301319                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301434                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96500                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96500                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96500                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96500                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7048041516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7048041516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7048041516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7048041516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7048041516                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7048041516                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005058                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005058                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005058                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005058                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73036.699648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73036.699648                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73036.699648                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73036.699648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73036.699648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73036.699648                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996191                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017128554                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050662.407258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996191                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12047799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12047799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12047799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12047799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12047799                       # number of overall hits
system.cpu1.icache.overall_hits::total       12047799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4177713                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4177713                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4177713                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4177713                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4177713                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4177713                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12047816                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12047816                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12047816                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12047816                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12047816                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12047816                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 245747.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 245747.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 245747.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 245747.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 245747.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 245747.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3391257                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3391257                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3391257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3391257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3391257                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3391257                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 260865.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 260865.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 260865.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 260865.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 260865.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 260865.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73682                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180521384                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73938                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2441.523763                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.739306                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.260694                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9688333                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9688333                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7060892                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7060892                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21903                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21903                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16696                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16696                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16749225                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16749225                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16749225                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16749225                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177137                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177137                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177137                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19109499637                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19109499637                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19109499637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19109499637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19109499637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19109499637                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9865470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9865470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7060892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7060892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16926362                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16926362                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16926362                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16926362                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017955                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017955                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010465                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107879.774621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107879.774621                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107879.774621                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107879.774621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107879.774621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107879.774621                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26644                       # number of writebacks
system.cpu1.dcache.writebacks::total            26644                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103455                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103455                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103455                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103455                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103455                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73682                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73682                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73682                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6911461874                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6911461874                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6911461874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6911461874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6911461874                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6911461874                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004353                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004353                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93801.225184                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93801.225184                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93801.225184                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93801.225184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93801.225184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93801.225184                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
