# spi-fsm-verilog
SPI Master-Slave FSM-based implementation using Verilog
# SPI Master-Slave (FSM-Based) in Verilog

This project implements a simple SPI protocol using Finite State Machines (FSM) in pure Verilog.  
It includes:

- SPI Master module (`spi_master_fsm.v`)
- SPI Slave module (`spi_slave_fsm.v`)
- Testbench for simulation (`spi_fsm_tb.v`)

Features
- 8-bit transfer
- FSM-based clean architecture
- Written in Verilog 

How to Simulate
Use Icarus Verilog


