-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity classify_alphas_V_rom is 
    generic(
             DWIDTH     : integer := 8; 
             AWIDTH     : integer := 8; 
             MEM_SIZE    : integer := 165
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of classify_alphas_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111", 1 => "00000000", 2 => "11111100", 3 => "11111111", 
    4 => "11111011", 5 => "11111101", 6 => "11110010", 7 => "11111111", 
    8 => "00000000", 9 => "11110010", 10 => "11111000", 11 => "11111001", 
    12 => "11111101", 13 to 14=> "11111111", 15 => "11111001", 16 => "11000001", 
    17 => "11111101", 18 => "11111001", 19 => "11111111", 20 => "11111001", 
    21 => "11111111", 22 => "00000000", 23 to 24=> "11111111", 25 => "11111011", 
    26 => "11111110", 27 to 28=> "11111111", 29 => "11111010", 30 => "11111000", 
    31 => "11111110", 32 => "11010111", 33 => "11111101", 34 => "11111100", 
    35 => "11111110", 36 => "11111011", 37 => "11111100", 38 => "11111001", 
    39 => "11111100", 40 => "11111001", 41 => "11111100", 42 => "11111111", 
    43 => "11111010", 44 => "11111111", 45 => "11111110", 46 => "11111100", 
    47 => "11111001", 48 => "11111011", 49 => "11101110", 50 => "11111010", 
    51 => "11111011", 52 => "11111100", 53 => "11111110", 54 => "11111111", 
    55 => "00000000", 56 => "11111111", 57 => "11111010", 58 => "00000000", 
    59 => "11011000", 60 => "11111110", 61 => "11111111", 62 => "11111100", 
    63 => "11111001", 64 => "11111111", 65 => "11111110", 66 => "11111101", 
    67 => "11111000", 68 => "11111110", 69 => "11111011", 70 => "11111111", 
    71 => "11110100", 72 => "11111101", 73 => "11111011", 74 => "11111110", 
    75 => "11011110", 76 => "11111011", 77 to 80=> "00000000", 81 => "11111100", 
    82 => "11111001", 83 => "10110101", 84 => "11111110", 85 => "11111111", 
    86 => "11110101", 87 => "11101010", 88 => "11110101", 89 => "11111110", 
    90 => "11111111", 91 => "00000000", 92 => "11110000", 93 to 94=> "11111110", 
    95 to 96=> "11111101", 97 => "11111110", 98 => "11111111", 99 => "11111101", 
    100 => "11111111", 101 => "00000000", 102 => "11111110", 103 => "00000111", 
    104 => "00001000", 105 => "00000011", 106 => "00000100", 107 => "00000011", 
    108 => "00001001", 109 => "00000111", 110 => "00010000", 111 => "00000000", 
    112 => "00000110", 113 => "00001111", 114 => "00011111", 115 => "01000100", 
    116 => "00000101", 117 => "00001010", 118 => "00000011", 119 => "00010101", 
    120 => "00000101", 121 => "00001100", 122 => "00000001", 123 => "00000111", 
    124 => "00001001", 125 => "00000011", 126 => "00000010", 127 to 128=> "00001001", 
    129 => "00000111", 130 => "00011000", 131 => "00001110", 132 => "00010100", 
    133 => "00001000", 134 => "00001001", 135 => "00000110", 136 => "00001000", 
    137 => "00001001", 138 => "00010001", 139 => "00000100", 140 => "00001111", 
    141 => "00001110", 142 => "00010010", 143 => "00000001", 144 => "00001001", 
    145 => "00011100", 146 => "00000110", 147 => "00100000", 148 => "00000111", 
    149 => "00001001", 150 => "00001101", 151 => "00000011", 152 => "00000010", 
    153 => "00000111", 154 => "00000001", 155 => "00001100", 156 => "00000011", 
    157 => "00001100", 158 => "00000010", 159 to 160=> "00001001", 161 => "00000101", 
    162 => "00001001", 163 => "00000100", 164 => "00001010" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity classify_alphas_V is
    generic (
        DataWidth : INTEGER := 8;
        AddressRange : INTEGER := 165;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of classify_alphas_V is
    component classify_alphas_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    classify_alphas_V_rom_U :  component classify_alphas_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


