// Seed: 851374666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  assign module_1._id_4 = 0;
  output tri1 id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd52,
    parameter id_2  = 32'd34,
    parameter id_4  = 32'd3
) (
    input supply1 id_0,
    input wand id_1,
    output wand _id_2,
    input wor id_3,
    input wand _id_4,
    output tri1 id_5
);
  logic id_7;
  wire  id_8;
  ;
  assign id_2 = id_1;
  wire [-1 : id_4] id_9, id_10[id_2 : 1], id_11, id_12;
  wire _id_13;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10
  );
  wire id_14[id_13  +  id_2 : -1 'b0];
endmodule
