// Seed: 181211225
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire [1 : 1] id_5;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    input supply1 id_6,
    input wand id_7,
    output supply0 id_8,
    input wand id_9,
    output tri id_10,
    input tri1 id_11
);
  assign id_8 = id_9 ? id_2 : "" == 1;
  integer id_13;
  ;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
