# shift_register_verilog
The aim of this project is to design vlsi layout of shift register using open source eda tools
