{"Jiun-Ming Hsu": [0, ["Performance Measurement and Trace Driven Simulation of Parallel CAD and Numeric Applications on a Hypercube Multicomputer", ["Jiun-Ming Hsu", "Prithviraj Banerjee"], "https://doi.org/10.1145/325164.325152", 10, "isca", 1990]], "Roberto Bisiani": [0, ["PLUS: A Distributed Shared-Memory System", ["Roberto Bisiani", "Mosur Ravishankar"], "https://doi.org/10.1145/325164.325121", 10, "isca", 1990]], "Kang G. Shin": [1, ["A Distributed I/O Architecture for HARTS", ["Kang G. Shin", "Greg Dykema"], "https://doi.org/10.1145/325164.325159", 11, "isca", 1990]], "Anita Borg": [0, ["Generation and Analysis of Very Long Address Traces", ["Anita Borg", "Richard E. Kessler", "David W. Wall"], "https://doi.org/10.1145/325164.325153", 10, "isca", 1990]], "Peter M. Chen": [0, ["Maximizing Performance in a Striped Disk Array", ["Peter M. Chen", "David A. Patterson"], "https://doi.org/10.1145/325164.325158", 10, "isca", 1990]], "Abdou Youssef": [0, ["A New Approach to Fast Control of r2 x r2 3-Stage Benes Networks of r x r Crossbar Switches", ["Abdou Youssef", "Bruce W. Arden"], "https://doi.org/10.1145/325164.325113", 10, "isca", 1990]], "Bruce K. Holmer": [0, ["Fast Prolog with an Extended General Purpose Architecture", ["Bruce K. Holmer", "Barton Sano", "Michael J. Carlton", "Peter Van Roy", "Ralph Clarke Haygood", "William R. Bush", "Alvin M. Despain", "Joan M. Pendleton", "Tep P. Dobry"], "https://doi.org/10.1145/325164.325154", 10, "isca", 1990]], "Shekhar Borkar": [0, ["Supporting Systolic and Memory Communciation in iWarp", ["Shekhar Borkar", "Robert Cohn", "George W. Cox", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Margie Levine", "Brian Moore", "Wire Moore", "Craig Peterson", "Jim Susman", "Jim Sutton", "John Urbanski", "Jon A. Webb"], "https://doi.org/10.1145/325164.325116", 12, "isca", 1990]], "Hakon O. Bugge": [0, ["Trace-Driven Simulations for a Two-Level Cache Design in Open Bus Systems", ["Hakon O. Bugge", "Ernst H. Kristiansen", "Bjorn O. Bakka"], "https://doi.org/10.1145/325164.325151", 10, "isca", 1990]], "Kourosh Gharachorloo": [0, ["Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Daniel Lenoski", "James Laudon", "Phillip B. Gibbons", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/325164.325102", 12, "isca", 1990]], "Anant Agarwal": [0, ["APRIL: A Processor Architecture for Multiprocessing", ["Anant Agarwal", "Beng-Hong Lim", "David A. Kranz", "John Kubiatowicz"], "https://doi.org/10.1145/325164.325119", 11, "isca", 1990]], "Sarita V. Adve": [0, ["Weak Ordering - A New Definition", ["Sarita V. Adve", "Mark D. Hill"], "https://doi.org/10.1145/325164.325100", 13, "isca", 1990]], "Joonwon Lee": [0.9985402524471283, ["Synchronization with Multiprocessor Caches", ["Joonwon Lee", "Umakishore Ramachandran"], "https://doi.org/10.1145/325164.325107", 11, "isca", 1990]], "Norman P. Jouppi": [0, ["Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", ["Norman P. Jouppi"], "https://doi.org/10.1145/325164.325162", 10, "isca", 1990]], "Robert W. Horst": [0, ["Multiple Instruction Issue in the NonStop Cyclone Processor", ["Robert W. Horst", "Richard L. Harris", "Robert L. Jardine"], "https://doi.org/10.1145/325164.325147", 11, "isca", 1990]], "George Taylor": [0, ["The TLB Slice - A Low-Cost High-Speed Address Translation Mechanism", ["George Taylor", "Peter Davies", "Michael Farmwald"], "https://doi.org/10.1145/325164.325161", 9, "isca", 1990]], "Dileep Bhandarkar": [0, ["VAX Vector Architecture", ["Dileep Bhandarkar", "Richard Brunner"], "https://doi.org/10.1145/325164.325145", 12, "isca", 1990]], "Carl E. Love": [0, ["An Investigation of Static Versus Dynamic Scheduling", ["Carl E. Love", "Harry F. Jordan"], "https://doi.org/10.1145/325164.325140", 10, "isca", 1990]], "Marco Annaratone": [0, ["The K2 Parallel Processor: Architecture and Hardware Implementation", ["Marco Annaratone", "Marco Fillo", "Kiyoshi Nakabayashi", "Marc A. Viredaz"], "https://doi.org/10.1145/325164.325118", 10, "isca", 1990]], "Po-Jen Chuang": [0, ["Dynamic Processor Allocation in Hypercube Computers", ["Po-Jen Chuang", "Nian-Feng Tzeng"], "https://doi.org/10.1145/325164.325110", 10, "isca", 1990]], "D. Alpert": [0, ["Performance Comparison of Load/Store and Symmetric Instruction Set Architectures", ["D. Alpert", "Amir Averbuch", "O. Danieli"], "https://doi.org/10.1145/325164.325137", 10, "isca", 1990]], "William J. Dally": [0, ["Virtual-Channel Flow Control", ["William J. Dally"], "https://doi.org/10.1145/325164.325115", 9, "isca", 1990]], "Shreekant S. Thakkar": [0, ["Performance of an OLTP Application on Symmetry Multiprocessor System", ["Shreekant S. Thakkar", "Mark Sweiger"], "https://doi.org/10.1145/325164.325149", 11, "isca", 1990]], "A. L. Narasimha Reddy": [0, ["A Study of I/O Behavior of Perfect Benchmarks on a Multiprocessor", ["A. L. Narasimha Reddy", "Prithviraj Banerjee"], "https://doi.org/10.1145/325164.325157", 10, "isca", 1990]], "Leon Alkalaj": [0, ["Architectural Support for the Management of Tightly-Coupled Fine-Grain Goals in Flat Concurrent Prolog", ["Leon Alkalaj", "Tomas Lang", "Milos D. Ercegovac"], "https://doi.org/10.1145/325164.325155", 10, "isca", 1990]], "Samuel Ho": [0, ["Balance in Architectural Design", ["Samuel Ho", "Lawrence Snyder"], "https://doi.org/10.1145/325164.325156", 9, "isca", 1990]], "Michael D. Smith": [0, ["Boosting Beyond Static Scheduling in a Superscalar Processor", ["Michael D. Smith", "Monica S. Lam", "Mark Horowitz"], "https://doi.org/10.1145/325164.325160", 11, "isca", 1990]], "Gregory M. Papadopoulos": [0, ["Monsoon: An Explicit Token-Store Architecture", ["Gregory M. Papadopoulos", "David E. Culler"], "https://doi.org/10.1145/325164.325117", 10, "isca", 1990]], "Jack W. Davidson": [0, ["Reducing the Cost of Branches by Using Registers", ["Jack W. Davidson", "David B. Whalley"], "https://doi.org/10.1145/325164.325138", 10, "isca", 1990]], "John K. Bennett": [0, ["Adaptive Software Cache Management for Distributed Shared Memory Architectures", ["John K. Bennett", "John B. Carter", "Willy Zwaenepoel"], "https://doi.org/10.1145/325164.325124", 10, "isca", 1990]], "Daniel Lenoski": [0, ["The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor", ["Daniel Lenoski", "James Laudon", "Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/325164.325132", 12, "isca", 1990]], "Steven A. Przybylski": [0, ["The Performance Impact of Block Sizes and Fetch Strategies", ["Steven A. Przybylski"], "https://doi.org/10.1145/325164.325135", 10, "isca", 1990]], "Brian W. OKrafka": [0, ["An Empirical Evaluation of Two Memory-Efficient Directory Methods", ["Brian W. OKrafka", "A. Richard Newton"], "https://doi.org/10.1145/325164.325130", 10, "isca", 1990]], "Ding-Kai Chen": [0, ["The Impact of Synchronization and Granularity on Parallel Systems", ["Ding-Kai Chen", "Hong-Men Su", "Pen-Chung Yew"], "https://doi.org/10.1145/325164.325150", 10, "isca", 1990]]}