$date
	Fri Sep 19 13:18:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 3 % IDLE $end
$var parameter 3 & S0 $end
$var parameter 3 ' S01 $end
$var parameter 3 ( S1 $end
$var parameter 3 ) S10 $end
$var parameter 3 * S11 $end
$var reg 3 + c_state [2:0] $end
$var reg 3 , n_state [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b10 (
b11 '
b1 &
b0 %
$end
#0
$dumpvars
b0 ,
bx +
0$
1#
0"
0!
$end
#5000
b0 +
1"
#10000
b10 ,
1$
0"
0#
#15000
b10 +
1"
#20000
b100 ,
0$
0"
#25000
b1 ,
1!
b100 +
1"
#30000
b11 ,
1$
0"
#35000
b10 ,
b11 +
1"
#40000
0"
#45000
0!
b10 +
1"
#50000
b100 ,
0$
0"
#55000
b1 ,
1!
b100 +
1"
#60000
0"
#65000
0!
b0 ,
b1 +
1"
#70000
1$
0"
#75000
b10 ,
b0 +
1"
#80000
b0 ,
0$
0"
