/* USER CODE BEGIN Header */
/**
  ******************************************************************************
  * @file    spi.c
  * @brief   This file provides code for the configuration
  *          of the SPI instances.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2022 STMicroelectronics.
  * Copyright (c) 2022 xwos.tech.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "spi.h"

/* USER CODE BEGIN 0 */
#include <string.h>
#include <bm/stm32cube/xwac/xwds/spim.h>

struct MX_SPI_MasterDriverData hspi1_drvdata;
struct MX_SPI_MasterDriverData hspi2_drvdata;

/* USER CODE END 0 */

SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 0x0;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_01CYCLE;
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
/* SPI2 init function */
void MX_SPI2_Init(void)
{

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi2.Init.CRCPolynomial = 0x0;
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  if(spiHandle->Instance==SPI1)
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
    {
      Error_Handler();
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();

    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream4;
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */
    hspi1_drvdata.halhdl = &hspi1;
    xwos_splk_init(&hspi1_drvdata.splk);
    xwos_cond_init(&hspi1_drvdata.cond);
    hspi1_drvdata.txd = NULL;
    hspi1_drvdata.rxb = NULL;
    hspi1_drvdata.rc = -ECANCELED;
    hspi1_drvdata.size = 0;

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI2)
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
    {
      Error_Handler();
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();

    __HAL_RCC_GPIOB_CLK_ENABLE();
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA2_Stream2;
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA2_Stream3;
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 3, 0);
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */
    hspi2_drvdata.halhdl = &hspi2;
    xwos_splk_init(&hspi2_drvdata.splk);
    xwos_cond_init(&hspi2_drvdata.cond);
    hspi2_drvdata.txd = NULL;
    hspi2_drvdata.rxb = NULL;
    hspi2_drvdata.rc = -ECANCELED;
    hspi2_drvdata.size = 0;

  /* USER CODE END SPI2_MspInit 1 */
  }
}

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{

  if(spiHandle->Instance==SPI1)
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */
    xwos_cond_fini(&hspi1_drvdata.cond);

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();

    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(spiHandle->hdmarx);
    HAL_DMA_DeInit(spiHandle->hdmatx);

    /* SPI1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
  else if(spiHandle->Instance==SPI2)
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */
    xwos_cond_fini(&hspi2_drvdata.cond);

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();

    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);

    /* SPI2 DMA DeInit */
    HAL_DMA_DeInit(spiHandle->hdmarx);
    HAL_DMA_DeInit(spiHandle->hdmatx);

    /* SPI2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
/* SPI1 */
void MX_SPI1_DeInit(void)
{
  HAL_SPI_DeInit(&hspi1);
}

xwer_t MX_SPI1_ReInit(const SPI_InitTypeDef * cfg)
{
  HAL_StatusTypeDef hrc;
  xwer_t rc;

  HAL_SPI_DeInit(&hspi1);
  hspi1.Init = *cfg;
  hrc = HAL_SPI_Init(&hspi1);
  if (HAL_OK != hrc) {
    rc = -EIO;
  } else {
    rc = XWOK;
  }
  return rc;
}

xwer_t MX_SPI1_Xfer(const xwu8_t txd[], xwu8_t * rxb, xwsz_t * size)
{
  HAL_StatusTypeDef hrc;
  xwer_t rc;

  hrc = HAL_OK;
  rc = XWOK;
  hspi1_drvdata.txd = txd;
  hspi1_drvdata.rxb = rxb;
  hspi1_drvdata.size = *size;
  if (hspi1_drvdata.size > MX_SPI_MEM_MAXSIZE) {
          hspi1_drvdata.size = MX_SPI_MEM_MAXSIZE;
  }
  if ((txd) && (rxb)) {
    memcpy(hspi1_drvdata.mem.tx, txd, hspi1_drvdata.size);
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
    SCB_CleanDCache_by_Addr((uint32_t *)hspi1_drvdata.mem.tx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
    hrc = HAL_SPI_TransmitReceive_DMA(&hspi1,
                                      hspi1_drvdata.mem.tx,
                                      hspi1_drvdata.mem.rx,
                                      hspi1_drvdata.size);
  } else if (txd) {
    memcpy(hspi1_drvdata.mem.tx, txd, hspi1_drvdata.size);
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
    SCB_CleanDCache_by_Addr((uint32_t *)hspi1_drvdata.mem.tx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
    hrc = HAL_SPI_Transmit_DMA(&hspi1, hspi1_drvdata.mem.tx, hspi1_drvdata.size);
  } else if (rxb) {
    hrc = HAL_SPI_Receive_DMA(&hspi1, hspi1_drvdata.mem.rx, hspi1_drvdata.size);
  } else {
    rc = -EINVAL;
  }
  if (HAL_BUSY == hrc) {
    rc = -EBUSY;
  } else if (HAL_ERROR == hrc) {
    rc = -EIO;
  }
  return rc;
}

xwer_t MX_SPI1_Abort(void)
{
  HAL_StatusTypeDef hrc;
  xwer_t rc;

  hrc = HAL_SPI_Abort_IT(&hspi1);
  if (HAL_OK == hrc) {
    rc = XWOK;
  } else {
    rc = -EIO;
  }
  return rc;
}

void MX_SPI1_TxCpltCallback(SPI_HandleTypeDef * hspi)
{
  stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, XWOK);
}

void MX_SPI1_RxCpltCallback(SPI_HandleTypeDef * hspi)
{
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
  SCB_InvalidateDCache_by_Addr((uint32_t *)hspi1_drvdata.mem.rx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
  memcpy(hspi1_drvdata.rxb, hspi1_drvdata.mem.rx, hspi1_drvdata.size);
  stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, XWOK);
}

void MX_SPI1_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
  SCB_InvalidateDCache_by_Addr((uint32_t *)hspi1_drvdata.mem.rx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
  memcpy(hspi1_drvdata.rxb, hspi1_drvdata.mem.rx, hspi1_drvdata.size);
  stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, XWOK);
}

void MX_SPI1_TxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
}

void MX_SPI1_RxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
}

void MX_SPI1_TxRxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
}

void MX_SPI1_ErrorCallback(SPI_HandleTypeDef * hspi)
{
  if (hspi->ErrorCode & HAL_SPI_ERROR_TIMEOUT) {
    stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, -ETIMEDOUT);
  } else if (HAL_SPI_ERROR_NONE != hspi->ErrorCode) {
    stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, -EIO);
  } else {
    stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, -EBUG);
  }
}

void MX_SPI1_AbortCpltCallback(SPI_HandleTypeDef * hspi)
{
  stm32cube_spi1m_cb_xfercplt(hspi1_drvdata.spim, -ECONNABORTED);
}

/* SPI2 */
void MX_SPI2_DeInit(void)
{
  HAL_SPI_DeInit(&hspi2);
}

xwer_t MX_SPI2_ReInit(const SPI_InitTypeDef * cfg)
{
  HAL_StatusTypeDef hrc;
  xwer_t rc;

  HAL_SPI_DeInit(&hspi2);
  hspi2.Init = *cfg;
  hrc = HAL_SPI_Init(&hspi2);
  if (HAL_OK != hrc) {
    rc = -EIO;
  } else {
    rc = XWOK;
  }
  return rc;
}

xwer_t MX_SPI2_Xfer(const xwu8_t txd[], xwu8_t * rxb, xwsz_t * size)
{
  HAL_StatusTypeDef hrc;
  xwer_t rc;

  hrc = HAL_OK;
  rc = XWOK;
  hspi2_drvdata.txd = txd;
  hspi2_drvdata.rxb = rxb;
  hspi2_drvdata.size = *size;
  if (hspi2_drvdata.size > MX_SPI_MEM_MAXSIZE) {
          hspi2_drvdata.size = MX_SPI_MEM_MAXSIZE;
  }
  if ((txd) && (rxb)) {
    memcpy(hspi2_drvdata.mem.tx, txd, hspi2_drvdata.size);
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
    SCB_CleanDCache_by_Addr((uint32_t *)hspi2_drvdata.mem.tx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
    hrc = HAL_SPI_TransmitReceive_DMA(&hspi2,
                                      hspi2_drvdata.mem.tx,
                                      hspi2_drvdata.mem.rx,
                                      hspi2_drvdata.size);
  } else if (txd) {
    memcpy(hspi2_drvdata.mem.tx, txd, hspi2_drvdata.size);
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
    SCB_CleanDCache_by_Addr((uint32_t *)hspi2_drvdata.mem.tx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
    hrc = HAL_SPI_Transmit_DMA(&hspi2, hspi2_drvdata.mem.tx, hspi2_drvdata.size);
  } else if (rxb) {
    hrc = HAL_SPI_Receive_DMA(&hspi2, hspi2_drvdata.mem.rx, hspi2_drvdata.size);
  } else {
    rc = -EINVAL;
  }
  if (HAL_BUSY == hrc) {
    rc = -EBUSY;
  } else if (HAL_ERROR == hrc) {
    rc = -EIO;
  }
  return rc;
}

xwer_t MX_SPI2_Abort(void)
{
  HAL_StatusTypeDef hrc;
  xwer_t rc;

  hrc = HAL_SPI_Abort_IT(&hspi2);
  if (HAL_OK == hrc) {
    rc = XWOK;
  } else {
    rc = -EIO;
  }
  return rc;
}

void MX_SPI2_TxCpltCallback(SPI_HandleTypeDef * hspi)
{
  stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, XWOK);
}

void MX_SPI2_RxCpltCallback(SPI_HandleTypeDef * hspi)
{
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
  SCB_InvalidateDCache_by_Addr((uint32_t *)hspi2_drvdata.mem.rx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
  memcpy(hspi2_drvdata.rxb, hspi2_drvdata.mem.rx, hspi2_drvdata.size);
  stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, XWOK);
}

void MX_SPI2_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
#if defined(STM32CUBECFG_DCACHE) && (1 == STM32CUBECFG_DCACHE)
  SCB_InvalidateDCache_by_Addr((uint32_t *)hspi2_drvdata.mem.rx, MX_SPI_MEM_MAXSIZE);
#endif /* STM32CUBECFG_DCACHE */
  memcpy(hspi2_drvdata.rxb, hspi2_drvdata.mem.rx, hspi2_drvdata.size);
  stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, XWOK);
}

void MX_SPI2_TxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
}

void MX_SPI2_RxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
}

void MX_SPI2_TxRxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
}

void MX_SPI2_ErrorCallback(SPI_HandleTypeDef * hspi)
{
  if (hspi->ErrorCode & HAL_SPI_ERROR_TIMEOUT) {
    stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, -ETIMEDOUT);
  } else if (HAL_SPI_ERROR_NONE != hspi->ErrorCode) {
    stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, -EIO);
  } else {
    stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, -EBUG);
  }
}

void MX_SPI2_AbortCpltCallback(SPI_HandleTypeDef * hspi)
{
  stm32cube_spi2m_cb_xfercplt(hspi2_drvdata.spim, -ECONNABORTED);
}

/* Redefine HAL weak callback */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_TxCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_TxCpltCallback(hspi);
  }
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_RxCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_RxCpltCallback(hspi);
  }
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_TxRxCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_TxRxCpltCallback(hspi);
  }
}

void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_TxHalfCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_TxHalfCpltCallback(hspi);
  }
}

void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_RxHalfCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_RxHalfCpltCallback(hspi);
  }
}

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_TxRxHalfCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_TxRxHalfCpltCallback(hspi);
  }
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_ErrorCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_ErrorCallback(hspi);
  }
}

void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef * hspi)
{
  if (&hspi1 == hspi) {
    MX_SPI1_AbortCpltCallback(hspi);
  } else if (&hspi2 == hspi) {
    MX_SPI2_AbortCpltCallback(hspi);
  }
}

/* USER CODE END 1 */
