
practica1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005824  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  080059f4  080059f4  000069f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bc4  08005bc4  00007084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005bc4  08005bc4  00006bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bcc  08005bcc  00007084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bcc  08005bcc  00006bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005bd0  08005bd0  00006bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08005bd4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f4  20000084  08005c58  00007084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004378  08005c58  00007378  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ba9  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000313f  00000000  00000000  00019c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  0001cda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d91  00000000  00000000  0001df30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e29  00000000  00000000  0001ecc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015550  00000000  00000000  00043aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da352  00000000  00000000  0005903a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013338c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000545c  00000000  00000000  001333d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0013882c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000084 	.word	0x20000084
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080059dc 	.word	0x080059dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000088 	.word	0x20000088
 800020c:	080059dc 	.word	0x080059dc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	200000a0 	.word	0x200000a0
 800061c:	200000f4 	.word	0x200000f4

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000624:	f004 f82e 	bl	8004684 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000628:	f000 fb10 	bl	8000c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062c:	f000 f812 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000630:	f000 f8f4 	bl	800081c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000634:	f000 f8c8 	bl	80007c8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000638:	f000 f87a 	bl	8000730 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Start timer */
	HAL_TIM_Base_Start_IT(&htim2);
 800063c:	4804      	ldr	r0, [pc, #16]	@ (8000650 <main+0x30>)
 800063e:	f001 fc6f 	bl	8001f20 <HAL_TIM_Base_Start_IT>

    /* add application, ... */
	app_init();
 8000642:	f003 fc77 	bl	8003f34 <app_init>

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000646:	f002 fb4f 	bl	8002ce8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064a:	bf00      	nop
 800064c:	e7fd      	b.n	800064a <main+0x2a>
 800064e:	bf00      	nop
 8000650:	200002f4 	.word	0x200002f4

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	2234      	movs	r2, #52	@ 0x34
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f004 fa99 	bl	8004b9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 0308 	add.w	r3, r7, #8
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b2a      	ldr	r3, [pc, #168]	@ (8000728 <SystemClock_Config+0xd4>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a29      	ldr	r2, [pc, #164]	@ (8000728 <SystemClock_Config+0xd4>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b27      	ldr	r3, [pc, #156]	@ (8000728 <SystemClock_Config+0xd4>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000694:	2300      	movs	r3, #0
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	4b24      	ldr	r3, [pc, #144]	@ (800072c <SystemClock_Config+0xd8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a0:	4a22      	ldr	r2, [pc, #136]	@ (800072c <SystemClock_Config+0xd8>)
 80006a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b20      	ldr	r3, [pc, #128]	@ (800072c <SystemClock_Config+0xd8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b0:	603b      	str	r3, [r7, #0]
 80006b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2310      	movs	r3, #16
 80006be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c0:	2302      	movs	r3, #2
 80006c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006c8:	2310      	movs	r3, #16
 80006ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006cc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006d2:	2304      	movs	r3, #4
 80006d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006da:	2302      	movs	r3, #2
 80006dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 031c 	add.w	r3, r7, #28
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 f924 	bl	8001930 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006ee:	f000 f921 	bl	8000934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	230f      	movs	r3, #15
 80006f4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f6:	2302      	movs	r3, #2
 80006f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000708:	f107 0308 	add.w	r3, r7, #8
 800070c:	2102      	movs	r1, #2
 800070e:	4618      	mov	r0, r3
 8000710:	f000 fd92 	bl	8001238 <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800071a:	f000 f90b 	bl	8000934 <Error_Handler>
  }
}
 800071e:	bf00      	nop
 8000720:	3750      	adds	r7, #80	@ 0x50
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000736:	f107 0308 	add.w	r3, r7, #8
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000744:	463b      	mov	r3, r7
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800074c:	4b1d      	ldr	r3, [pc, #116]	@ (80007c4 <MX_TIM2_Init+0x94>)
 800074e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000752:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <MX_TIM2_Init+0x94>)
 8000756:	2201      	movs	r2, #1
 8000758:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075a:	4b1a      	ldr	r3, [pc, #104]	@ (80007c4 <MX_TIM2_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 42000-1;
 8000760:	4b18      	ldr	r3, [pc, #96]	@ (80007c4 <MX_TIM2_Init+0x94>)
 8000762:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8000766:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000768:	4b16      	ldr	r3, [pc, #88]	@ (80007c4 <MX_TIM2_Init+0x94>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800076e:	4b15      	ldr	r3, [pc, #84]	@ (80007c4 <MX_TIM2_Init+0x94>)
 8000770:	2200      	movs	r2, #0
 8000772:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000774:	4813      	ldr	r0, [pc, #76]	@ (80007c4 <MX_TIM2_Init+0x94>)
 8000776:	f001 fb79 	bl	8001e6c <HAL_TIM_Base_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000780:	f000 f8d8 	bl	8000934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000784:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800078a:	f107 0308 	add.w	r3, r7, #8
 800078e:	4619      	mov	r1, r3
 8000790:	480c      	ldr	r0, [pc, #48]	@ (80007c4 <MX_TIM2_Init+0x94>)
 8000792:	f001 fd25 	bl	80021e0 <HAL_TIM_ConfigClockSource>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800079c:	f000 f8ca 	bl	8000934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a0:	2300      	movs	r3, #0
 80007a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007a8:	463b      	mov	r3, r7
 80007aa:	4619      	mov	r1, r3
 80007ac:	4805      	ldr	r0, [pc, #20]	@ (80007c4 <MX_TIM2_Init+0x94>)
 80007ae:	f001 ff47 	bl	8002640 <HAL_TIMEx_MasterConfigSynchronization>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80007b8:	f000 f8bc 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	3718      	adds	r7, #24
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	200002f4 	.word	0x200002f4

080007c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007ce:	4a12      	ldr	r2, [pc, #72]	@ (8000818 <MX_USART2_UART_Init+0x50>)
 80007d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007d2:	4b10      	ldr	r3, [pc, #64]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_USART2_UART_Init+0x4c>)
 8000800:	f001 ffae 	bl	8002760 <HAL_UART_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800080a:	f000 f893 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000033c 	.word	0x2000033c
 8000818:	40004400 	.word	0x40004400

0800081c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	@ 0x28
 8000820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]
 800082c:	609a      	str	r2, [r3, #8]
 800082e:	60da      	str	r2, [r3, #12]
 8000830:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	4b2d      	ldr	r3, [pc, #180]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a2c      	ldr	r2, [pc, #176]	@ (80008ec <MX_GPIO_Init+0xd0>)
 800083c:	f043 0304 	orr.w	r3, r3, #4
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b2a      	ldr	r3, [pc, #168]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0304 	and.w	r3, r3, #4
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	4b26      	ldr	r3, [pc, #152]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a25      	ldr	r2, [pc, #148]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b23      	ldr	r3, [pc, #140]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	4b1f      	ldr	r3, [pc, #124]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a1e      	ldr	r2, [pc, #120]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ec <MX_GPIO_Init+0xd0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <MX_GPIO_Init+0xd0>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a17      	ldr	r2, [pc, #92]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000890:	f043 0302 	orr.w	r3, r3, #2
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <MX_GPIO_Init+0xd0>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2120      	movs	r1, #32
 80008a6:	4812      	ldr	r0, [pc, #72]	@ (80008f0 <MX_GPIO_Init+0xd4>)
 80008a8:	f000 fc88 	bl	80011bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4619      	mov	r1, r3
 80008c2:	480c      	ldr	r0, [pc, #48]	@ (80008f4 <MX_GPIO_Init+0xd8>)
 80008c4:	f000 fae6 	bl	8000e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008c8:	2320      	movs	r3, #32
 80008ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	2301      	movs	r3, #1
 80008ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	4804      	ldr	r0, [pc, #16]	@ (80008f0 <MX_GPIO_Init+0xd4>)
 80008e0:	f000 fad8 	bl	8000e94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008e4:	bf00      	nop
 80008e6:	3728      	adds	r7, #40	@ 0x28
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40020000 	.word	0x40020000
 80008f4:	40020800 	.word	0x40020800

080008f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a09      	ldr	r2, [pc, #36]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d101      	bne.n	800090e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800090a:	f000 f9c1 	bl	8000c90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000916:	d104      	bne.n	8000922 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		ulHighFrequencyTimerTicks++;
 8000918:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	3301      	adds	r3, #1
 800091e:	4a04      	ldr	r2, [pc, #16]	@ (8000930 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000920:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 1 */
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40010000 	.word	0x40010000
 8000930:	20000384 	.word	0x20000384

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000938:	b672      	cpsid	i
}
 800093a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <Error_Handler+0x8>

08000940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <HAL_MspInit+0x54>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094e:	4a11      	ldr	r2, [pc, #68]	@ (8000994 <HAL_MspInit+0x54>)
 8000950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000954:	6453      	str	r3, [r2, #68]	@ 0x44
 8000956:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <HAL_MspInit+0x54>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <HAL_MspInit+0x54>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096a:	4a0a      	ldr	r2, [pc, #40]	@ (8000994 <HAL_MspInit+0x54>)
 800096c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000970:	6413      	str	r3, [r2, #64]	@ 0x40
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <HAL_MspInit+0x54>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	210f      	movs	r1, #15
 8000982:	f06f 0001 	mvn.w	r0, #1
 8000986:	f000 fa5b 	bl	8000e40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800

08000998 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08a      	sub	sp, #40	@ 0x28
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a19      	ldr	r2, [pc, #100]	@ (8000a1c <HAL_UART_MspInit+0x84>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d12b      	bne.n	8000a12 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <HAL_UART_MspInit+0x88>)
 80009c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c2:	4a17      	ldr	r2, [pc, #92]	@ (8000a20 <HAL_UART_MspInit+0x88>)
 80009c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ca:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <HAL_UART_MspInit+0x88>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <HAL_UART_MspInit+0x88>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a10      	ldr	r2, [pc, #64]	@ (8000a20 <HAL_UART_MspInit+0x88>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <HAL_UART_MspInit+0x88>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009f2:	230c      	movs	r3, #12
 80009f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009fe:	2303      	movs	r3, #3
 8000a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a02:	2307      	movs	r3, #7
 8000a04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <HAL_UART_MspInit+0x8c>)
 8000a0e:	f000 fa41 	bl	8000e94 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a12:	bf00      	nop
 8000a14:	3728      	adds	r7, #40	@ 0x28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40004400 	.word	0x40004400
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40020000 	.word	0x40020000

08000a28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08c      	sub	sp, #48	@ 0x30
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000af8 <HAL_InitTick+0xd0>)
 8000a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a40:	4a2d      	ldr	r2, [pc, #180]	@ (8000af8 <HAL_InitTick+0xd0>)
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a48:	4b2b      	ldr	r3, [pc, #172]	@ (8000af8 <HAL_InitTick+0xd0>)
 8000a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a54:	f107 020c 	add.w	r2, r7, #12
 8000a58:	f107 0310 	add.w	r3, r7, #16
 8000a5c:	4611      	mov	r1, r2
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 fd04 	bl	800146c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a64:	f000 fcee 	bl	8001444 <HAL_RCC_GetPCLK2Freq>
 8000a68:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a6c:	4a23      	ldr	r2, [pc, #140]	@ (8000afc <HAL_InitTick+0xd4>)
 8000a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a72:	0c9b      	lsrs	r3, r3, #18
 8000a74:	3b01      	subs	r3, #1
 8000a76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a78:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000a7a:	4a22      	ldr	r2, [pc, #136]	@ (8000b04 <HAL_InitTick+0xdc>)
 8000a7c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a7e:	4b20      	ldr	r3, [pc, #128]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000a80:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a84:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a86:	4a1e      	ldr	r2, [pc, #120]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a8a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a92:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a98:	4b19      	ldr	r3, [pc, #100]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a9e:	4818      	ldr	r0, [pc, #96]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000aa0:	f001 f9e4 	bl	8001e6c <HAL_TIM_Base_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000aaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d11b      	bne.n	8000aea <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000ab2:	4813      	ldr	r0, [pc, #76]	@ (8000b00 <HAL_InitTick+0xd8>)
 8000ab4:	f001 fa34 	bl	8001f20 <HAL_TIM_Base_Start_IT>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000abe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d111      	bne.n	8000aea <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000ac6:	2019      	movs	r0, #25
 8000ac8:	f000 f9d6 	bl	8000e78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b0f      	cmp	r3, #15
 8000ad0:	d808      	bhi.n	8000ae4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	6879      	ldr	r1, [r7, #4]
 8000ad6:	2019      	movs	r0, #25
 8000ad8:	f000 f9b2 	bl	8000e40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000adc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b08 <HAL_InitTick+0xe0>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	e002      	b.n	8000aea <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000aea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3730      	adds	r7, #48	@ 0x30
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800
 8000afc:	431bde83 	.word	0x431bde83
 8000b00:	20000388 	.word	0x20000388
 8000b04:	40010000 	.word	0x40010000
 8000b08:	20000004 	.word	0x20000004

08000b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <NMI_Handler+0x4>

08000b14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <HardFault_Handler+0x4>

08000b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <MemManage_Handler+0x4>

08000b24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <BusFault_Handler+0x4>

08000b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <UsageFault_Handler+0x4>

08000b34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
	...

08000b44 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b48:	4802      	ldr	r0, [pc, #8]	@ (8000b54 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b4a:	f001 fa59 	bl	8002000 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000388 	.word	0x20000388

08000b58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b5c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000b60:	f000 fb46 	bl	80011f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b70:	4a14      	ldr	r2, [pc, #80]	@ (8000bc4 <_sbrk+0x5c>)
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <_sbrk+0x60>)
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d102      	bne.n	8000b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <_sbrk+0x64>)
 8000b86:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <_sbrk+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8a:	4b10      	ldr	r3, [pc, #64]	@ (8000bcc <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d207      	bcs.n	8000ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b98:	f004 f84e 	bl	8004c38 <__errno>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ba6:	e009      	b.n	8000bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bae:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a05      	ldr	r2, [pc, #20]	@ (8000bcc <_sbrk+0x64>)
 8000bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bba:	68fb      	ldr	r3, [r7, #12]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20020000 	.word	0x20020000
 8000bc8:	00000400 	.word	0x00000400
 8000bcc:	200003d0 	.word	0x200003d0
 8000bd0:	20004378 	.word	0x20004378

08000bd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <SystemInit+0x20>)
 8000bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bde:	4a05      	ldr	r2, [pc, #20]	@ (8000bf4 <SystemInit+0x20>)
 8000be0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000be4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bf8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bfc:	f7ff ffea 	bl	8000bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c00:	480c      	ldr	r0, [pc, #48]	@ (8000c34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c02:	490d      	ldr	r1, [pc, #52]	@ (8000c38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c04:	4a0d      	ldr	r2, [pc, #52]	@ (8000c3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c08:	e002      	b.n	8000c10 <LoopCopyDataInit>

08000c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0e:	3304      	adds	r3, #4

08000c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c14:	d3f9      	bcc.n	8000c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c16:	4a0a      	ldr	r2, [pc, #40]	@ (8000c40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c18:	4c0a      	ldr	r4, [pc, #40]	@ (8000c44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c1c:	e001      	b.n	8000c22 <LoopFillZerobss>

08000c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c20:	3204      	adds	r2, #4

08000c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c24:	d3fb      	bcc.n	8000c1e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c26:	f004 f80d 	bl	8004c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c2a:	f7ff fcf9 	bl	8000620 <main>
  bx  lr    
 8000c2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000c3c:	08005bd4 	.word	0x08005bd4
  ldr r2, =_sbss
 8000c40:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000c44:	20004378 	.word	0x20004378

08000c48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC_IRQHandler>
	...

08000c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c50:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <HAL_Init+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0d      	ldr	r2, [pc, #52]	@ (8000c8c <HAL_Init+0x40>)
 8000c56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c8c <HAL_Init+0x40>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a0a      	ldr	r2, [pc, #40]	@ (8000c8c <HAL_Init+0x40>)
 8000c62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c68:	4b08      	ldr	r3, [pc, #32]	@ (8000c8c <HAL_Init+0x40>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a07      	ldr	r2, [pc, #28]	@ (8000c8c <HAL_Init+0x40>)
 8000c6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c74:	2003      	movs	r0, #3
 8000c76:	f000 f8d8 	bl	8000e2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c7a:	200f      	movs	r0, #15
 8000c7c:	f7ff fed4 	bl	8000a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c80:	f7ff fe5e 	bl	8000940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023c00 	.word	0x40023c00

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <HAL_IncTick+0x20>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_IncTick+0x24>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a04      	ldr	r2, [pc, #16]	@ (8000cb4 <HAL_IncTick+0x24>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	200003d4 	.word	0x200003d4

08000cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	@ (8000ccc <HAL_GetTick+0x14>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	200003d4 	.word	0x200003d4

08000cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4907      	ldr	r1, [pc, #28]	@ (8000d6c <__NVIC_EnableIRQ+0x38>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	@ (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	@ (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	@ 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
         );
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	@ 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ff4c 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e52:	f7ff ff61 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	68b9      	ldr	r1, [r7, #8]
 8000e5c:	6978      	ldr	r0, [r7, #20]
 8000e5e:	f7ff ffb1 	bl	8000dc4 <NVIC_EncodePriority>
 8000e62:	4602      	mov	r2, r0
 8000e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff80 	bl	8000d70 <__NVIC_SetPriority>
}
 8000e70:	bf00      	nop
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff54 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	@ 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61fb      	str	r3, [r7, #28]
 8000eae:	e165      	b.n	800117c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	f040 8154 	bne.w	8001176 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 0303 	and.w	r3, r3, #3
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d005      	beq.n	8000ee6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d130      	bne.n	8000f48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	43db      	mvns	r3, r3
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	4013      	ands	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	68da      	ldr	r2, [r3, #12]
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	091b      	lsrs	r3, r3, #4
 8000f32:	f003 0201 	and.w	r2, r3, #1
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d017      	beq.n	8000f84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0303 	and.w	r3, r3, #3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d123      	bne.n	8000fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	08da      	lsrs	r2, r3, #3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3208      	adds	r2, #8
 8000f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	691a      	ldr	r2, [r3, #16]
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	08da      	lsrs	r2, r3, #3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3208      	adds	r2, #8
 8000fd2:	69b9      	ldr	r1, [r7, #24]
 8000fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0203 	and.w	r2, r3, #3
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001014:	2b00      	cmp	r3, #0
 8001016:	f000 80ae 	beq.w	8001176 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	4b5d      	ldr	r3, [pc, #372]	@ (8001194 <HAL_GPIO_Init+0x300>)
 8001020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001022:	4a5c      	ldr	r2, [pc, #368]	@ (8001194 <HAL_GPIO_Init+0x300>)
 8001024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001028:	6453      	str	r3, [r2, #68]	@ 0x44
 800102a:	4b5a      	ldr	r3, [pc, #360]	@ (8001194 <HAL_GPIO_Init+0x300>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001036:	4a58      	ldr	r2, [pc, #352]	@ (8001198 <HAL_GPIO_Init+0x304>)
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	089b      	lsrs	r3, r3, #2
 800103c:	3302      	adds	r3, #2
 800103e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	220f      	movs	r2, #15
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4f      	ldr	r2, [pc, #316]	@ (800119c <HAL_GPIO_Init+0x308>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d025      	beq.n	80010ae <HAL_GPIO_Init+0x21a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a4e      	ldr	r2, [pc, #312]	@ (80011a0 <HAL_GPIO_Init+0x30c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d01f      	beq.n	80010aa <HAL_GPIO_Init+0x216>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4d      	ldr	r2, [pc, #308]	@ (80011a4 <HAL_GPIO_Init+0x310>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d019      	beq.n	80010a6 <HAL_GPIO_Init+0x212>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4c      	ldr	r2, [pc, #304]	@ (80011a8 <HAL_GPIO_Init+0x314>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d013      	beq.n	80010a2 <HAL_GPIO_Init+0x20e>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4b      	ldr	r2, [pc, #300]	@ (80011ac <HAL_GPIO_Init+0x318>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d00d      	beq.n	800109e <HAL_GPIO_Init+0x20a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4a      	ldr	r2, [pc, #296]	@ (80011b0 <HAL_GPIO_Init+0x31c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d007      	beq.n	800109a <HAL_GPIO_Init+0x206>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a49      	ldr	r2, [pc, #292]	@ (80011b4 <HAL_GPIO_Init+0x320>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d101      	bne.n	8001096 <HAL_GPIO_Init+0x202>
 8001092:	2306      	movs	r3, #6
 8001094:	e00c      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 8001096:	2307      	movs	r3, #7
 8001098:	e00a      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 800109a:	2305      	movs	r3, #5
 800109c:	e008      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 800109e:	2304      	movs	r3, #4
 80010a0:	e006      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010a2:	2303      	movs	r3, #3
 80010a4:	e004      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010a6:	2302      	movs	r3, #2
 80010a8:	e002      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010ae:	2300      	movs	r3, #0
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	f002 0203 	and.w	r2, r2, #3
 80010b6:	0092      	lsls	r2, r2, #2
 80010b8:	4093      	lsls	r3, r2
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4313      	orrs	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010c0:	4935      	ldr	r1, [pc, #212]	@ (8001198 <HAL_GPIO_Init+0x304>)
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	089b      	lsrs	r3, r3, #2
 80010c6:	3302      	adds	r3, #2
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ce:	4b3a      	ldr	r3, [pc, #232]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010f2:	4a31      	ldr	r2, [pc, #196]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010f8:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d003      	beq.n	800111c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800111c:	4a26      	ldr	r2, [pc, #152]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001122:	4b25      	ldr	r3, [pc, #148]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001146:	4a1c      	ldr	r2, [pc, #112]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800114c:	4b1a      	ldr	r3, [pc, #104]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4313      	orrs	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001170:	4a11      	ldr	r2, [pc, #68]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3301      	adds	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	2b0f      	cmp	r3, #15
 8001180:	f67f ae96 	bls.w	8000eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001184:	bf00      	nop
 8001186:	bf00      	nop
 8001188:	3724      	adds	r7, #36	@ 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40013800 	.word	0x40013800
 800119c:	40020000 	.word	0x40020000
 80011a0:	40020400 	.word	0x40020400
 80011a4:	40020800 	.word	0x40020800
 80011a8:	40020c00 	.word	0x40020c00
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40021400 	.word	0x40021400
 80011b4:	40021800 	.word	0x40021800
 80011b8:	40013c00 	.word	0x40013c00

080011bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	807b      	strh	r3, [r7, #2]
 80011c8:	4613      	mov	r3, r2
 80011ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011cc:	787b      	ldrb	r3, [r7, #1]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011d2:	887a      	ldrh	r2, [r7, #2]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d8:	e003      	b.n	80011e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	041a      	lsls	r2, r3, #16
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	619a      	str	r2, [r3, #24]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011fc:	695a      	ldr	r2, [r3, #20]
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	4013      	ands	r3, r2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d006      	beq.n	8001214 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001206:	4a05      	ldr	r2, [pc, #20]	@ (800121c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001208:	88fb      	ldrh	r3, [r7, #6]
 800120a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800120c:	88fb      	ldrh	r3, [r7, #6]
 800120e:	4618      	mov	r0, r3
 8001210:	f000 f806 	bl	8001220 <HAL_GPIO_EXTI_Callback>
  }
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40013c00 	.word	0x40013c00

08001220 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d101      	bne.n	800124c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e0cc      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800124c:	4b68      	ldr	r3, [pc, #416]	@ (80013f0 <HAL_RCC_ClockConfig+0x1b8>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 030f 	and.w	r3, r3, #15
 8001254:	683a      	ldr	r2, [r7, #0]
 8001256:	429a      	cmp	r2, r3
 8001258:	d90c      	bls.n	8001274 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800125a:	4b65      	ldr	r3, [pc, #404]	@ (80013f0 <HAL_RCC_ClockConfig+0x1b8>)
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001262:	4b63      	ldr	r3, [pc, #396]	@ (80013f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 030f 	and.w	r3, r3, #15
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d001      	beq.n	8001274 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e0b8      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d020      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0304 	and.w	r3, r3, #4
 8001288:	2b00      	cmp	r3, #0
 800128a:	d005      	beq.n	8001298 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800128c:	4b59      	ldr	r3, [pc, #356]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	4a58      	ldr	r2, [pc, #352]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001292:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001296:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0308 	and.w	r3, r3, #8
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012a4:	4b53      	ldr	r3, [pc, #332]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	4a52      	ldr	r2, [pc, #328]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80012ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012b0:	4b50      	ldr	r3, [pc, #320]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	494d      	ldr	r1, [pc, #308]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d044      	beq.n	8001358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d107      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d6:	4b47      	ldr	r3, [pc, #284]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d119      	bne.n	8001316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e07f      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d003      	beq.n	80012f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d107      	bne.n	8001306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012f6:	4b3f      	ldr	r3, [pc, #252]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d109      	bne.n	8001316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e06f      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001306:	4b3b      	ldr	r3, [pc, #236]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e067      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001316:	4b37      	ldr	r3, [pc, #220]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f023 0203 	bic.w	r2, r3, #3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	4934      	ldr	r1, [pc, #208]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001324:	4313      	orrs	r3, r2
 8001326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001328:	f7ff fcc6 	bl	8000cb8 <HAL_GetTick>
 800132c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800132e:	e00a      	b.n	8001346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001330:	f7ff fcc2 	bl	8000cb8 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800133e:	4293      	cmp	r3, r2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e04f      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001346:	4b2b      	ldr	r3, [pc, #172]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 020c 	and.w	r2, r3, #12
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	429a      	cmp	r2, r3
 8001356:	d1eb      	bne.n	8001330 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001358:	4b25      	ldr	r3, [pc, #148]	@ (80013f0 <HAL_RCC_ClockConfig+0x1b8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 030f 	and.w	r3, r3, #15
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	d20c      	bcs.n	8001380 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001366:	4b22      	ldr	r3, [pc, #136]	@ (80013f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800136e:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d001      	beq.n	8001380 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e032      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	2b00      	cmp	r3, #0
 800138a:	d008      	beq.n	800139e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800138c:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	4916      	ldr	r1, [pc, #88]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 800139a:	4313      	orrs	r3, r2
 800139c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0308 	and.w	r3, r3, #8
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d009      	beq.n	80013be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013aa:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	490e      	ldr	r1, [pc, #56]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013be:	f000 f887 	bl	80014d0 <HAL_RCC_GetSysClockFreq>
 80013c2:	4602      	mov	r2, r0
 80013c4:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <HAL_RCC_ClockConfig+0x1bc>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	091b      	lsrs	r3, r3, #4
 80013ca:	f003 030f 	and.w	r3, r3, #15
 80013ce:	490a      	ldr	r1, [pc, #40]	@ (80013f8 <HAL_RCC_ClockConfig+0x1c0>)
 80013d0:	5ccb      	ldrb	r3, [r1, r3]
 80013d2:	fa22 f303 	lsr.w	r3, r2, r3
 80013d6:	4a09      	ldr	r2, [pc, #36]	@ (80013fc <HAL_RCC_ClockConfig+0x1c4>)
 80013d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_RCC_ClockConfig+0x1c8>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fb22 	bl	8000a28 <HAL_InitTick>

  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023c00 	.word	0x40023c00
 80013f4:	40023800 	.word	0x40023800
 80013f8:	08005b58 	.word	0x08005b58
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000004 	.word	0x20000004

08001404 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001408:	4b03      	ldr	r3, [pc, #12]	@ (8001418 <HAL_RCC_GetHCLKFreq+0x14>)
 800140a:	681b      	ldr	r3, [r3, #0]
}
 800140c:	4618      	mov	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20000000 	.word	0x20000000

0800141c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001420:	f7ff fff0 	bl	8001404 <HAL_RCC_GetHCLKFreq>
 8001424:	4602      	mov	r2, r0
 8001426:	4b05      	ldr	r3, [pc, #20]	@ (800143c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	0a9b      	lsrs	r3, r3, #10
 800142c:	f003 0307 	and.w	r3, r3, #7
 8001430:	4903      	ldr	r1, [pc, #12]	@ (8001440 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001432:	5ccb      	ldrb	r3, [r1, r3]
 8001434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001438:	4618      	mov	r0, r3
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40023800 	.word	0x40023800
 8001440:	08005b68 	.word	0x08005b68

08001444 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001448:	f7ff ffdc 	bl	8001404 <HAL_RCC_GetHCLKFreq>
 800144c:	4602      	mov	r2, r0
 800144e:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	0b5b      	lsrs	r3, r3, #13
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	4903      	ldr	r1, [pc, #12]	@ (8001468 <HAL_RCC_GetPCLK2Freq+0x24>)
 800145a:	5ccb      	ldrb	r3, [r1, r3]
 800145c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001460:	4618      	mov	r0, r3
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40023800 	.word	0x40023800
 8001468:	08005b68 	.word	0x08005b68

0800146c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	220f      	movs	r2, #15
 800147a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800147c:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_RCC_GetClockConfig+0x5c>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 0203 	and.w	r2, r3, #3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001488:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <HAL_RCC_GetClockConfig+0x5c>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <HAL_RCC_GetClockConfig+0x5c>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80014a0:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_RCC_GetClockConfig+0x5c>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	08db      	lsrs	r3, r3, #3
 80014a6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <HAL_RCC_GetClockConfig+0x60>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 020f 	and.w	r2, r3, #15
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	601a      	str	r2, [r3, #0]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40023c00 	.word	0x40023c00

080014d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014d4:	b0ae      	sub	sp, #184	@ 0xb8
 80014d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80014d8:	2300      	movs	r3, #0
 80014da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80014de:	2300      	movs	r3, #0
 80014e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80014e4:	2300      	movs	r3, #0
 80014e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80014f0:	2300      	movs	r3, #0
 80014f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014f6:	4bcb      	ldr	r3, [pc, #812]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f003 030c 	and.w	r3, r3, #12
 80014fe:	2b0c      	cmp	r3, #12
 8001500:	f200 8206 	bhi.w	8001910 <HAL_RCC_GetSysClockFreq+0x440>
 8001504:	a201      	add	r2, pc, #4	@ (adr r2, 800150c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150a:	bf00      	nop
 800150c:	08001541 	.word	0x08001541
 8001510:	08001911 	.word	0x08001911
 8001514:	08001911 	.word	0x08001911
 8001518:	08001911 	.word	0x08001911
 800151c:	08001549 	.word	0x08001549
 8001520:	08001911 	.word	0x08001911
 8001524:	08001911 	.word	0x08001911
 8001528:	08001911 	.word	0x08001911
 800152c:	08001551 	.word	0x08001551
 8001530:	08001911 	.word	0x08001911
 8001534:	08001911 	.word	0x08001911
 8001538:	08001911 	.word	0x08001911
 800153c:	08001741 	.word	0x08001741
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001540:	4bb9      	ldr	r3, [pc, #740]	@ (8001828 <HAL_RCC_GetSysClockFreq+0x358>)
 8001542:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001546:	e1e7      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001548:	4bb8      	ldr	r3, [pc, #736]	@ (800182c <HAL_RCC_GetSysClockFreq+0x35c>)
 800154a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800154e:	e1e3      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001550:	4bb4      	ldr	r3, [pc, #720]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001558:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800155c:	4bb1      	ldr	r3, [pc, #708]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d071      	beq.n	800164c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001568:	4bae      	ldr	r3, [pc, #696]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	099b      	lsrs	r3, r3, #6
 800156e:	2200      	movs	r2, #0
 8001570:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001574:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001578:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800157c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001580:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001584:	2300      	movs	r3, #0
 8001586:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800158a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800158e:	4622      	mov	r2, r4
 8001590:	462b      	mov	r3, r5
 8001592:	f04f 0000 	mov.w	r0, #0
 8001596:	f04f 0100 	mov.w	r1, #0
 800159a:	0159      	lsls	r1, r3, #5
 800159c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015a0:	0150      	lsls	r0, r2, #5
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4621      	mov	r1, r4
 80015a8:	1a51      	subs	r1, r2, r1
 80015aa:	6439      	str	r1, [r7, #64]	@ 0x40
 80015ac:	4629      	mov	r1, r5
 80015ae:	eb63 0301 	sbc.w	r3, r3, r1
 80015b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80015c0:	4649      	mov	r1, r9
 80015c2:	018b      	lsls	r3, r1, #6
 80015c4:	4641      	mov	r1, r8
 80015c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015ca:	4641      	mov	r1, r8
 80015cc:	018a      	lsls	r2, r1, #6
 80015ce:	4641      	mov	r1, r8
 80015d0:	1a51      	subs	r1, r2, r1
 80015d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80015d4:	4649      	mov	r1, r9
 80015d6:	eb63 0301 	sbc.w	r3, r3, r1
 80015da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80015e8:	4649      	mov	r1, r9
 80015ea:	00cb      	lsls	r3, r1, #3
 80015ec:	4641      	mov	r1, r8
 80015ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015f2:	4641      	mov	r1, r8
 80015f4:	00ca      	lsls	r2, r1, #3
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	4603      	mov	r3, r0
 80015fc:	4622      	mov	r2, r4
 80015fe:	189b      	adds	r3, r3, r2
 8001600:	633b      	str	r3, [r7, #48]	@ 0x30
 8001602:	462b      	mov	r3, r5
 8001604:	460a      	mov	r2, r1
 8001606:	eb42 0303 	adc.w	r3, r2, r3
 800160a:	637b      	str	r3, [r7, #52]	@ 0x34
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001618:	4629      	mov	r1, r5
 800161a:	024b      	lsls	r3, r1, #9
 800161c:	4621      	mov	r1, r4
 800161e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001622:	4621      	mov	r1, r4
 8001624:	024a      	lsls	r2, r1, #9
 8001626:	4610      	mov	r0, r2
 8001628:	4619      	mov	r1, r3
 800162a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800162e:	2200      	movs	r2, #0
 8001630:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001634:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001638:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800163c:	f7fe fe40 	bl	80002c0 <__aeabi_uldivmod>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4613      	mov	r3, r2
 8001646:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800164a:	e067      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800164c:	4b75      	ldr	r3, [pc, #468]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	099b      	lsrs	r3, r3, #6
 8001652:	2200      	movs	r2, #0
 8001654:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001658:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800165c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001660:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001664:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001666:	2300      	movs	r3, #0
 8001668:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800166a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800166e:	4622      	mov	r2, r4
 8001670:	462b      	mov	r3, r5
 8001672:	f04f 0000 	mov.w	r0, #0
 8001676:	f04f 0100 	mov.w	r1, #0
 800167a:	0159      	lsls	r1, r3, #5
 800167c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001680:	0150      	lsls	r0, r2, #5
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4621      	mov	r1, r4
 8001688:	1a51      	subs	r1, r2, r1
 800168a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800168c:	4629      	mov	r1, r5
 800168e:	eb63 0301 	sbc.w	r3, r3, r1
 8001692:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80016a0:	4649      	mov	r1, r9
 80016a2:	018b      	lsls	r3, r1, #6
 80016a4:	4641      	mov	r1, r8
 80016a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016aa:	4641      	mov	r1, r8
 80016ac:	018a      	lsls	r2, r1, #6
 80016ae:	4641      	mov	r1, r8
 80016b0:	ebb2 0a01 	subs.w	sl, r2, r1
 80016b4:	4649      	mov	r1, r9
 80016b6:	eb63 0b01 	sbc.w	fp, r3, r1
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	f04f 0300 	mov.w	r3, #0
 80016c2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80016c6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80016ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80016ce:	4692      	mov	sl, r2
 80016d0:	469b      	mov	fp, r3
 80016d2:	4623      	mov	r3, r4
 80016d4:	eb1a 0303 	adds.w	r3, sl, r3
 80016d8:	623b      	str	r3, [r7, #32]
 80016da:	462b      	mov	r3, r5
 80016dc:	eb4b 0303 	adc.w	r3, fp, r3
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80016e2:	f04f 0200 	mov.w	r2, #0
 80016e6:	f04f 0300 	mov.w	r3, #0
 80016ea:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80016ee:	4629      	mov	r1, r5
 80016f0:	028b      	lsls	r3, r1, #10
 80016f2:	4621      	mov	r1, r4
 80016f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016f8:	4621      	mov	r1, r4
 80016fa:	028a      	lsls	r2, r1, #10
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001704:	2200      	movs	r2, #0
 8001706:	673b      	str	r3, [r7, #112]	@ 0x70
 8001708:	677a      	str	r2, [r7, #116]	@ 0x74
 800170a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800170e:	f7fe fdd7 	bl	80002c0 <__aeabi_uldivmod>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4613      	mov	r3, r2
 8001718:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800171c:	4b41      	ldr	r3, [pc, #260]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	0c1b      	lsrs	r3, r3, #16
 8001722:	f003 0303 	and.w	r3, r3, #3
 8001726:	3301      	adds	r3, #1
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800172e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001732:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001736:	fbb2 f3f3 	udiv	r3, r2, r3
 800173a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800173e:	e0eb      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001740:	4b38      	ldr	r3, [pc, #224]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001748:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800174c:	4b35      	ldr	r3, [pc, #212]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d06b      	beq.n	8001830 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001758:	4b32      	ldr	r3, [pc, #200]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x354>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	099b      	lsrs	r3, r3, #6
 800175e:	2200      	movs	r2, #0
 8001760:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001762:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001764:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800176a:	663b      	str	r3, [r7, #96]	@ 0x60
 800176c:	2300      	movs	r3, #0
 800176e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001770:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001774:	4622      	mov	r2, r4
 8001776:	462b      	mov	r3, r5
 8001778:	f04f 0000 	mov.w	r0, #0
 800177c:	f04f 0100 	mov.w	r1, #0
 8001780:	0159      	lsls	r1, r3, #5
 8001782:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001786:	0150      	lsls	r0, r2, #5
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4621      	mov	r1, r4
 800178e:	1a51      	subs	r1, r2, r1
 8001790:	61b9      	str	r1, [r7, #24]
 8001792:	4629      	mov	r1, r5
 8001794:	eb63 0301 	sbc.w	r3, r3, r1
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	f04f 0200 	mov.w	r2, #0
 800179e:	f04f 0300 	mov.w	r3, #0
 80017a2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80017a6:	4659      	mov	r1, fp
 80017a8:	018b      	lsls	r3, r1, #6
 80017aa:	4651      	mov	r1, sl
 80017ac:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017b0:	4651      	mov	r1, sl
 80017b2:	018a      	lsls	r2, r1, #6
 80017b4:	4651      	mov	r1, sl
 80017b6:	ebb2 0801 	subs.w	r8, r2, r1
 80017ba:	4659      	mov	r1, fp
 80017bc:	eb63 0901 	sbc.w	r9, r3, r1
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017d4:	4690      	mov	r8, r2
 80017d6:	4699      	mov	r9, r3
 80017d8:	4623      	mov	r3, r4
 80017da:	eb18 0303 	adds.w	r3, r8, r3
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	462b      	mov	r3, r5
 80017e2:	eb49 0303 	adc.w	r3, r9, r3
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80017f4:	4629      	mov	r1, r5
 80017f6:	024b      	lsls	r3, r1, #9
 80017f8:	4621      	mov	r1, r4
 80017fa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017fe:	4621      	mov	r1, r4
 8001800:	024a      	lsls	r2, r1, #9
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800180a:	2200      	movs	r2, #0
 800180c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800180e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001810:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001814:	f7fe fd54 	bl	80002c0 <__aeabi_uldivmod>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4613      	mov	r3, r2
 800181e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001822:	e065      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x420>
 8001824:	40023800 	.word	0x40023800
 8001828:	00f42400 	.word	0x00f42400
 800182c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001830:	4b3d      	ldr	r3, [pc, #244]	@ (8001928 <HAL_RCC_GetSysClockFreq+0x458>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	099b      	lsrs	r3, r3, #6
 8001836:	2200      	movs	r2, #0
 8001838:	4618      	mov	r0, r3
 800183a:	4611      	mov	r1, r2
 800183c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001840:	653b      	str	r3, [r7, #80]	@ 0x50
 8001842:	2300      	movs	r3, #0
 8001844:	657b      	str	r3, [r7, #84]	@ 0x54
 8001846:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800184a:	4642      	mov	r2, r8
 800184c:	464b      	mov	r3, r9
 800184e:	f04f 0000 	mov.w	r0, #0
 8001852:	f04f 0100 	mov.w	r1, #0
 8001856:	0159      	lsls	r1, r3, #5
 8001858:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800185c:	0150      	lsls	r0, r2, #5
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4641      	mov	r1, r8
 8001864:	1a51      	subs	r1, r2, r1
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	4649      	mov	r1, r9
 800186a:	eb63 0301 	sbc.w	r3, r3, r1
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800187c:	4659      	mov	r1, fp
 800187e:	018b      	lsls	r3, r1, #6
 8001880:	4651      	mov	r1, sl
 8001882:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001886:	4651      	mov	r1, sl
 8001888:	018a      	lsls	r2, r1, #6
 800188a:	4651      	mov	r1, sl
 800188c:	1a54      	subs	r4, r2, r1
 800188e:	4659      	mov	r1, fp
 8001890:	eb63 0501 	sbc.w	r5, r3, r1
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	00eb      	lsls	r3, r5, #3
 800189e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018a2:	00e2      	lsls	r2, r4, #3
 80018a4:	4614      	mov	r4, r2
 80018a6:	461d      	mov	r5, r3
 80018a8:	4643      	mov	r3, r8
 80018aa:	18e3      	adds	r3, r4, r3
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	464b      	mov	r3, r9
 80018b0:	eb45 0303 	adc.w	r3, r5, r3
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	f04f 0300 	mov.w	r3, #0
 80018be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018c2:	4629      	mov	r1, r5
 80018c4:	028b      	lsls	r3, r1, #10
 80018c6:	4621      	mov	r1, r4
 80018c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018cc:	4621      	mov	r1, r4
 80018ce:	028a      	lsls	r2, r1, #10
 80018d0:	4610      	mov	r0, r2
 80018d2:	4619      	mov	r1, r3
 80018d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018d8:	2200      	movs	r2, #0
 80018da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018dc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80018de:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80018e2:	f7fe fced 	bl	80002c0 <__aeabi_uldivmod>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4613      	mov	r3, r2
 80018ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80018f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001928 <HAL_RCC_GetSysClockFreq+0x458>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	0f1b      	lsrs	r3, r3, #28
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80018fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001902:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001906:	fbb2 f3f3 	udiv	r3, r2, r3
 800190a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800190e:	e003      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001910:	4b06      	ldr	r3, [pc, #24]	@ (800192c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001912:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001916:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001918:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800191c:	4618      	mov	r0, r3
 800191e:	37b8      	adds	r7, #184	@ 0xb8
 8001920:	46bd      	mov	sp, r7
 8001922:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800
 800192c:	00f42400 	.word	0x00f42400

08001930 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e28d      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 8083 	beq.w	8001a56 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001950:	4b94      	ldr	r3, [pc, #592]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b04      	cmp	r3, #4
 800195a:	d019      	beq.n	8001990 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800195c:	4b91      	ldr	r3, [pc, #580]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 030c 	and.w	r3, r3, #12
        || \
 8001964:	2b08      	cmp	r3, #8
 8001966:	d106      	bne.n	8001976 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001968:	4b8e      	ldr	r3, [pc, #568]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001970:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001974:	d00c      	beq.n	8001990 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001976:	4b8b      	ldr	r3, [pc, #556]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800197e:	2b0c      	cmp	r3, #12
 8001980:	d112      	bne.n	80019a8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001982:	4b88      	ldr	r3, [pc, #544]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800198a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800198e:	d10b      	bne.n	80019a8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001990:	4b84      	ldr	r3, [pc, #528]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d05b      	beq.n	8001a54 <HAL_RCC_OscConfig+0x124>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d157      	bne.n	8001a54 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e25a      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019b0:	d106      	bne.n	80019c0 <HAL_RCC_OscConfig+0x90>
 80019b2:	4b7c      	ldr	r3, [pc, #496]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a7b      	ldr	r2, [pc, #492]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	e01d      	b.n	80019fc <HAL_RCC_OscConfig+0xcc>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019c8:	d10c      	bne.n	80019e4 <HAL_RCC_OscConfig+0xb4>
 80019ca:	4b76      	ldr	r3, [pc, #472]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a75      	ldr	r2, [pc, #468]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	4b73      	ldr	r3, [pc, #460]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a72      	ldr	r2, [pc, #456]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019e0:	6013      	str	r3, [r2, #0]
 80019e2:	e00b      	b.n	80019fc <HAL_RCC_OscConfig+0xcc>
 80019e4:	4b6f      	ldr	r3, [pc, #444]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a6e      	ldr	r2, [pc, #440]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019ee:	6013      	str	r3, [r2, #0]
 80019f0:	4b6c      	ldr	r3, [pc, #432]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a6b      	ldr	r2, [pc, #428]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 80019f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d013      	beq.n	8001a2c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a04:	f7ff f958 	bl	8000cb8 <HAL_GetTick>
 8001a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a0c:	f7ff f954 	bl	8000cb8 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b64      	cmp	r3, #100	@ 0x64
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e21f      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	4b61      	ldr	r3, [pc, #388]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d0f0      	beq.n	8001a0c <HAL_RCC_OscConfig+0xdc>
 8001a2a:	e014      	b.n	8001a56 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff f944 	bl	8000cb8 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a34:	f7ff f940 	bl	8000cb8 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b64      	cmp	r3, #100	@ 0x64
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e20b      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a46:	4b57      	ldr	r3, [pc, #348]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x104>
 8001a52:	e000      	b.n	8001a56 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d06f      	beq.n	8001b42 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a62:	4b50      	ldr	r3, [pc, #320]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 030c 	and.w	r3, r3, #12
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d017      	beq.n	8001a9e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a6e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a76:	2b08      	cmp	r3, #8
 8001a78:	d105      	bne.n	8001a86 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00b      	beq.n	8001a9e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a86:	4b47      	ldr	r3, [pc, #284]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a8e:	2b0c      	cmp	r3, #12
 8001a90:	d11c      	bne.n	8001acc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a92:	4b44      	ldr	r3, [pc, #272]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d116      	bne.n	8001acc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9e:	4b41      	ldr	r3, [pc, #260]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x186>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d001      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e1d3      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4937      	ldr	r1, [pc, #220]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aca:	e03a      	b.n	8001b42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d020      	beq.n	8001b16 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad4:	4b34      	ldr	r3, [pc, #208]	@ (8001ba8 <HAL_RCC_OscConfig+0x278>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ada:	f7ff f8ed 	bl	8000cb8 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ae2:	f7ff f8e9 	bl	8000cb8 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e1b4      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af4:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b00:	4b28      	ldr	r3, [pc, #160]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	4925      	ldr	r1, [pc, #148]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	600b      	str	r3, [r1, #0]
 8001b14:	e015      	b.n	8001b42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b16:	4b24      	ldr	r3, [pc, #144]	@ (8001ba8 <HAL_RCC_OscConfig+0x278>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1c:	f7ff f8cc 	bl	8000cb8 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b24:	f7ff f8c8 	bl	8000cb8 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e193      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b36:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d036      	beq.n	8001bbc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d016      	beq.n	8001b84 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b56:	4b15      	ldr	r3, [pc, #84]	@ (8001bac <HAL_RCC_OscConfig+0x27c>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5c:	f7ff f8ac 	bl	8000cb8 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b64:	f7ff f8a8 	bl	8000cb8 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e173      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x234>
 8001b82:	e01b      	b.n	8001bbc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b84:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <HAL_RCC_OscConfig+0x27c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8a:	f7ff f895 	bl	8000cb8 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b90:	e00e      	b.n	8001bb0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b92:	f7ff f891 	bl	8000cb8 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d907      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e15c      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	42470000 	.word	0x42470000
 8001bac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb0:	4b8a      	ldr	r3, [pc, #552]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001bb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d1ea      	bne.n	8001b92 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 8097 	beq.w	8001cf8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bce:	4b83      	ldr	r3, [pc, #524]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10f      	bne.n	8001bfa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	4b7f      	ldr	r3, [pc, #508]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be2:	4a7e      	ldr	r2, [pc, #504]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001be8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bea:	4b7c      	ldr	r3, [pc, #496]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfa:	4b79      	ldr	r3, [pc, #484]	@ (8001de0 <HAL_RCC_OscConfig+0x4b0>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d118      	bne.n	8001c38 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c06:	4b76      	ldr	r3, [pc, #472]	@ (8001de0 <HAL_RCC_OscConfig+0x4b0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a75      	ldr	r2, [pc, #468]	@ (8001de0 <HAL_RCC_OscConfig+0x4b0>)
 8001c0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c12:	f7ff f851 	bl	8000cb8 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1a:	f7ff f84d 	bl	8000cb8 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e118      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2c:	4b6c      	ldr	r3, [pc, #432]	@ (8001de0 <HAL_RCC_OscConfig+0x4b0>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0f0      	beq.n	8001c1a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d106      	bne.n	8001c4e <HAL_RCC_OscConfig+0x31e>
 8001c40:	4b66      	ldr	r3, [pc, #408]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c44:	4a65      	ldr	r2, [pc, #404]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c4c:	e01c      	b.n	8001c88 <HAL_RCC_OscConfig+0x358>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	2b05      	cmp	r3, #5
 8001c54:	d10c      	bne.n	8001c70 <HAL_RCC_OscConfig+0x340>
 8001c56:	4b61      	ldr	r3, [pc, #388]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c5a:	4a60      	ldr	r2, [pc, #384]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c5c:	f043 0304 	orr.w	r3, r3, #4
 8001c60:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c62:	4b5e      	ldr	r3, [pc, #376]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c66:	4a5d      	ldr	r2, [pc, #372]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c6e:	e00b      	b.n	8001c88 <HAL_RCC_OscConfig+0x358>
 8001c70:	4b5a      	ldr	r3, [pc, #360]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c74:	4a59      	ldr	r2, [pc, #356]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c76:	f023 0301 	bic.w	r3, r3, #1
 8001c7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c7c:	4b57      	ldr	r3, [pc, #348]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c80:	4a56      	ldr	r2, [pc, #344]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001c82:	f023 0304 	bic.w	r3, r3, #4
 8001c86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d015      	beq.n	8001cbc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c90:	f7ff f812 	bl	8000cb8 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c96:	e00a      	b.n	8001cae <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c98:	f7ff f80e 	bl	8000cb8 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e0d7      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cae:	4b4b      	ldr	r3, [pc, #300]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0ee      	beq.n	8001c98 <HAL_RCC_OscConfig+0x368>
 8001cba:	e014      	b.n	8001ce6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cbc:	f7fe fffc 	bl	8000cb8 <HAL_GetTick>
 8001cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc2:	e00a      	b.n	8001cda <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc4:	f7fe fff8 	bl	8000cb8 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e0c1      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cda:	4b40      	ldr	r3, [pc, #256]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1ee      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ce6:	7dfb      	ldrb	r3, [r7, #23]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d105      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cec:	4b3b      	ldr	r3, [pc, #236]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf0:	4a3a      	ldr	r2, [pc, #232]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cf6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f000 80ad 	beq.w	8001e5c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d02:	4b36      	ldr	r3, [pc, #216]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 030c 	and.w	r3, r3, #12
 8001d0a:	2b08      	cmp	r3, #8
 8001d0c:	d060      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d145      	bne.n	8001da2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d16:	4b33      	ldr	r3, [pc, #204]	@ (8001de4 <HAL_RCC_OscConfig+0x4b4>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7fe ffcc 	bl	8000cb8 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d24:	f7fe ffc8 	bl	8000cb8 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e093      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d36:	4b29      	ldr	r3, [pc, #164]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69da      	ldr	r2, [r3, #28]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d50:	019b      	lsls	r3, r3, #6
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d58:	085b      	lsrs	r3, r3, #1
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	041b      	lsls	r3, r3, #16
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d64:	061b      	lsls	r3, r3, #24
 8001d66:	431a      	orrs	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6c:	071b      	lsls	r3, r3, #28
 8001d6e:	491b      	ldr	r1, [pc, #108]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d74:	4b1b      	ldr	r3, [pc, #108]	@ (8001de4 <HAL_RCC_OscConfig+0x4b4>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7a:	f7fe ff9d 	bl	8000cb8 <HAL_GetTick>
 8001d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d80:	e008      	b.n	8001d94 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d82:	f7fe ff99 	bl	8000cb8 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e064      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d94:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d0f0      	beq.n	8001d82 <HAL_RCC_OscConfig+0x452>
 8001da0:	e05c      	b.n	8001e5c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da2:	4b10      	ldr	r3, [pc, #64]	@ (8001de4 <HAL_RCC_OscConfig+0x4b4>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da8:	f7fe ff86 	bl	8000cb8 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db0:	f7fe ff82 	bl	8000cb8 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e04d      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc2:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <HAL_RCC_OscConfig+0x4ac>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x480>
 8001dce:	e045      	b.n	8001e5c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d107      	bne.n	8001de8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e040      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40007000 	.word	0x40007000
 8001de4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001de8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e68 <HAL_RCC_OscConfig+0x538>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d030      	beq.n	8001e58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d129      	bne.n	8001e58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d122      	bne.n	8001e58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e18:	4013      	ands	r3, r2
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d119      	bne.n	8001e58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2e:	085b      	lsrs	r3, r3, #1
 8001e30:	3b01      	subs	r3, #1
 8001e32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d10f      	bne.n	8001e58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d107      	bne.n	8001e58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d001      	beq.n	8001e5c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3718      	adds	r7, #24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40023800 	.word	0x40023800

08001e6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e041      	b.n	8001f02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d106      	bne.n	8001e98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f839 	bl	8001f0a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3304      	adds	r3, #4
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4610      	mov	r0, r2
 8001eac:	f000 fa88 	bl	80023c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d001      	beq.n	8001f38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e04e      	b.n	8001fd6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f042 0201 	orr.w	r2, r2, #1
 8001f4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a23      	ldr	r2, [pc, #140]	@ (8001fe4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d022      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f62:	d01d      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a1f      	ldr	r2, [pc, #124]	@ (8001fe8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d018      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <HAL_TIM_Base_Start_IT+0xcc>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d013      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d00e      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d009      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a19      	ldr	r2, [pc, #100]	@ (8001ff8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d004      	beq.n	8001fa0 <HAL_TIM_Base_Start_IT+0x80>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a18      	ldr	r2, [pc, #96]	@ (8001ffc <HAL_TIM_Base_Start_IT+0xdc>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d111      	bne.n	8001fc4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2b06      	cmp	r3, #6
 8001fb0:	d010      	beq.n	8001fd4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc2:	e007      	b.n	8001fd4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f042 0201 	orr.w	r2, r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40010000 	.word	0x40010000
 8001fe8:	40000400 	.word	0x40000400
 8001fec:	40000800 	.word	0x40000800
 8001ff0:	40000c00 	.word	0x40000c00
 8001ff4:	40010400 	.word	0x40010400
 8001ff8:	40014000 	.word	0x40014000
 8001ffc:	40001800 	.word	0x40001800

08002000 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d020      	beq.n	8002064 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01b      	beq.n	8002064 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0202 	mvn.w	r2, #2
 8002034:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f999 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f98b 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f99c 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	f003 0304 	and.w	r3, r3, #4
 800206a:	2b00      	cmp	r3, #0
 800206c:	d020      	beq.n	80020b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	2b00      	cmp	r3, #0
 8002076:	d01b      	beq.n	80020b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f06f 0204 	mvn.w	r2, #4
 8002080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2202      	movs	r2, #2
 8002086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f973 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 800209c:	e005      	b.n	80020aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f965 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f976 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d020      	beq.n	80020fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d01b      	beq.n	80020fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f06f 0208 	mvn.w	r2, #8
 80020cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2204      	movs	r2, #4
 80020d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f94d 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 80020e8:	e005      	b.n	80020f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f93f 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f950 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d020      	beq.n	8002148 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b00      	cmp	r3, #0
 800210e:	d01b      	beq.n	8002148 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0210 	mvn.w	r2, #16
 8002118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2208      	movs	r2, #8
 800211e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f927 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 8002134:	e005      	b.n	8002142 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f919 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f92a 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00c      	beq.n	800216c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f003 0301 	and.w	r3, r3, #1
 8002158:	2b00      	cmp	r3, #0
 800215a:	d007      	beq.n	800216c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f06f 0201 	mvn.w	r2, #1
 8002164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7fe fbc6 	bl	80008f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002172:	2b00      	cmp	r3, #0
 8002174:	d00c      	beq.n	8002190 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800217c:	2b00      	cmp	r3, #0
 800217e:	d007      	beq.n	8002190 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fade 	bl	800274c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00c      	beq.n	80021b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d007      	beq.n	80021b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80021ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f8fb 	bl	80023aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	f003 0320 	and.w	r3, r3, #32
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00c      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f003 0320 	and.w	r3, r3, #32
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d007      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f06f 0220 	mvn.w	r2, #32
 80021d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 fab0 	bl	8002738 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021d8:	bf00      	nop
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <HAL_TIM_ConfigClockSource+0x1c>
 80021f8:	2302      	movs	r3, #2
 80021fa:	e0b4      	b.n	8002366 <HAL_TIM_ConfigClockSource+0x186>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800221a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002222:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002234:	d03e      	beq.n	80022b4 <HAL_TIM_ConfigClockSource+0xd4>
 8002236:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800223a:	f200 8087 	bhi.w	800234c <HAL_TIM_ConfigClockSource+0x16c>
 800223e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002242:	f000 8086 	beq.w	8002352 <HAL_TIM_ConfigClockSource+0x172>
 8002246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800224a:	d87f      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 800224c:	2b70      	cmp	r3, #112	@ 0x70
 800224e:	d01a      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0xa6>
 8002250:	2b70      	cmp	r3, #112	@ 0x70
 8002252:	d87b      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 8002254:	2b60      	cmp	r3, #96	@ 0x60
 8002256:	d050      	beq.n	80022fa <HAL_TIM_ConfigClockSource+0x11a>
 8002258:	2b60      	cmp	r3, #96	@ 0x60
 800225a:	d877      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 800225c:	2b50      	cmp	r3, #80	@ 0x50
 800225e:	d03c      	beq.n	80022da <HAL_TIM_ConfigClockSource+0xfa>
 8002260:	2b50      	cmp	r3, #80	@ 0x50
 8002262:	d873      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 8002264:	2b40      	cmp	r3, #64	@ 0x40
 8002266:	d058      	beq.n	800231a <HAL_TIM_ConfigClockSource+0x13a>
 8002268:	2b40      	cmp	r3, #64	@ 0x40
 800226a:	d86f      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 800226c:	2b30      	cmp	r3, #48	@ 0x30
 800226e:	d064      	beq.n	800233a <HAL_TIM_ConfigClockSource+0x15a>
 8002270:	2b30      	cmp	r3, #48	@ 0x30
 8002272:	d86b      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 8002274:	2b20      	cmp	r3, #32
 8002276:	d060      	beq.n	800233a <HAL_TIM_ConfigClockSource+0x15a>
 8002278:	2b20      	cmp	r3, #32
 800227a:	d867      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
 800227c:	2b00      	cmp	r3, #0
 800227e:	d05c      	beq.n	800233a <HAL_TIM_ConfigClockSource+0x15a>
 8002280:	2b10      	cmp	r3, #16
 8002282:	d05a      	beq.n	800233a <HAL_TIM_ConfigClockSource+0x15a>
 8002284:	e062      	b.n	800234c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002296:	f000 f9b3 	bl	8002600 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80022a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	609a      	str	r2, [r3, #8]
      break;
 80022b2:	e04f      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022c4:	f000 f99c 	bl	8002600 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022d6:	609a      	str	r2, [r3, #8]
      break;
 80022d8:	e03c      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022e6:	461a      	mov	r2, r3
 80022e8:	f000 f910 	bl	800250c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2150      	movs	r1, #80	@ 0x50
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f969 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 80022f8:	e02c      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002306:	461a      	mov	r2, r3
 8002308:	f000 f92f 	bl	800256a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2160      	movs	r1, #96	@ 0x60
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f959 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 8002318:	e01c      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002326:	461a      	mov	r2, r3
 8002328:	f000 f8f0 	bl	800250c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2140      	movs	r1, #64	@ 0x40
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f949 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 8002338:	e00c      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4619      	mov	r1, r3
 8002344:	4610      	mov	r0, r2
 8002346:	f000 f940 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 800234a:	e003      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
      break;
 8002350:	e000      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002352:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002364:	7bfb      	ldrb	r3, [r7, #15]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a43      	ldr	r2, [pc, #268]	@ (80024e0 <TIM_Base_SetConfig+0x120>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d013      	beq.n	8002400 <TIM_Base_SetConfig+0x40>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023de:	d00f      	beq.n	8002400 <TIM_Base_SetConfig+0x40>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a40      	ldr	r2, [pc, #256]	@ (80024e4 <TIM_Base_SetConfig+0x124>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00b      	beq.n	8002400 <TIM_Base_SetConfig+0x40>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a3f      	ldr	r2, [pc, #252]	@ (80024e8 <TIM_Base_SetConfig+0x128>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d007      	beq.n	8002400 <TIM_Base_SetConfig+0x40>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a3e      	ldr	r2, [pc, #248]	@ (80024ec <TIM_Base_SetConfig+0x12c>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d003      	beq.n	8002400 <TIM_Base_SetConfig+0x40>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a3d      	ldr	r2, [pc, #244]	@ (80024f0 <TIM_Base_SetConfig+0x130>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d108      	bne.n	8002412 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	4313      	orrs	r3, r2
 8002410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a32      	ldr	r2, [pc, #200]	@ (80024e0 <TIM_Base_SetConfig+0x120>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d02b      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002420:	d027      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a2f      	ldr	r2, [pc, #188]	@ (80024e4 <TIM_Base_SetConfig+0x124>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d023      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a2e      	ldr	r2, [pc, #184]	@ (80024e8 <TIM_Base_SetConfig+0x128>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d01f      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a2d      	ldr	r2, [pc, #180]	@ (80024ec <TIM_Base_SetConfig+0x12c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d01b      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a2c      	ldr	r2, [pc, #176]	@ (80024f0 <TIM_Base_SetConfig+0x130>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d017      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a2b      	ldr	r2, [pc, #172]	@ (80024f4 <TIM_Base_SetConfig+0x134>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d013      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a2a      	ldr	r2, [pc, #168]	@ (80024f8 <TIM_Base_SetConfig+0x138>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d00f      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a29      	ldr	r2, [pc, #164]	@ (80024fc <TIM_Base_SetConfig+0x13c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d00b      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a28      	ldr	r2, [pc, #160]	@ (8002500 <TIM_Base_SetConfig+0x140>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d007      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a27      	ldr	r2, [pc, #156]	@ (8002504 <TIM_Base_SetConfig+0x144>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d003      	beq.n	8002472 <TIM_Base_SetConfig+0xb2>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a26      	ldr	r2, [pc, #152]	@ (8002508 <TIM_Base_SetConfig+0x148>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d108      	bne.n	8002484 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	4313      	orrs	r3, r2
 8002482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	4313      	orrs	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a0e      	ldr	r2, [pc, #56]	@ (80024e0 <TIM_Base_SetConfig+0x120>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d003      	beq.n	80024b2 <TIM_Base_SetConfig+0xf2>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a10      	ldr	r2, [pc, #64]	@ (80024f0 <TIM_Base_SetConfig+0x130>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d103      	bne.n	80024ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	691a      	ldr	r2, [r3, #16]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f043 0204 	orr.w	r2, r3, #4
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	601a      	str	r2, [r3, #0]
}
 80024d2:	bf00      	nop
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40010000 	.word	0x40010000
 80024e4:	40000400 	.word	0x40000400
 80024e8:	40000800 	.word	0x40000800
 80024ec:	40000c00 	.word	0x40000c00
 80024f0:	40010400 	.word	0x40010400
 80024f4:	40014000 	.word	0x40014000
 80024f8:	40014400 	.word	0x40014400
 80024fc:	40014800 	.word	0x40014800
 8002500:	40001800 	.word	0x40001800
 8002504:	40001c00 	.word	0x40001c00
 8002508:	40002000 	.word	0x40002000

0800250c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	f023 0201 	bic.w	r2, r3, #1
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	011b      	lsls	r3, r3, #4
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f023 030a 	bic.w	r3, r3, #10
 8002548:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	4313      	orrs	r3, r2
 8002550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	621a      	str	r2, [r3, #32]
}
 800255e:	bf00      	nop
 8002560:	371c      	adds	r7, #28
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800256a:	b480      	push	{r7}
 800256c:	b087      	sub	sp, #28
 800256e:	af00      	add	r7, sp, #0
 8002570:	60f8      	str	r0, [r7, #12]
 8002572:	60b9      	str	r1, [r7, #8]
 8002574:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	f023 0210 	bic.w	r2, r3, #16
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002594:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	031b      	lsls	r3, r3, #12
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	4313      	orrs	r3, r2
 800259e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80025a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	697a      	ldr	r2, [r7, #20]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	621a      	str	r2, [r3, #32]
}
 80025be:	bf00      	nop
 80025c0:	371c      	adds	r7, #28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b085      	sub	sp, #20
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f043 0307 	orr.w	r3, r3, #7
 80025ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	609a      	str	r2, [r3, #8]
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800261a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	021a      	lsls	r2, r3, #8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	431a      	orrs	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4313      	orrs	r3, r2
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	4313      	orrs	r3, r2
 800262c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	609a      	str	r2, [r3, #8]
}
 8002634:	bf00      	nop
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002654:	2302      	movs	r3, #2
 8002656:	e05a      	b.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2202      	movs	r2, #2
 8002664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800267e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a21      	ldr	r2, [pc, #132]	@ (800271c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d022      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026a4:	d01d      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002720 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d018      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002724 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d013      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1a      	ldr	r2, [pc, #104]	@ (8002728 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d00e      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a18      	ldr	r2, [pc, #96]	@ (800272c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d009      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a17      	ldr	r2, [pc, #92]	@ (8002730 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d004      	beq.n	80026e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a15      	ldr	r2, [pc, #84]	@ (8002734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d10c      	bne.n	80026fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	68ba      	ldr	r2, [r7, #8]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	40010000 	.word	0x40010000
 8002720:	40000400 	.word	0x40000400
 8002724:	40000800 	.word	0x40000800
 8002728:	40000c00 	.word	0x40000c00
 800272c:	40010400 	.word	0x40010400
 8002730:	40014000 	.word	0x40014000
 8002734:	40001800 	.word	0x40001800

08002738 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e042      	b.n	80027f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d106      	bne.n	800278c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7fe f906 	bl	8000998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2224      	movs	r2, #36	@ 0x24
 8002790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 f82b 	bl	8002800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	695a      	ldr	r2, [r3, #20]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68da      	ldr	r2, [r3, #12]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2220      	movs	r2, #32
 80027e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002804:	b0c0      	sub	sp, #256	@ 0x100
 8002806:	af00      	add	r7, sp, #0
 8002808:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281c:	68d9      	ldr	r1, [r3, #12]
 800281e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	ea40 0301 	orr.w	r3, r0, r1
 8002828:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800282a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	431a      	orrs	r2, r3
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	431a      	orrs	r2, r3
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	4313      	orrs	r3, r2
 8002848:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800284c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002858:	f021 010c 	bic.w	r1, r1, #12
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002866:	430b      	orrs	r3, r1
 8002868:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800286a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800287a:	6999      	ldr	r1, [r3, #24]
 800287c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	ea40 0301 	orr.w	r3, r0, r1
 8002886:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4b8f      	ldr	r3, [pc, #572]	@ (8002acc <UART_SetConfig+0x2cc>)
 8002890:	429a      	cmp	r2, r3
 8002892:	d005      	beq.n	80028a0 <UART_SetConfig+0xa0>
 8002894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4b8d      	ldr	r3, [pc, #564]	@ (8002ad0 <UART_SetConfig+0x2d0>)
 800289c:	429a      	cmp	r2, r3
 800289e:	d104      	bne.n	80028aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028a0:	f7fe fdd0 	bl	8001444 <HAL_RCC_GetPCLK2Freq>
 80028a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028a8:	e003      	b.n	80028b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028aa:	f7fe fdb7 	bl	800141c <HAL_RCC_GetPCLK1Freq>
 80028ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028bc:	f040 810c 	bne.w	8002ad8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028c4:	2200      	movs	r2, #0
 80028c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028d2:	4622      	mov	r2, r4
 80028d4:	462b      	mov	r3, r5
 80028d6:	1891      	adds	r1, r2, r2
 80028d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80028da:	415b      	adcs	r3, r3
 80028dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028e2:	4621      	mov	r1, r4
 80028e4:	eb12 0801 	adds.w	r8, r2, r1
 80028e8:	4629      	mov	r1, r5
 80028ea:	eb43 0901 	adc.w	r9, r3, r1
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002902:	4690      	mov	r8, r2
 8002904:	4699      	mov	r9, r3
 8002906:	4623      	mov	r3, r4
 8002908:	eb18 0303 	adds.w	r3, r8, r3
 800290c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002910:	462b      	mov	r3, r5
 8002912:	eb49 0303 	adc.w	r3, r9, r3
 8002916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800291a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002926:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800292a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800292e:	460b      	mov	r3, r1
 8002930:	18db      	adds	r3, r3, r3
 8002932:	653b      	str	r3, [r7, #80]	@ 0x50
 8002934:	4613      	mov	r3, r2
 8002936:	eb42 0303 	adc.w	r3, r2, r3
 800293a:	657b      	str	r3, [r7, #84]	@ 0x54
 800293c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002940:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002944:	f7fd fcbc 	bl	80002c0 <__aeabi_uldivmod>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4b61      	ldr	r3, [pc, #388]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 800294e:	fba3 2302 	umull	r2, r3, r3, r2
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	011c      	lsls	r4, r3, #4
 8002956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800295a:	2200      	movs	r2, #0
 800295c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002960:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002964:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002968:	4642      	mov	r2, r8
 800296a:	464b      	mov	r3, r9
 800296c:	1891      	adds	r1, r2, r2
 800296e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002970:	415b      	adcs	r3, r3
 8002972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002978:	4641      	mov	r1, r8
 800297a:	eb12 0a01 	adds.w	sl, r2, r1
 800297e:	4649      	mov	r1, r9
 8002980:	eb43 0b01 	adc.w	fp, r3, r1
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	f04f 0300 	mov.w	r3, #0
 800298c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002990:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002994:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002998:	4692      	mov	sl, r2
 800299a:	469b      	mov	fp, r3
 800299c:	4643      	mov	r3, r8
 800299e:	eb1a 0303 	adds.w	r3, sl, r3
 80029a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029a6:	464b      	mov	r3, r9
 80029a8:	eb4b 0303 	adc.w	r3, fp, r3
 80029ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029c4:	460b      	mov	r3, r1
 80029c6:	18db      	adds	r3, r3, r3
 80029c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80029ca:	4613      	mov	r3, r2
 80029cc:	eb42 0303 	adc.w	r3, r2, r3
 80029d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80029d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029da:	f7fd fc71 	bl	80002c0 <__aeabi_uldivmod>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	4611      	mov	r1, r2
 80029e4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 80029e6:	fba3 2301 	umull	r2, r3, r3, r1
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2264      	movs	r2, #100	@ 0x64
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	1acb      	subs	r3, r1, r3
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80029fa:	4b36      	ldr	r3, [pc, #216]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 80029fc:	fba3 2302 	umull	r2, r3, r3, r2
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a08:	441c      	add	r4, r3
 8002a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	464b      	mov	r3, r9
 8002a20:	1891      	adds	r1, r2, r2
 8002a22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a24:	415b      	adcs	r3, r3
 8002a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a2c:	4641      	mov	r1, r8
 8002a2e:	1851      	adds	r1, r2, r1
 8002a30:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a32:	4649      	mov	r1, r9
 8002a34:	414b      	adcs	r3, r1
 8002a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a44:	4659      	mov	r1, fp
 8002a46:	00cb      	lsls	r3, r1, #3
 8002a48:	4651      	mov	r1, sl
 8002a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a4e:	4651      	mov	r1, sl
 8002a50:	00ca      	lsls	r2, r1, #3
 8002a52:	4610      	mov	r0, r2
 8002a54:	4619      	mov	r1, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	4642      	mov	r2, r8
 8002a5a:	189b      	adds	r3, r3, r2
 8002a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a60:	464b      	mov	r3, r9
 8002a62:	460a      	mov	r2, r1
 8002a64:	eb42 0303 	adc.w	r3, r2, r3
 8002a68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a80:	460b      	mov	r3, r1
 8002a82:	18db      	adds	r3, r3, r3
 8002a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a86:	4613      	mov	r3, r2
 8002a88:	eb42 0303 	adc.w	r3, r2, r3
 8002a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002a96:	f7fd fc13 	bl	80002c0 <__aeabi_uldivmod>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 8002aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8002aa4:	095b      	lsrs	r3, r3, #5
 8002aa6:	2164      	movs	r1, #100	@ 0x64
 8002aa8:	fb01 f303 	mul.w	r3, r1, r3
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	3332      	adds	r3, #50	@ 0x32
 8002ab2:	4a08      	ldr	r2, [pc, #32]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 8002ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab8:	095b      	lsrs	r3, r3, #5
 8002aba:	f003 0207 	and.w	r2, r3, #7
 8002abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4422      	add	r2, r4
 8002ac6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ac8:	e106      	b.n	8002cd8 <UART_SetConfig+0x4d8>
 8002aca:	bf00      	nop
 8002acc:	40011000 	.word	0x40011000
 8002ad0:	40011400 	.word	0x40011400
 8002ad4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002adc:	2200      	movs	r2, #0
 8002ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ae2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ae6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002aea:	4642      	mov	r2, r8
 8002aec:	464b      	mov	r3, r9
 8002aee:	1891      	adds	r1, r2, r2
 8002af0:	6239      	str	r1, [r7, #32]
 8002af2:	415b      	adcs	r3, r3
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002afa:	4641      	mov	r1, r8
 8002afc:	1854      	adds	r4, r2, r1
 8002afe:	4649      	mov	r1, r9
 8002b00:	eb43 0501 	adc.w	r5, r3, r1
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	00eb      	lsls	r3, r5, #3
 8002b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b12:	00e2      	lsls	r2, r4, #3
 8002b14:	4614      	mov	r4, r2
 8002b16:	461d      	mov	r5, r3
 8002b18:	4643      	mov	r3, r8
 8002b1a:	18e3      	adds	r3, r4, r3
 8002b1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b20:	464b      	mov	r3, r9
 8002b22:	eb45 0303 	adc.w	r3, r5, r3
 8002b26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b46:	4629      	mov	r1, r5
 8002b48:	008b      	lsls	r3, r1, #2
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b50:	4621      	mov	r1, r4
 8002b52:	008a      	lsls	r2, r1, #2
 8002b54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b58:	f7fd fbb2 	bl	80002c0 <__aeabi_uldivmod>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	4b60      	ldr	r3, [pc, #384]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002b62:	fba3 2302 	umull	r2, r3, r3, r2
 8002b66:	095b      	lsrs	r3, r3, #5
 8002b68:	011c      	lsls	r4, r3, #4
 8002b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	464b      	mov	r3, r9
 8002b80:	1891      	adds	r1, r2, r2
 8002b82:	61b9      	str	r1, [r7, #24]
 8002b84:	415b      	adcs	r3, r3
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b8c:	4641      	mov	r1, r8
 8002b8e:	1851      	adds	r1, r2, r1
 8002b90:	6139      	str	r1, [r7, #16]
 8002b92:	4649      	mov	r1, r9
 8002b94:	414b      	adcs	r3, r1
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ba4:	4659      	mov	r1, fp
 8002ba6:	00cb      	lsls	r3, r1, #3
 8002ba8:	4651      	mov	r1, sl
 8002baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bae:	4651      	mov	r1, sl
 8002bb0:	00ca      	lsls	r2, r1, #3
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4642      	mov	r2, r8
 8002bba:	189b      	adds	r3, r3, r2
 8002bbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bc0:	464b      	mov	r3, r9
 8002bc2:	460a      	mov	r2, r1
 8002bc4:	eb42 0303 	adc.w	r3, r2, r3
 8002bc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bd6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002be4:	4649      	mov	r1, r9
 8002be6:	008b      	lsls	r3, r1, #2
 8002be8:	4641      	mov	r1, r8
 8002bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bee:	4641      	mov	r1, r8
 8002bf0:	008a      	lsls	r2, r1, #2
 8002bf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002bf6:	f7fd fb63 	bl	80002c0 <__aeabi_uldivmod>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4611      	mov	r1, r2
 8002c00:	4b38      	ldr	r3, [pc, #224]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002c02:	fba3 2301 	umull	r2, r3, r3, r1
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	2264      	movs	r2, #100	@ 0x64
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	1acb      	subs	r3, r1, r3
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	3332      	adds	r3, #50	@ 0x32
 8002c14:	4a33      	ldr	r2, [pc, #204]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002c16:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c20:	441c      	add	r4, r3
 8002c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c26:	2200      	movs	r2, #0
 8002c28:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c30:	4642      	mov	r2, r8
 8002c32:	464b      	mov	r3, r9
 8002c34:	1891      	adds	r1, r2, r2
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	415b      	adcs	r3, r3
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c40:	4641      	mov	r1, r8
 8002c42:	1851      	adds	r1, r2, r1
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	4649      	mov	r1, r9
 8002c48:	414b      	adcs	r3, r1
 8002c4a:	607b      	str	r3, [r7, #4]
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	f04f 0300 	mov.w	r3, #0
 8002c54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c58:	4659      	mov	r1, fp
 8002c5a:	00cb      	lsls	r3, r1, #3
 8002c5c:	4651      	mov	r1, sl
 8002c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c62:	4651      	mov	r1, sl
 8002c64:	00ca      	lsls	r2, r1, #3
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4642      	mov	r2, r8
 8002c6e:	189b      	adds	r3, r3, r2
 8002c70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c72:	464b      	mov	r3, r9
 8002c74:	460a      	mov	r2, r1
 8002c76:	eb42 0303 	adc.w	r3, r2, r3
 8002c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c86:	667a      	str	r2, [r7, #100]	@ 0x64
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002c94:	4649      	mov	r1, r9
 8002c96:	008b      	lsls	r3, r1, #2
 8002c98:	4641      	mov	r1, r8
 8002c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c9e:	4641      	mov	r1, r8
 8002ca0:	008a      	lsls	r2, r1, #2
 8002ca2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ca6:	f7fd fb0b 	bl	80002c0 <__aeabi_uldivmod>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8002cb4:	095b      	lsrs	r3, r3, #5
 8002cb6:	2164      	movs	r1, #100	@ 0x64
 8002cb8:	fb01 f303 	mul.w	r3, r1, r3
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	011b      	lsls	r3, r3, #4
 8002cc0:	3332      	adds	r3, #50	@ 0x32
 8002cc2:	4a08      	ldr	r2, [pc, #32]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc8:	095b      	lsrs	r3, r3, #5
 8002cca:	f003 020f 	and.w	r2, r3, #15
 8002cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4422      	add	r2, r4
 8002cd6:	609a      	str	r2, [r3, #8]
}
 8002cd8:	bf00      	nop
 8002cda:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce4:	51eb851f 	.word	0x51eb851f

08002ce8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002cec:	f000 fa16 	bl	800311c <vTaskStartScheduler>
  
  return osOK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f103 0208 	add.w	r2, r3, #8
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d0e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f103 0208 	add.w	r2, r3, #8
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f103 0208 	add.w	r2, r3, #8
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d2a:	bf00      	nop
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	689a      	ldr	r2, [r3, #8]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	683a      	ldr	r2, [r7, #0]
 8002d74:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	601a      	str	r2, [r3, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	6892      	ldr	r2, [r2, #8]
 8002dae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6852      	ldr	r2, [r2, #4]
 8002db8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d103      	bne.n	8002dcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	1e5a      	subs	r2, r3, #1
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08e      	sub	sp, #56	@ 0x38
 8002df0:	af04      	add	r7, sp, #16
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10b      	bne.n	8002e18 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e04:	f383 8811 	msr	BASEPRI, r3
 8002e08:	f3bf 8f6f 	isb	sy
 8002e0c:	f3bf 8f4f 	dsb	sy
 8002e10:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002e12:	bf00      	nop
 8002e14:	bf00      	nop
 8002e16:	e7fd      	b.n	8002e14 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10b      	bne.n	8002e36 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e22:	f383 8811 	msr	BASEPRI, r3
 8002e26:	f3bf 8f6f 	isb	sy
 8002e2a:	f3bf 8f4f 	dsb	sy
 8002e2e:	61fb      	str	r3, [r7, #28]
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	e7fd      	b.n	8002e32 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e36:	2354      	movs	r3, #84	@ 0x54
 8002e38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b54      	cmp	r3, #84	@ 0x54
 8002e3e:	d00b      	beq.n	8002e58 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e44:	f383 8811 	msr	BASEPRI, r3
 8002e48:	f3bf 8f6f 	isb	sy
 8002e4c:	f3bf 8f4f 	dsb	sy
 8002e50:	61bb      	str	r3, [r7, #24]
}
 8002e52:	bf00      	nop
 8002e54:	bf00      	nop
 8002e56:	e7fd      	b.n	8002e54 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002e58:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d01e      	beq.n	8002e9e <xTaskCreateStatic+0xb2>
 8002e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d01b      	beq.n	8002e9e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e68:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e72:	2202      	movs	r2, #2
 8002e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002e78:	2300      	movs	r3, #0
 8002e7a:	9303      	str	r3, [sp, #12]
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	9301      	str	r3, [sp, #4]
 8002e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f850 	bl	8002f36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e98:	f000 f8d6 	bl	8003048 <prvAddNewTaskToReadyList>
 8002e9c:	e001      	b.n	8002ea2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ea2:	697b      	ldr	r3, [r7, #20]
	}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3728      	adds	r7, #40	@ 0x28
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08c      	sub	sp, #48	@ 0x30
 8002eb0:	af04      	add	r7, sp, #16
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002ebc:	88fb      	ldrh	r3, [r7, #6]
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 fe49 	bl	8003b58 <pvPortMalloc>
 8002ec6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00e      	beq.n	8002eec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ece:	2054      	movs	r0, #84	@ 0x54
 8002ed0:	f000 fe42 	bl	8003b58 <pvPortMalloc>
 8002ed4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d003      	beq.n	8002ee4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ee2:	e005      	b.n	8002ef0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002ee4:	6978      	ldr	r0, [r7, #20]
 8002ee6:	f000 ff05 	bl	8003cf4 <vPortFree>
 8002eea:	e001      	b.n	8002ef0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d017      	beq.n	8002f26 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002efe:	88fa      	ldrh	r2, [r7, #6]
 8002f00:	2300      	movs	r3, #0
 8002f02:	9303      	str	r3, [sp, #12]
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	9302      	str	r3, [sp, #8]
 8002f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f0a:	9301      	str	r3, [sp, #4]
 8002f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 f80e 	bl	8002f36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f1a:	69f8      	ldr	r0, [r7, #28]
 8002f1c:	f000 f894 	bl	8003048 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f20:	2301      	movs	r3, #1
 8002f22:	61bb      	str	r3, [r7, #24]
 8002f24:	e002      	b.n	8002f2c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f2a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f2c:	69bb      	ldr	r3, [r7, #24]
	}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b088      	sub	sp, #32
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	f023 0307 	bic.w	r3, r3, #7
 8002f5c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00b      	beq.n	8002f80 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f6c:	f383 8811 	msr	BASEPRI, r3
 8002f70:	f3bf 8f6f 	isb	sy
 8002f74:	f3bf 8f4f 	dsb	sy
 8002f78:	617b      	str	r3, [r7, #20]
}
 8002f7a:	bf00      	nop
 8002f7c:	bf00      	nop
 8002f7e:	e7fd      	b.n	8002f7c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d01f      	beq.n	8002fc6 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
 8002f8a:	e012      	b.n	8002fb2 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	4413      	add	r3, r2
 8002f92:	7819      	ldrb	r1, [r3, #0]
 8002f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	4413      	add	r3, r2
 8002f9a:	3334      	adds	r3, #52	@ 0x34
 8002f9c:	460a      	mov	r2, r1
 8002f9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d006      	beq.n	8002fba <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	2b0f      	cmp	r3, #15
 8002fb6:	d9e9      	bls.n	8002f8c <prvInitialiseNewTask+0x56>
 8002fb8:	e000      	b.n	8002fbc <prvInitialiseNewTask+0x86>
			{
				break;
 8002fba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fc4:	e003      	b.n	8002fce <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd0:	2b06      	cmp	r3, #6
 8002fd2:	d901      	bls.n	8002fd8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002fd4:	2306      	movs	r3, #6
 8002fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fe2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fec:	3304      	adds	r3, #4
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fea1 	bl	8002d36 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff6:	3318      	adds	r3, #24
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff fe9c 	bl	8002d36 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003002:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003006:	f1c3 0207 	rsb	r2, r3, #7
 800300a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800300c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800300e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003012:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003016:	2200      	movs	r2, #0
 8003018:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800301a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	68f9      	ldr	r1, [r7, #12]
 8003026:	69b8      	ldr	r0, [r7, #24]
 8003028:	f000 fb82 	bl	8003730 <pxPortInitialiseStack>
 800302c:	4602      	mov	r2, r0
 800302e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003030:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d002      	beq.n	800303e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800303c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800303e:	bf00      	nop
 8003040:	3720      	adds	r7, #32
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
	...

08003048 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003050:	f000 fca2 	bl	8003998 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003054:	4b2a      	ldr	r3, [pc, #168]	@ (8003100 <prvAddNewTaskToReadyList+0xb8>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	3301      	adds	r3, #1
 800305a:	4a29      	ldr	r2, [pc, #164]	@ (8003100 <prvAddNewTaskToReadyList+0xb8>)
 800305c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800305e:	4b29      	ldr	r3, [pc, #164]	@ (8003104 <prvAddNewTaskToReadyList+0xbc>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d109      	bne.n	800307a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003066:	4a27      	ldr	r2, [pc, #156]	@ (8003104 <prvAddNewTaskToReadyList+0xbc>)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800306c:	4b24      	ldr	r3, [pc, #144]	@ (8003100 <prvAddNewTaskToReadyList+0xb8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d110      	bne.n	8003096 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003074:	f000 fa9e 	bl	80035b4 <prvInitialiseTaskLists>
 8003078:	e00d      	b.n	8003096 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800307a:	4b23      	ldr	r3, [pc, #140]	@ (8003108 <prvAddNewTaskToReadyList+0xc0>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d109      	bne.n	8003096 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003082:	4b20      	ldr	r3, [pc, #128]	@ (8003104 <prvAddNewTaskToReadyList+0xbc>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308c:	429a      	cmp	r2, r3
 800308e:	d802      	bhi.n	8003096 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003090:	4a1c      	ldr	r2, [pc, #112]	@ (8003104 <prvAddNewTaskToReadyList+0xbc>)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003096:	4b1d      	ldr	r3, [pc, #116]	@ (800310c <prvAddNewTaskToReadyList+0xc4>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	3301      	adds	r3, #1
 800309c:	4a1b      	ldr	r2, [pc, #108]	@ (800310c <prvAddNewTaskToReadyList+0xc4>)
 800309e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a4:	2201      	movs	r2, #1
 80030a6:	409a      	lsls	r2, r3
 80030a8:	4b19      	ldr	r3, [pc, #100]	@ (8003110 <prvAddNewTaskToReadyList+0xc8>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	4a18      	ldr	r2, [pc, #96]	@ (8003110 <prvAddNewTaskToReadyList+0xc8>)
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4a15      	ldr	r2, [pc, #84]	@ (8003114 <prvAddNewTaskToReadyList+0xcc>)
 80030c0:	441a      	add	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	3304      	adds	r3, #4
 80030c6:	4619      	mov	r1, r3
 80030c8:	4610      	mov	r0, r2
 80030ca:	f7ff fe41 	bl	8002d50 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80030ce:	f000 fc95 	bl	80039fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80030d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <prvAddNewTaskToReadyList+0xc0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00e      	beq.n	80030f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80030da:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <prvAddNewTaskToReadyList+0xbc>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d207      	bcs.n	80030f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80030e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <prvAddNewTaskToReadyList+0xd0>)
 80030ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	f3bf 8f4f 	dsb	sy
 80030f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030f8:	bf00      	nop
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	200004d8 	.word	0x200004d8
 8003104:	200003d8 	.word	0x200003d8
 8003108:	200004e4 	.word	0x200004e4
 800310c:	200004f4 	.word	0x200004f4
 8003110:	200004e0 	.word	0x200004e0
 8003114:	200003dc 	.word	0x200003dc
 8003118:	e000ed04 	.word	0xe000ed04

0800311c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003126:	2300      	movs	r3, #0
 8003128:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800312a:	463a      	mov	r2, r7
 800312c:	1d39      	adds	r1, r7, #4
 800312e:	f107 0308 	add.w	r3, r7, #8
 8003132:	4618      	mov	r0, r3
 8003134:	f7fd fa5a 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003138:	6839      	ldr	r1, [r7, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68ba      	ldr	r2, [r7, #8]
 800313e:	9202      	str	r2, [sp, #8]
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	2300      	movs	r3, #0
 8003148:	460a      	mov	r2, r1
 800314a:	491f      	ldr	r1, [pc, #124]	@ (80031c8 <vTaskStartScheduler+0xac>)
 800314c:	481f      	ldr	r0, [pc, #124]	@ (80031cc <vTaskStartScheduler+0xb0>)
 800314e:	f7ff fe4d 	bl	8002dec <xTaskCreateStatic>
 8003152:	4603      	mov	r3, r0
 8003154:	4a1e      	ldr	r2, [pc, #120]	@ (80031d0 <vTaskStartScheduler+0xb4>)
 8003156:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003158:	4b1d      	ldr	r3, [pc, #116]	@ (80031d0 <vTaskStartScheduler+0xb4>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d002      	beq.n	8003166 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003160:	2301      	movs	r3, #1
 8003162:	617b      	str	r3, [r7, #20]
 8003164:	e001      	b.n	800316a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d116      	bne.n	800319e <vTaskStartScheduler+0x82>
	__asm volatile
 8003170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003174:	f383 8811 	msr	BASEPRI, r3
 8003178:	f3bf 8f6f 	isb	sy
 800317c:	f3bf 8f4f 	dsb	sy
 8003180:	613b      	str	r3, [r7, #16]
}
 8003182:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003184:	4b13      	ldr	r3, [pc, #76]	@ (80031d4 <vTaskStartScheduler+0xb8>)
 8003186:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800318a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800318c:	4b12      	ldr	r3, [pc, #72]	@ (80031d8 <vTaskStartScheduler+0xbc>)
 800318e:	2201      	movs	r2, #1
 8003190:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003192:	4b12      	ldr	r3, [pc, #72]	@ (80031dc <vTaskStartScheduler+0xc0>)
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003198:	f000 fb5a 	bl	8003850 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800319c:	e00f      	b.n	80031be <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031a4:	d10b      	bne.n	80031be <vTaskStartScheduler+0xa2>
	__asm volatile
 80031a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	60fb      	str	r3, [r7, #12]
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	e7fd      	b.n	80031ba <vTaskStartScheduler+0x9e>
}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	080059f4 	.word	0x080059f4
 80031cc:	08003585 	.word	0x08003585
 80031d0:	200004fc 	.word	0x200004fc
 80031d4:	200004f8 	.word	0x200004f8
 80031d8:	200004e4 	.word	0x200004e4
 80031dc:	200004dc 	.word	0x200004dc

080031e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80031e4:	4b04      	ldr	r3, [pc, #16]	@ (80031f8 <vTaskSuspendAll+0x18>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	3301      	adds	r3, #1
 80031ea:	4a03      	ldr	r2, [pc, #12]	@ (80031f8 <vTaskSuspendAll+0x18>)
 80031ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80031ee:	bf00      	nop
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	20000500 	.word	0x20000500

080031fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003206:	2300      	movs	r3, #0
 8003208:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800320a:	4b42      	ldr	r3, [pc, #264]	@ (8003314 <xTaskResumeAll+0x118>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10b      	bne.n	800322a <xTaskResumeAll+0x2e>
	__asm volatile
 8003212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003216:	f383 8811 	msr	BASEPRI, r3
 800321a:	f3bf 8f6f 	isb	sy
 800321e:	f3bf 8f4f 	dsb	sy
 8003222:	603b      	str	r3, [r7, #0]
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	e7fd      	b.n	8003226 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800322a:	f000 fbb5 	bl	8003998 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800322e:	4b39      	ldr	r3, [pc, #228]	@ (8003314 <xTaskResumeAll+0x118>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	3b01      	subs	r3, #1
 8003234:	4a37      	ldr	r2, [pc, #220]	@ (8003314 <xTaskResumeAll+0x118>)
 8003236:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003238:	4b36      	ldr	r3, [pc, #216]	@ (8003314 <xTaskResumeAll+0x118>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d161      	bne.n	8003304 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003240:	4b35      	ldr	r3, [pc, #212]	@ (8003318 <xTaskResumeAll+0x11c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d05d      	beq.n	8003304 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003248:	e02e      	b.n	80032a8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800324a:	4b34      	ldr	r3, [pc, #208]	@ (800331c <xTaskResumeAll+0x120>)
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	3318      	adds	r3, #24
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fd9e 	bl	8002d98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	3304      	adds	r3, #4
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff fd99 	bl	8002d98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326a:	2201      	movs	r2, #1
 800326c:	409a      	lsls	r2, r3
 800326e:	4b2c      	ldr	r3, [pc, #176]	@ (8003320 <xTaskResumeAll+0x124>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4313      	orrs	r3, r2
 8003274:	4a2a      	ldr	r2, [pc, #168]	@ (8003320 <xTaskResumeAll+0x124>)
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4a27      	ldr	r2, [pc, #156]	@ (8003324 <xTaskResumeAll+0x128>)
 8003286:	441a      	add	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	3304      	adds	r3, #4
 800328c:	4619      	mov	r1, r3
 800328e:	4610      	mov	r0, r2
 8003290:	f7ff fd5e 	bl	8002d50 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003298:	4b23      	ldr	r3, [pc, #140]	@ (8003328 <xTaskResumeAll+0x12c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80032a2:	4b22      	ldr	r3, [pc, #136]	@ (800332c <xTaskResumeAll+0x130>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032a8:	4b1c      	ldr	r3, [pc, #112]	@ (800331c <xTaskResumeAll+0x120>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1cc      	bne.n	800324a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80032b6:	f000 fa1b 	bl	80036f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80032ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003330 <xTaskResumeAll+0x134>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d010      	beq.n	80032e8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80032c6:	f000 f847 	bl	8003358 <xTaskIncrementTick>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80032d0:	4b16      	ldr	r3, [pc, #88]	@ (800332c <xTaskResumeAll+0x130>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	3b01      	subs	r3, #1
 80032da:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f1      	bne.n	80032c6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80032e2:	4b13      	ldr	r3, [pc, #76]	@ (8003330 <xTaskResumeAll+0x134>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80032e8:	4b10      	ldr	r3, [pc, #64]	@ (800332c <xTaskResumeAll+0x130>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d009      	beq.n	8003304 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80032f0:	2301      	movs	r3, #1
 80032f2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80032f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003334 <xTaskResumeAll+0x138>)
 80032f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	f3bf 8f4f 	dsb	sy
 8003300:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003304:	f000 fb7a 	bl	80039fc <vPortExitCritical>

	return xAlreadyYielded;
 8003308:	68bb      	ldr	r3, [r7, #8]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	20000500 	.word	0x20000500
 8003318:	200004d8 	.word	0x200004d8
 800331c:	20000498 	.word	0x20000498
 8003320:	200004e0 	.word	0x200004e0
 8003324:	200003dc 	.word	0x200003dc
 8003328:	200003d8 	.word	0x200003d8
 800332c:	200004ec 	.word	0x200004ec
 8003330:	200004e8 	.word	0x200004e8
 8003334:	e000ed04 	.word	0xe000ed04

08003338 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800333e:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <xTaskGetTickCount+0x1c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003344:	687b      	ldr	r3, [r7, #4]
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	200004dc 	.word	0x200004dc

08003358 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003362:	4b4f      	ldr	r3, [pc, #316]	@ (80034a0 <xTaskIncrementTick+0x148>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	f040 808f 	bne.w	800348a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800336c:	4b4d      	ldr	r3, [pc, #308]	@ (80034a4 <xTaskIncrementTick+0x14c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	3301      	adds	r3, #1
 8003372:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003374:	4a4b      	ldr	r2, [pc, #300]	@ (80034a4 <xTaskIncrementTick+0x14c>)
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d121      	bne.n	80033c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003380:	4b49      	ldr	r3, [pc, #292]	@ (80034a8 <xTaskIncrementTick+0x150>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00b      	beq.n	80033a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800338a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800338e:	f383 8811 	msr	BASEPRI, r3
 8003392:	f3bf 8f6f 	isb	sy
 8003396:	f3bf 8f4f 	dsb	sy
 800339a:	603b      	str	r3, [r7, #0]
}
 800339c:	bf00      	nop
 800339e:	bf00      	nop
 80033a0:	e7fd      	b.n	800339e <xTaskIncrementTick+0x46>
 80033a2:	4b41      	ldr	r3, [pc, #260]	@ (80034a8 <xTaskIncrementTick+0x150>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	4b40      	ldr	r3, [pc, #256]	@ (80034ac <xTaskIncrementTick+0x154>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a3e      	ldr	r2, [pc, #248]	@ (80034a8 <xTaskIncrementTick+0x150>)
 80033ae:	6013      	str	r3, [r2, #0]
 80033b0:	4a3e      	ldr	r2, [pc, #248]	@ (80034ac <xTaskIncrementTick+0x154>)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6013      	str	r3, [r2, #0]
 80033b6:	4b3e      	ldr	r3, [pc, #248]	@ (80034b0 <xTaskIncrementTick+0x158>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3301      	adds	r3, #1
 80033bc:	4a3c      	ldr	r2, [pc, #240]	@ (80034b0 <xTaskIncrementTick+0x158>)
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	f000 f996 	bl	80036f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80033c4:	4b3b      	ldr	r3, [pc, #236]	@ (80034b4 <xTaskIncrementTick+0x15c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d348      	bcc.n	8003460 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033ce:	4b36      	ldr	r3, [pc, #216]	@ (80034a8 <xTaskIncrementTick+0x150>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d104      	bne.n	80033e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033d8:	4b36      	ldr	r3, [pc, #216]	@ (80034b4 <xTaskIncrementTick+0x15c>)
 80033da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033de:	601a      	str	r2, [r3, #0]
					break;
 80033e0:	e03e      	b.n	8003460 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033e2:	4b31      	ldr	r3, [pc, #196]	@ (80034a8 <xTaskIncrementTick+0x150>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d203      	bcs.n	8003402 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80033fa:	4a2e      	ldr	r2, [pc, #184]	@ (80034b4 <xTaskIncrementTick+0x15c>)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003400:	e02e      	b.n	8003460 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	3304      	adds	r3, #4
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff fcc6 	bl	8002d98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003410:	2b00      	cmp	r3, #0
 8003412:	d004      	beq.n	800341e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	3318      	adds	r3, #24
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fcbd 	bl	8002d98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003422:	2201      	movs	r2, #1
 8003424:	409a      	lsls	r2, r3
 8003426:	4b24      	ldr	r3, [pc, #144]	@ (80034b8 <xTaskIncrementTick+0x160>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4313      	orrs	r3, r2
 800342c:	4a22      	ldr	r2, [pc, #136]	@ (80034b8 <xTaskIncrementTick+0x160>)
 800342e:	6013      	str	r3, [r2, #0]
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4a1f      	ldr	r2, [pc, #124]	@ (80034bc <xTaskIncrementTick+0x164>)
 800343e:	441a      	add	r2, r3
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	3304      	adds	r3, #4
 8003444:	4619      	mov	r1, r3
 8003446:	4610      	mov	r0, r2
 8003448:	f7ff fc82 	bl	8002d50 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003450:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <xTaskIncrementTick+0x168>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003456:	429a      	cmp	r2, r3
 8003458:	d3b9      	bcc.n	80033ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800345a:	2301      	movs	r3, #1
 800345c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800345e:	e7b6      	b.n	80033ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003460:	4b17      	ldr	r3, [pc, #92]	@ (80034c0 <xTaskIncrementTick+0x168>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003466:	4915      	ldr	r1, [pc, #84]	@ (80034bc <xTaskIncrementTick+0x164>)
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d901      	bls.n	800347c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003478:	2301      	movs	r3, #1
 800347a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800347c:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <xTaskIncrementTick+0x16c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d007      	beq.n	8003494 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003484:	2301      	movs	r3, #1
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	e004      	b.n	8003494 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800348a:	4b0f      	ldr	r3, [pc, #60]	@ (80034c8 <xTaskIncrementTick+0x170>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	3301      	adds	r3, #1
 8003490:	4a0d      	ldr	r2, [pc, #52]	@ (80034c8 <xTaskIncrementTick+0x170>)
 8003492:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003494:	697b      	ldr	r3, [r7, #20]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	20000500 	.word	0x20000500
 80034a4:	200004dc 	.word	0x200004dc
 80034a8:	20000490 	.word	0x20000490
 80034ac:	20000494 	.word	0x20000494
 80034b0:	200004f0 	.word	0x200004f0
 80034b4:	200004f8 	.word	0x200004f8
 80034b8:	200004e0 	.word	0x200004e0
 80034bc:	200003dc 	.word	0x200003dc
 80034c0:	200003d8 	.word	0x200003d8
 80034c4:	200004ec 	.word	0x200004ec
 80034c8:	200004e8 	.word	0x200004e8

080034cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80034cc:	b480      	push	{r7}
 80034ce:	b087      	sub	sp, #28
 80034d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80034d2:	4b27      	ldr	r3, [pc, #156]	@ (8003570 <vTaskSwitchContext+0xa4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80034da:	4b26      	ldr	r3, [pc, #152]	@ (8003574 <vTaskSwitchContext+0xa8>)
 80034dc:	2201      	movs	r2, #1
 80034de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80034e0:	e040      	b.n	8003564 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80034e2:	4b24      	ldr	r3, [pc, #144]	@ (8003574 <vTaskSwitchContext+0xa8>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034e8:	4b23      	ldr	r3, [pc, #140]	@ (8003578 <vTaskSwitchContext+0xac>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	fab3 f383 	clz	r3, r3
 80034f4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80034f6:	7afb      	ldrb	r3, [r7, #11]
 80034f8:	f1c3 031f 	rsb	r3, r3, #31
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	491f      	ldr	r1, [pc, #124]	@ (800357c <vTaskSwitchContext+0xb0>)
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	4613      	mov	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10b      	bne.n	800352a <vTaskSwitchContext+0x5e>
	__asm volatile
 8003512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003516:	f383 8811 	msr	BASEPRI, r3
 800351a:	f3bf 8f6f 	isb	sy
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	607b      	str	r3, [r7, #4]
}
 8003524:	bf00      	nop
 8003526:	bf00      	nop
 8003528:	e7fd      	b.n	8003526 <vTaskSwitchContext+0x5a>
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4a11      	ldr	r2, [pc, #68]	@ (800357c <vTaskSwitchContext+0xb0>)
 8003536:	4413      	add	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	605a      	str	r2, [r3, #4]
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	3308      	adds	r3, #8
 800354c:	429a      	cmp	r2, r3
 800354e:	d104      	bne.n	800355a <vTaskSwitchContext+0x8e>
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	605a      	str	r2, [r3, #4]
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	4a07      	ldr	r2, [pc, #28]	@ (8003580 <vTaskSwitchContext+0xb4>)
 8003562:	6013      	str	r3, [r2, #0]
}
 8003564:	bf00      	nop
 8003566:	371c      	adds	r7, #28
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	20000500 	.word	0x20000500
 8003574:	200004ec 	.word	0x200004ec
 8003578:	200004e0 	.word	0x200004e0
 800357c:	200003dc 	.word	0x200003dc
 8003580:	200003d8 	.word	0x200003d8

08003584 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800358c:	f000 f852 	bl	8003634 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003590:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <prvIdleTask+0x28>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d9f9      	bls.n	800358c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003598:	4b05      	ldr	r3, [pc, #20]	@ (80035b0 <prvIdleTask+0x2c>)
 800359a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	f3bf 8f4f 	dsb	sy
 80035a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80035a8:	e7f0      	b.n	800358c <prvIdleTask+0x8>
 80035aa:	bf00      	nop
 80035ac:	200003dc 	.word	0x200003dc
 80035b0:	e000ed04 	.word	0xe000ed04

080035b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035ba:	2300      	movs	r3, #0
 80035bc:	607b      	str	r3, [r7, #4]
 80035be:	e00c      	b.n	80035da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4a12      	ldr	r2, [pc, #72]	@ (8003614 <prvInitialiseTaskLists+0x60>)
 80035cc:	4413      	add	r3, r2
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff fb91 	bl	8002cf6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3301      	adds	r3, #1
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b06      	cmp	r3, #6
 80035de:	d9ef      	bls.n	80035c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80035e0:	480d      	ldr	r0, [pc, #52]	@ (8003618 <prvInitialiseTaskLists+0x64>)
 80035e2:	f7ff fb88 	bl	8002cf6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80035e6:	480d      	ldr	r0, [pc, #52]	@ (800361c <prvInitialiseTaskLists+0x68>)
 80035e8:	f7ff fb85 	bl	8002cf6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80035ec:	480c      	ldr	r0, [pc, #48]	@ (8003620 <prvInitialiseTaskLists+0x6c>)
 80035ee:	f7ff fb82 	bl	8002cf6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80035f2:	480c      	ldr	r0, [pc, #48]	@ (8003624 <prvInitialiseTaskLists+0x70>)
 80035f4:	f7ff fb7f 	bl	8002cf6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80035f8:	480b      	ldr	r0, [pc, #44]	@ (8003628 <prvInitialiseTaskLists+0x74>)
 80035fa:	f7ff fb7c 	bl	8002cf6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80035fe:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <prvInitialiseTaskLists+0x78>)
 8003600:	4a05      	ldr	r2, [pc, #20]	@ (8003618 <prvInitialiseTaskLists+0x64>)
 8003602:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003604:	4b0a      	ldr	r3, [pc, #40]	@ (8003630 <prvInitialiseTaskLists+0x7c>)
 8003606:	4a05      	ldr	r2, [pc, #20]	@ (800361c <prvInitialiseTaskLists+0x68>)
 8003608:	601a      	str	r2, [r3, #0]
}
 800360a:	bf00      	nop
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	200003dc 	.word	0x200003dc
 8003618:	20000468 	.word	0x20000468
 800361c:	2000047c 	.word	0x2000047c
 8003620:	20000498 	.word	0x20000498
 8003624:	200004ac 	.word	0x200004ac
 8003628:	200004c4 	.word	0x200004c4
 800362c:	20000490 	.word	0x20000490
 8003630:	20000494 	.word	0x20000494

08003634 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800363a:	e019      	b.n	8003670 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800363c:	f000 f9ac 	bl	8003998 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003640:	4b10      	ldr	r3, [pc, #64]	@ (8003684 <prvCheckTasksWaitingTermination+0x50>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3304      	adds	r3, #4
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fba3 	bl	8002d98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003652:	4b0d      	ldr	r3, [pc, #52]	@ (8003688 <prvCheckTasksWaitingTermination+0x54>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	3b01      	subs	r3, #1
 8003658:	4a0b      	ldr	r2, [pc, #44]	@ (8003688 <prvCheckTasksWaitingTermination+0x54>)
 800365a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800365c:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <prvCheckTasksWaitingTermination+0x58>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	3b01      	subs	r3, #1
 8003662:	4a0a      	ldr	r2, [pc, #40]	@ (800368c <prvCheckTasksWaitingTermination+0x58>)
 8003664:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003666:	f000 f9c9 	bl	80039fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f810 	bl	8003690 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003670:	4b06      	ldr	r3, [pc, #24]	@ (800368c <prvCheckTasksWaitingTermination+0x58>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1e1      	bne.n	800363c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003678:	bf00      	nop
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	200004ac 	.word	0x200004ac
 8003688:	200004d8 	.word	0x200004d8
 800368c:	200004c0 	.word	0x200004c0

08003690 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d108      	bne.n	80036b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 fb24 	bl	8003cf4 <vPortFree>
				vPortFree( pxTCB );
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 fb21 	bl	8003cf4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80036b2:	e019      	b.n	80036e8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d103      	bne.n	80036c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fb18 	bl	8003cf4 <vPortFree>
	}
 80036c4:	e010      	b.n	80036e8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d00b      	beq.n	80036e8 <prvDeleteTCB+0x58>
	__asm volatile
 80036d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036d4:	f383 8811 	msr	BASEPRI, r3
 80036d8:	f3bf 8f6f 	isb	sy
 80036dc:	f3bf 8f4f 	dsb	sy
 80036e0:	60fb      	str	r3, [r7, #12]
}
 80036e2:	bf00      	nop
 80036e4:	bf00      	nop
 80036e6:	e7fd      	b.n	80036e4 <prvDeleteTCB+0x54>
	}
 80036e8:	bf00      	nop
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003728 <prvResetNextTaskUnblockTime+0x38>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003700:	4b0a      	ldr	r3, [pc, #40]	@ (800372c <prvResetNextTaskUnblockTime+0x3c>)
 8003702:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003706:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003708:	e008      	b.n	800371c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800370a:	4b07      	ldr	r3, [pc, #28]	@ (8003728 <prvResetNextTaskUnblockTime+0x38>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	4a04      	ldr	r2, [pc, #16]	@ (800372c <prvResetNextTaskUnblockTime+0x3c>)
 800371a:	6013      	str	r3, [r2, #0]
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	20000490 	.word	0x20000490
 800372c:	200004f8 	.word	0x200004f8

08003730 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	3b04      	subs	r3, #4
 8003740:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003748:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	3b04      	subs	r3, #4
 800374e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f023 0201 	bic.w	r2, r3, #1
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	3b04      	subs	r3, #4
 800375e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003760:	4a0c      	ldr	r2, [pc, #48]	@ (8003794 <pxPortInitialiseStack+0x64>)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	3b14      	subs	r3, #20
 800376a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3b04      	subs	r3, #4
 8003776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f06f 0202 	mvn.w	r2, #2
 800377e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	3b20      	subs	r3, #32
 8003784:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003786:	68fb      	ldr	r3, [r7, #12]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	08003799 	.word	0x08003799

08003798 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80037a2:	4b13      	ldr	r3, [pc, #76]	@ (80037f0 <prvTaskExitError+0x58>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037aa:	d00b      	beq.n	80037c4 <prvTaskExitError+0x2c>
	__asm volatile
 80037ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037b0:	f383 8811 	msr	BASEPRI, r3
 80037b4:	f3bf 8f6f 	isb	sy
 80037b8:	f3bf 8f4f 	dsb	sy
 80037bc:	60fb      	str	r3, [r7, #12]
}
 80037be:	bf00      	nop
 80037c0:	bf00      	nop
 80037c2:	e7fd      	b.n	80037c0 <prvTaskExitError+0x28>
	__asm volatile
 80037c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037c8:	f383 8811 	msr	BASEPRI, r3
 80037cc:	f3bf 8f6f 	isb	sy
 80037d0:	f3bf 8f4f 	dsb	sy
 80037d4:	60bb      	str	r3, [r7, #8]
}
 80037d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80037d8:	bf00      	nop
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0fc      	beq.n	80037da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	2000000c 	.word	0x2000000c
	...

08003800 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003800:	4b07      	ldr	r3, [pc, #28]	@ (8003820 <pxCurrentTCBConst2>)
 8003802:	6819      	ldr	r1, [r3, #0]
 8003804:	6808      	ldr	r0, [r1, #0]
 8003806:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800380a:	f380 8809 	msr	PSP, r0
 800380e:	f3bf 8f6f 	isb	sy
 8003812:	f04f 0000 	mov.w	r0, #0
 8003816:	f380 8811 	msr	BASEPRI, r0
 800381a:	4770      	bx	lr
 800381c:	f3af 8000 	nop.w

08003820 <pxCurrentTCBConst2>:
 8003820:	200003d8 	.word	0x200003d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop

08003828 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003828:	4808      	ldr	r0, [pc, #32]	@ (800384c <prvPortStartFirstTask+0x24>)
 800382a:	6800      	ldr	r0, [r0, #0]
 800382c:	6800      	ldr	r0, [r0, #0]
 800382e:	f380 8808 	msr	MSP, r0
 8003832:	f04f 0000 	mov.w	r0, #0
 8003836:	f380 8814 	msr	CONTROL, r0
 800383a:	b662      	cpsie	i
 800383c:	b661      	cpsie	f
 800383e:	f3bf 8f4f 	dsb	sy
 8003842:	f3bf 8f6f 	isb	sy
 8003846:	df00      	svc	0
 8003848:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800384a:	bf00      	nop
 800384c:	e000ed08 	.word	0xe000ed08

08003850 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003856:	4b47      	ldr	r3, [pc, #284]	@ (8003974 <xPortStartScheduler+0x124>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a47      	ldr	r2, [pc, #284]	@ (8003978 <xPortStartScheduler+0x128>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d10b      	bne.n	8003878 <xPortStartScheduler+0x28>
	__asm volatile
 8003860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003864:	f383 8811 	msr	BASEPRI, r3
 8003868:	f3bf 8f6f 	isb	sy
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	60fb      	str	r3, [r7, #12]
}
 8003872:	bf00      	nop
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003878:	4b3e      	ldr	r3, [pc, #248]	@ (8003974 <xPortStartScheduler+0x124>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a3f      	ldr	r2, [pc, #252]	@ (800397c <xPortStartScheduler+0x12c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d10b      	bne.n	800389a <xPortStartScheduler+0x4a>
	__asm volatile
 8003882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003886:	f383 8811 	msr	BASEPRI, r3
 800388a:	f3bf 8f6f 	isb	sy
 800388e:	f3bf 8f4f 	dsb	sy
 8003892:	613b      	str	r3, [r7, #16]
}
 8003894:	bf00      	nop
 8003896:	bf00      	nop
 8003898:	e7fd      	b.n	8003896 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800389a:	4b39      	ldr	r3, [pc, #228]	@ (8003980 <xPortStartScheduler+0x130>)
 800389c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	22ff      	movs	r2, #255	@ 0xff
 80038aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80038b4:	78fb      	ldrb	r3, [r7, #3]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	4b31      	ldr	r3, [pc, #196]	@ (8003984 <xPortStartScheduler+0x134>)
 80038c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80038c2:	4b31      	ldr	r3, [pc, #196]	@ (8003988 <xPortStartScheduler+0x138>)
 80038c4:	2207      	movs	r2, #7
 80038c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038c8:	e009      	b.n	80038de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80038ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003988 <xPortStartScheduler+0x138>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	3b01      	subs	r3, #1
 80038d0:	4a2d      	ldr	r2, [pc, #180]	@ (8003988 <xPortStartScheduler+0x138>)
 80038d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80038d4:	78fb      	ldrb	r3, [r7, #3]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038de:	78fb      	ldrb	r3, [r7, #3]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e6:	2b80      	cmp	r3, #128	@ 0x80
 80038e8:	d0ef      	beq.n	80038ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80038ea:	4b27      	ldr	r3, [pc, #156]	@ (8003988 <xPortStartScheduler+0x138>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f1c3 0307 	rsb	r3, r3, #7
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d00b      	beq.n	800390e <xPortStartScheduler+0xbe>
	__asm volatile
 80038f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038fa:	f383 8811 	msr	BASEPRI, r3
 80038fe:	f3bf 8f6f 	isb	sy
 8003902:	f3bf 8f4f 	dsb	sy
 8003906:	60bb      	str	r3, [r7, #8]
}
 8003908:	bf00      	nop
 800390a:	bf00      	nop
 800390c:	e7fd      	b.n	800390a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800390e:	4b1e      	ldr	r3, [pc, #120]	@ (8003988 <xPortStartScheduler+0x138>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	021b      	lsls	r3, r3, #8
 8003914:	4a1c      	ldr	r2, [pc, #112]	@ (8003988 <xPortStartScheduler+0x138>)
 8003916:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <xPortStartScheduler+0x138>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003920:	4a19      	ldr	r2, [pc, #100]	@ (8003988 <xPortStartScheduler+0x138>)
 8003922:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	b2da      	uxtb	r2, r3
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800392c:	4b17      	ldr	r3, [pc, #92]	@ (800398c <xPortStartScheduler+0x13c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a16      	ldr	r2, [pc, #88]	@ (800398c <xPortStartScheduler+0x13c>)
 8003932:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003936:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003938:	4b14      	ldr	r3, [pc, #80]	@ (800398c <xPortStartScheduler+0x13c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a13      	ldr	r2, [pc, #76]	@ (800398c <xPortStartScheduler+0x13c>)
 800393e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003942:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003944:	f000 f8da 	bl	8003afc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003948:	4b11      	ldr	r3, [pc, #68]	@ (8003990 <xPortStartScheduler+0x140>)
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800394e:	f000 f8f9 	bl	8003b44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003952:	4b10      	ldr	r3, [pc, #64]	@ (8003994 <xPortStartScheduler+0x144>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a0f      	ldr	r2, [pc, #60]	@ (8003994 <xPortStartScheduler+0x144>)
 8003958:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800395c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800395e:	f7ff ff63 	bl	8003828 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003962:	f7ff fdb3 	bl	80034cc <vTaskSwitchContext>
	prvTaskExitError();
 8003966:	f7ff ff17 	bl	8003798 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	e000ed00 	.word	0xe000ed00
 8003978:	410fc271 	.word	0x410fc271
 800397c:	410fc270 	.word	0x410fc270
 8003980:	e000e400 	.word	0xe000e400
 8003984:	20000504 	.word	0x20000504
 8003988:	20000508 	.word	0x20000508
 800398c:	e000ed20 	.word	0xe000ed20
 8003990:	2000000c 	.word	0x2000000c
 8003994:	e000ef34 	.word	0xe000ef34

08003998 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
	__asm volatile
 800399e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a2:	f383 8811 	msr	BASEPRI, r3
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	607b      	str	r3, [r7, #4]
}
 80039b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80039b2:	4b10      	ldr	r3, [pc, #64]	@ (80039f4 <vPortEnterCritical+0x5c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	3301      	adds	r3, #1
 80039b8:	4a0e      	ldr	r2, [pc, #56]	@ (80039f4 <vPortEnterCritical+0x5c>)
 80039ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80039bc:	4b0d      	ldr	r3, [pc, #52]	@ (80039f4 <vPortEnterCritical+0x5c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d110      	bne.n	80039e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80039c4:	4b0c      	ldr	r3, [pc, #48]	@ (80039f8 <vPortEnterCritical+0x60>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80039ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	603b      	str	r3, [r7, #0]
}
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	e7fd      	b.n	80039e2 <vPortEnterCritical+0x4a>
	}
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	2000000c 	.word	0x2000000c
 80039f8:	e000ed04 	.word	0xe000ed04

080039fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003a02:	4b12      	ldr	r3, [pc, #72]	@ (8003a4c <vPortExitCritical+0x50>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10b      	bne.n	8003a22 <vPortExitCritical+0x26>
	__asm volatile
 8003a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a0e:	f383 8811 	msr	BASEPRI, r3
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	f3bf 8f4f 	dsb	sy
 8003a1a:	607b      	str	r3, [r7, #4]
}
 8003a1c:	bf00      	nop
 8003a1e:	bf00      	nop
 8003a20:	e7fd      	b.n	8003a1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003a22:	4b0a      	ldr	r3, [pc, #40]	@ (8003a4c <vPortExitCritical+0x50>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	4a08      	ldr	r2, [pc, #32]	@ (8003a4c <vPortExitCritical+0x50>)
 8003a2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003a2c:	4b07      	ldr	r3, [pc, #28]	@ (8003a4c <vPortExitCritical+0x50>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d105      	bne.n	8003a40 <vPortExitCritical+0x44>
 8003a34:	2300      	movs	r3, #0
 8003a36:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003a3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	2000000c 	.word	0x2000000c

08003a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003a50:	f3ef 8009 	mrs	r0, PSP
 8003a54:	f3bf 8f6f 	isb	sy
 8003a58:	4b15      	ldr	r3, [pc, #84]	@ (8003ab0 <pxCurrentTCBConst>)
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	f01e 0f10 	tst.w	lr, #16
 8003a60:	bf08      	it	eq
 8003a62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003a66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a6a:	6010      	str	r0, [r2, #0]
 8003a6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003a70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003a74:	f380 8811 	msr	BASEPRI, r0
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	f3bf 8f6f 	isb	sy
 8003a80:	f7ff fd24 	bl	80034cc <vTaskSwitchContext>
 8003a84:	f04f 0000 	mov.w	r0, #0
 8003a88:	f380 8811 	msr	BASEPRI, r0
 8003a8c:	bc09      	pop	{r0, r3}
 8003a8e:	6819      	ldr	r1, [r3, #0]
 8003a90:	6808      	ldr	r0, [r1, #0]
 8003a92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a96:	f01e 0f10 	tst.w	lr, #16
 8003a9a:	bf08      	it	eq
 8003a9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003aa0:	f380 8809 	msr	PSP, r0
 8003aa4:	f3bf 8f6f 	isb	sy
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	f3af 8000 	nop.w

08003ab0 <pxCurrentTCBConst>:
 8003ab0:	200003d8 	.word	0x200003d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop

08003ab8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
	__asm volatile
 8003abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac2:	f383 8811 	msr	BASEPRI, r3
 8003ac6:	f3bf 8f6f 	isb	sy
 8003aca:	f3bf 8f4f 	dsb	sy
 8003ace:	607b      	str	r3, [r7, #4]
}
 8003ad0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003ad2:	f7ff fc41 	bl	8003358 <xTaskIncrementTick>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003adc:	4b06      	ldr	r3, [pc, #24]	@ (8003af8 <SysTick_Handler+0x40>)
 8003ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	f383 8811 	msr	BASEPRI, r3
}
 8003aee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003af0:	bf00      	nop
 8003af2:	3708      	adds	r7, #8
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	e000ed04 	.word	0xe000ed04

08003afc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003b00:	4b0b      	ldr	r3, [pc, #44]	@ (8003b30 <vPortSetupTimerInterrupt+0x34>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003b06:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <vPortSetupTimerInterrupt+0x38>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b38 <vPortSetupTimerInterrupt+0x3c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a0a      	ldr	r2, [pc, #40]	@ (8003b3c <vPortSetupTimerInterrupt+0x40>)
 8003b12:	fba2 2303 	umull	r2, r3, r2, r3
 8003b16:	099b      	lsrs	r3, r3, #6
 8003b18:	4a09      	ldr	r2, [pc, #36]	@ (8003b40 <vPortSetupTimerInterrupt+0x44>)
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003b1e:	4b04      	ldr	r3, [pc, #16]	@ (8003b30 <vPortSetupTimerInterrupt+0x34>)
 8003b20:	2207      	movs	r2, #7
 8003b22:	601a      	str	r2, [r3, #0]
}
 8003b24:	bf00      	nop
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	e000e010 	.word	0xe000e010
 8003b34:	e000e018 	.word	0xe000e018
 8003b38:	20000000 	.word	0x20000000
 8003b3c:	10624dd3 	.word	0x10624dd3
 8003b40:	e000e014 	.word	0xe000e014

08003b44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003b44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003b54 <vPortEnableVFP+0x10>
 8003b48:	6801      	ldr	r1, [r0, #0]
 8003b4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003b4e:	6001      	str	r1, [r0, #0]
 8003b50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003b52:	bf00      	nop
 8003b54:	e000ed88 	.word	0xe000ed88

08003b58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08a      	sub	sp, #40	@ 0x28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003b60:	2300      	movs	r3, #0
 8003b62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003b64:	f7ff fb3c 	bl	80031e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003b68:	4b5c      	ldr	r3, [pc, #368]	@ (8003cdc <pvPortMalloc+0x184>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003b70:	f000 f924 	bl	8003dbc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003b74:	4b5a      	ldr	r3, [pc, #360]	@ (8003ce0 <pvPortMalloc+0x188>)
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f040 8095 	bne.w	8003cac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d01e      	beq.n	8003bc6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003b88:	2208      	movs	r2, #8
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d015      	beq.n	8003bc6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f023 0307 	bic.w	r3, r3, #7
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f003 0307 	and.w	r3, r3, #7
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00b      	beq.n	8003bc6 <pvPortMalloc+0x6e>
	__asm volatile
 8003bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bb2:	f383 8811 	msr	BASEPRI, r3
 8003bb6:	f3bf 8f6f 	isb	sy
 8003bba:	f3bf 8f4f 	dsb	sy
 8003bbe:	617b      	str	r3, [r7, #20]
}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	e7fd      	b.n	8003bc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d06f      	beq.n	8003cac <pvPortMalloc+0x154>
 8003bcc:	4b45      	ldr	r3, [pc, #276]	@ (8003ce4 <pvPortMalloc+0x18c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d86a      	bhi.n	8003cac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003bd6:	4b44      	ldr	r3, [pc, #272]	@ (8003ce8 <pvPortMalloc+0x190>)
 8003bd8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003bda:	4b43      	ldr	r3, [pc, #268]	@ (8003ce8 <pvPortMalloc+0x190>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003be0:	e004      	b.n	8003bec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d903      	bls.n	8003bfe <pvPortMalloc+0xa6>
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f1      	bne.n	8003be2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003bfe:	4b37      	ldr	r3, [pc, #220]	@ (8003cdc <pvPortMalloc+0x184>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d051      	beq.n	8003cac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003c08:	6a3b      	ldr	r3, [r7, #32]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2208      	movs	r2, #8
 8003c0e:	4413      	add	r3, r2
 8003c10:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	1ad2      	subs	r2, r2, r3
 8003c22:	2308      	movs	r3, #8
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d920      	bls.n	8003c6c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4413      	add	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00b      	beq.n	8003c54 <pvPortMalloc+0xfc>
	__asm volatile
 8003c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c40:	f383 8811 	msr	BASEPRI, r3
 8003c44:	f3bf 8f6f 	isb	sy
 8003c48:	f3bf 8f4f 	dsb	sy
 8003c4c:	613b      	str	r3, [r7, #16]
}
 8003c4e:	bf00      	nop
 8003c50:	bf00      	nop
 8003c52:	e7fd      	b.n	8003c50 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	1ad2      	subs	r2, r2, r3
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003c66:	69b8      	ldr	r0, [r7, #24]
 8003c68:	f000 f90a 	bl	8003e80 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce4 <pvPortMalloc+0x18c>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce4 <pvPortMalloc+0x18c>)
 8003c78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003c7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ce4 <pvPortMalloc+0x18c>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003cec <pvPortMalloc+0x194>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d203      	bcs.n	8003c8e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003c86:	4b17      	ldr	r3, [pc, #92]	@ (8003ce4 <pvPortMalloc+0x18c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a18      	ldr	r2, [pc, #96]	@ (8003cec <pvPortMalloc+0x194>)
 8003c8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <pvPortMalloc+0x188>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	431a      	orrs	r2, r3
 8003c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003ca2:	4b13      	ldr	r3, [pc, #76]	@ (8003cf0 <pvPortMalloc+0x198>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	4a11      	ldr	r2, [pc, #68]	@ (8003cf0 <pvPortMalloc+0x198>)
 8003caa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003cac:	f7ff faa6 	bl	80031fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	f003 0307 	and.w	r3, r3, #7
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00b      	beq.n	8003cd2 <pvPortMalloc+0x17a>
	__asm volatile
 8003cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbe:	f383 8811 	msr	BASEPRI, r3
 8003cc2:	f3bf 8f6f 	isb	sy
 8003cc6:	f3bf 8f4f 	dsb	sy
 8003cca:	60fb      	str	r3, [r7, #12]
}
 8003ccc:	bf00      	nop
 8003cce:	bf00      	nop
 8003cd0:	e7fd      	b.n	8003cce <pvPortMalloc+0x176>
	return pvReturn;
 8003cd2:	69fb      	ldr	r3, [r7, #28]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3728      	adds	r7, #40	@ 0x28
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20004114 	.word	0x20004114
 8003ce0:	20004128 	.word	0x20004128
 8003ce4:	20004118 	.word	0x20004118
 8003ce8:	2000410c 	.word	0x2000410c
 8003cec:	2000411c 	.word	0x2000411c
 8003cf0:	20004120 	.word	0x20004120

08003cf4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d04f      	beq.n	8003da6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003d06:	2308      	movs	r3, #8
 8003d08:	425b      	negs	r3, r3
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	4b25      	ldr	r3, [pc, #148]	@ (8003db0 <vPortFree+0xbc>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10b      	bne.n	8003d3a <vPortFree+0x46>
	__asm volatile
 8003d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d26:	f383 8811 	msr	BASEPRI, r3
 8003d2a:	f3bf 8f6f 	isb	sy
 8003d2e:	f3bf 8f4f 	dsb	sy
 8003d32:	60fb      	str	r3, [r7, #12]
}
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop
 8003d38:	e7fd      	b.n	8003d36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00b      	beq.n	8003d5a <vPortFree+0x66>
	__asm volatile
 8003d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d46:	f383 8811 	msr	BASEPRI, r3
 8003d4a:	f3bf 8f6f 	isb	sy
 8003d4e:	f3bf 8f4f 	dsb	sy
 8003d52:	60bb      	str	r3, [r7, #8]
}
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop
 8003d58:	e7fd      	b.n	8003d56 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	4b14      	ldr	r3, [pc, #80]	@ (8003db0 <vPortFree+0xbc>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d01e      	beq.n	8003da6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d11a      	bne.n	8003da6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	4b0e      	ldr	r3, [pc, #56]	@ (8003db0 <vPortFree+0xbc>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	401a      	ands	r2, r3
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003d80:	f7ff fa2e 	bl	80031e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	4b0a      	ldr	r3, [pc, #40]	@ (8003db4 <vPortFree+0xc0>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	4a09      	ldr	r2, [pc, #36]	@ (8003db4 <vPortFree+0xc0>)
 8003d90:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003d92:	6938      	ldr	r0, [r7, #16]
 8003d94:	f000 f874 	bl	8003e80 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003d98:	4b07      	ldr	r3, [pc, #28]	@ (8003db8 <vPortFree+0xc4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	4a06      	ldr	r2, [pc, #24]	@ (8003db8 <vPortFree+0xc4>)
 8003da0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003da2:	f7ff fa2b 	bl	80031fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003da6:	bf00      	nop
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	20004128 	.word	0x20004128
 8003db4:	20004118 	.word	0x20004118
 8003db8:	20004124 	.word	0x20004124

08003dbc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003dc2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8003dc6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003dc8:	4b27      	ldr	r3, [pc, #156]	@ (8003e68 <prvHeapInit+0xac>)
 8003dca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00c      	beq.n	8003df0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3307      	adds	r3, #7
 8003dda:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0307 	bic.w	r3, r3, #7
 8003de2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	4a1f      	ldr	r2, [pc, #124]	@ (8003e68 <prvHeapInit+0xac>)
 8003dec:	4413      	add	r3, r2
 8003dee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003df4:	4a1d      	ldr	r2, [pc, #116]	@ (8003e6c <prvHeapInit+0xb0>)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8003e6c <prvHeapInit+0xb0>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	4413      	add	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003e08:	2208      	movs	r2, #8
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f023 0307 	bic.w	r3, r3, #7
 8003e16:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <prvHeapInit+0xb4>)
 8003e1c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003e1e:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <prvHeapInit+0xb4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2200      	movs	r2, #0
 8003e24:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003e26:	4b12      	ldr	r3, [pc, #72]	@ (8003e70 <prvHeapInit+0xb4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	1ad2      	subs	r2, r2, r3
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <prvHeapInit+0xb4>)
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	4a0a      	ldr	r2, [pc, #40]	@ (8003e74 <prvHeapInit+0xb8>)
 8003e4a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	4a09      	ldr	r2, [pc, #36]	@ (8003e78 <prvHeapInit+0xbc>)
 8003e52:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003e54:	4b09      	ldr	r3, [pc, #36]	@ (8003e7c <prvHeapInit+0xc0>)
 8003e56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003e5a:	601a      	str	r2, [r3, #0]
}
 8003e5c:	bf00      	nop
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	2000050c 	.word	0x2000050c
 8003e6c:	2000410c 	.word	0x2000410c
 8003e70:	20004114 	.word	0x20004114
 8003e74:	2000411c 	.word	0x2000411c
 8003e78:	20004118 	.word	0x20004118
 8003e7c:	20004128 	.word	0x20004128

08003e80 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003e88:	4b28      	ldr	r3, [pc, #160]	@ (8003f2c <prvInsertBlockIntoFreeList+0xac>)
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	e002      	b.n	8003e94 <prvInsertBlockIntoFreeList+0x14>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d8f7      	bhi.n	8003e8e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d108      	bne.n	8003ec2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	441a      	add	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	441a      	add	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d118      	bne.n	8003f08 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	4b15      	ldr	r3, [pc, #84]	@ (8003f30 <prvInsertBlockIntoFreeList+0xb0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d00d      	beq.n	8003efe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	441a      	add	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	e008      	b.n	8003f10 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003efe:	4b0c      	ldr	r3, [pc, #48]	@ (8003f30 <prvInsertBlockIntoFreeList+0xb0>)
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	601a      	str	r2, [r3, #0]
 8003f06:	e003      	b.n	8003f10 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d002      	beq.n	8003f1e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f1e:	bf00      	nop
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	2000410c 	.word	0x2000410c
 8003f30:	20004114 	.word	0x20004114

08003f34 <app_init>:
TaskHandle_t h_task_a;
TaskHandle_t h_task_b;

/********************** external functions definition ************************/
void app_init(void)
{
 8003f34:	b590      	push	{r4, r7, lr}
 8003f36:	b087      	sub	sp, #28
 8003f38:	af02      	add	r7, sp, #8
	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 8003f3a:	f7ff fd2d 	bl	8003998 <vPortEnterCritical>
 8003f3e:	4b4d      	ldr	r3, [pc, #308]	@ (8004074 <app_init+0x140>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a4d      	ldr	r2, [pc, #308]	@ (8004078 <app_init+0x144>)
 8003f44:	213f      	movs	r1, #63	@ 0x3f
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fdae 	bl	8004aa8 <sniprintf>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	4a4b      	ldr	r2, [pc, #300]	@ (800407c <app_init+0x148>)
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	4b48      	ldr	r3, [pc, #288]	@ (8004074 <app_init+0x140>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 f8aa 	bl	80040b0 <logger_log_print_>
 8003f5c:	f7ff fd4e 	bl	80039fc <vPortExitCritical>
	LOGGER_LOG("%s is running - Tick [mS] = %d\r\n", GET_NAME(app_init), (int)xTaskGetTickCount());
 8003f60:	f7ff fd1a 	bl	8003998 <vPortEnterCritical>
 8003f64:	4b43      	ldr	r3, [pc, #268]	@ (8004074 <app_init+0x140>)
 8003f66:	681c      	ldr	r4, [r3, #0]
 8003f68:	f7ff f9e6 	bl	8003338 <xTaskGetTickCount>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	9300      	str	r3, [sp, #0]
 8003f70:	4b43      	ldr	r3, [pc, #268]	@ (8004080 <app_init+0x14c>)
 8003f72:	4a44      	ldr	r2, [pc, #272]	@ (8004084 <app_init+0x150>)
 8003f74:	213f      	movs	r1, #63	@ 0x3f
 8003f76:	4620      	mov	r0, r4
 8003f78:	f000 fd96 	bl	8004aa8 <sniprintf>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	4a3f      	ldr	r2, [pc, #252]	@ (800407c <app_init+0x148>)
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	4b3c      	ldr	r3, [pc, #240]	@ (8004074 <app_init+0x140>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f892 	bl	80040b0 <logger_log_print_>
 8003f8c:	f7ff fd36 	bl	80039fc <vPortExitCritical>

	LOGGER_LOG(p_sys);
 8003f90:	f7ff fd02 	bl	8003998 <vPortEnterCritical>
 8003f94:	4b37      	ldr	r3, [pc, #220]	@ (8004074 <app_init+0x140>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a3b      	ldr	r2, [pc, #236]	@ (8004088 <app_init+0x154>)
 8003f9a:	6812      	ldr	r2, [r2, #0]
 8003f9c:	213f      	movs	r1, #63	@ 0x3f
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fd82 	bl	8004aa8 <sniprintf>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	4a35      	ldr	r2, [pc, #212]	@ (800407c <app_init+0x148>)
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	4b32      	ldr	r3, [pc, #200]	@ (8004074 <app_init+0x140>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 f87e 	bl	80040b0 <logger_log_print_>
 8003fb4:	f7ff fd22 	bl	80039fc <vPortExitCritical>
	LOGGER_LOG(p_app);
 8003fb8:	f7ff fcee 	bl	8003998 <vPortEnterCritical>
 8003fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8004074 <app_init+0x140>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a32      	ldr	r2, [pc, #200]	@ (800408c <app_init+0x158>)
 8003fc2:	6812      	ldr	r2, [r2, #0]
 8003fc4:	213f      	movs	r1, #63	@ 0x3f
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fd6e 	bl	8004aa8 <sniprintf>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	4a2b      	ldr	r2, [pc, #172]	@ (800407c <app_init+0x148>)
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	4b28      	ldr	r3, [pc, #160]	@ (8004074 <app_init+0x140>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 f86a 	bl	80040b0 <logger_log_print_>
 8003fdc:	f7ff fd0e 	bl	80039fc <vPortExitCritical>

	/* Add threads, ... */
    BaseType_t ret;

    /* Task A thread at priority 1 */
    ret = xTaskCreate(task_a,							/* Pointer to the function thats implement the task. */
 8003fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8004090 <app_init+0x15c>)
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fee:	4929      	ldr	r1, [pc, #164]	@ (8004094 <app_init+0x160>)
 8003ff0:	4829      	ldr	r0, [pc, #164]	@ (8004098 <app_init+0x164>)
 8003ff2:	f7fe ff5b 	bl	8002eac <xTaskCreate>
 8003ff6:	60f8      	str	r0, [r7, #12]
					  NULL,								/* We are not using the task parameter. */
					  (tskIDLE_PRIORITY + 1ul),			/* This task will run at priority 1. */
					  &h_task_a);						/* We are using a variable as task handle. */

    /* Check the thread was created successfully. */
    configASSERT(pdPASS == ret);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d00b      	beq.n	8004016 <app_init+0xe2>
	__asm volatile
 8003ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004002:	f383 8811 	msr	BASEPRI, r3
 8004006:	f3bf 8f6f 	isb	sy
 800400a:	f3bf 8f4f 	dsb	sy
 800400e:	60bb      	str	r3, [r7, #8]
}
 8004010:	bf00      	nop
 8004012:	bf00      	nop
 8004014:	e7fd      	b.n	8004012 <app_init+0xde>

    /* Task B thread at priority 1 */
    ret = xTaskCreate(task_b,							/* Pointer to the function thats implement the task. */
 8004016:	4b21      	ldr	r3, [pc, #132]	@ (800409c <app_init+0x168>)
 8004018:	9301      	str	r3, [sp, #4]
 800401a:	2301      	movs	r3, #1
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	2300      	movs	r3, #0
 8004020:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004024:	491e      	ldr	r1, [pc, #120]	@ (80040a0 <app_init+0x16c>)
 8004026:	481f      	ldr	r0, [pc, #124]	@ (80040a4 <app_init+0x170>)
 8004028:	f7fe ff40 	bl	8002eac <xTaskCreate>
 800402c:	60f8      	str	r0, [r7, #12]
					  NULL,								/* We are not using the task parameter. */
					  (tskIDLE_PRIORITY + 1ul),			/* This task will run at priority 1. */
					  &h_task_b);						/* We are using a variable as task handle. */

    /* Check the thread was created successfully. */
    configASSERT(pdPASS == ret);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d00b      	beq.n	800404c <app_init+0x118>
	__asm volatile
 8004034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004038:	f383 8811 	msr	BASEPRI, r3
 800403c:	f3bf 8f6f 	isb	sy
 8004040:	f3bf 8f4f 	dsb	sy
 8004044:	607b      	str	r3, [r7, #4]
}
 8004046:	bf00      	nop
 8004048:	bf00      	nop
 800404a:	e7fd      	b.n	8004048 <app_init+0x114>

	cycle_counter_init();
 800404c:	4b16      	ldr	r3, [pc, #88]	@ (80040a8 <app_init+0x174>)
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	4a15      	ldr	r2, [pc, #84]	@ (80040a8 <app_init+0x174>)
 8004052:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004056:	60d3      	str	r3, [r2, #12]
 8004058:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <app_init+0x178>)
 800405a:	2200      	movs	r2, #0
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	4b13      	ldr	r3, [pc, #76]	@ (80040ac <app_init+0x178>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a12      	ldr	r2, [pc, #72]	@ (80040ac <app_init+0x178>)
 8004064:	f043 0301 	orr.w	r3, r3, #1
 8004068:	6013      	str	r3, [r2, #0]
}
 800406a:	bf00      	nop
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	bd90      	pop	{r4, r7, pc}
 8004072:	bf00      	nop
 8004074:	08005b70 	.word	0x08005b70
 8004078:	08005a4c 	.word	0x08005a4c
 800407c:	20004174 	.word	0x20004174
 8004080:	08005a50 	.word	0x08005a50
 8004084:	08005a5c 	.word	0x08005a5c
 8004088:	20000010 	.word	0x20000010
 800408c:	20000014 	.word	0x20000014
 8004090:	2000412c 	.word	0x2000412c
 8004094:	08005a80 	.word	0x08005a80
 8004098:	080040d9 	.word	0x080040d9
 800409c:	20004130 	.word	0x20004130
 80040a0:	08005a88 	.word	0x08005a88
 80040a4:	08004191 	.word	0x08004191
 80040a8:	e000edf0 	.word	0xe000edf0
 80040ac:	e0001000 	.word	0xe0001000

080040b0 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
	printf(msg);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 fce3 	bl	8004a84 <iprintf>
	fflush(stdout);
 80040be:	4b05      	ldr	r3, [pc, #20]	@ (80040d4 <logger_log_print_+0x24>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 fc07 	bl	80048d8 <fflush>
}
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	20000034 	.word	0x20000034

080040d8 <task_a>:
uint32_t g_task_a_cnt;

/********************** external functions definition ************************/
/* Task A thread */
void task_a(void *parameters)
{
 80040d8:	b590      	push	{r4, r7, lr}
 80040da:	b087      	sub	sp, #28
 80040dc:	af02      	add	r7, sp, #8
 80040de:	6078      	str	r0, [r7, #4]
	#if (TEST_X == TEST_0)

	uint32_t task_a_cnt;
	g_task_a_cnt = G_TASK_A_CNT_INI;
 80040e0:	4b23      	ldr	r3, [pc, #140]	@ (8004170 <task_a+0x98>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]
	{

		#if (TEST_X == TEST_0)

		/* Update Task A Counter */
		g_task_a_cnt++;
 80040e6:	4b22      	ldr	r3, [pc, #136]	@ (8004170 <task_a+0x98>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	3301      	adds	r3, #1
 80040ec:	4a20      	ldr	r2, [pc, #128]	@ (8004170 <task_a+0x98>)
 80040ee:	6013      	str	r3, [r2, #0]

		/* Print out: Application Update */
		LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_a), p_task_a);
 80040f0:	f7ff fc52 	bl	8003998 <vPortEnterCritical>
 80040f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004174 <task_a+0x9c>)
 80040f6:	6818      	ldr	r0, [r3, #0]
 80040f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004178 <task_a+0xa0>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	4b1f      	ldr	r3, [pc, #124]	@ (800417c <task_a+0xa4>)
 8004100:	4a1f      	ldr	r2, [pc, #124]	@ (8004180 <task_a+0xa8>)
 8004102:	213f      	movs	r1, #63	@ 0x3f
 8004104:	f000 fcd0 	bl	8004aa8 <sniprintf>
 8004108:	4603      	mov	r3, r0
 800410a:	4a1e      	ldr	r2, [pc, #120]	@ (8004184 <task_a+0xac>)
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	4b19      	ldr	r3, [pc, #100]	@ (8004174 <task_a+0x9c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7ff ffcc 	bl	80040b0 <logger_log_print_>
 8004118:	f7ff fc70 	bl	80039fc <vPortExitCritical>

		/* Print out: Task execution counter */
		LOGGER_LOG("   Tick [mS] = %d - %s = %d\r\n", (int)xTaskGetTickCount(), GET_NAME(g_task_a_cnt), (int)g_task_a_cnt);
 800411c:	f7ff fc3c 	bl	8003998 <vPortEnterCritical>
 8004120:	4b14      	ldr	r3, [pc, #80]	@ (8004174 <task_a+0x9c>)
 8004122:	681c      	ldr	r4, [r3, #0]
 8004124:	f7ff f908 	bl	8003338 <xTaskGetTickCount>
 8004128:	4603      	mov	r3, r0
 800412a:	461a      	mov	r2, r3
 800412c:	4b10      	ldr	r3, [pc, #64]	@ (8004170 <task_a+0x98>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	9301      	str	r3, [sp, #4]
 8004132:	4b15      	ldr	r3, [pc, #84]	@ (8004188 <task_a+0xb0>)
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	4613      	mov	r3, r2
 8004138:	4a14      	ldr	r2, [pc, #80]	@ (800418c <task_a+0xb4>)
 800413a:	213f      	movs	r1, #63	@ 0x3f
 800413c:	4620      	mov	r0, r4
 800413e:	f000 fcb3 	bl	8004aa8 <sniprintf>
 8004142:	4603      	mov	r3, r0
 8004144:	4a0f      	ldr	r2, [pc, #60]	@ (8004184 <task_a+0xac>)
 8004146:	6013      	str	r3, [r2, #0]
 8004148:	4b0a      	ldr	r3, [pc, #40]	@ (8004174 <task_a+0x9c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff ffaf 	bl	80040b0 <logger_log_print_>
 8004152:	f7ff fc53 	bl	80039fc <vPortExitCritical>

		for (task_a_cnt = TASK_A_CNT_INI; TASK_A_CNT_MAX > task_a_cnt; task_a_cnt++);
 8004156:	2300      	movs	r3, #0
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	e002      	b.n	8004162 <task_a+0x8a>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	3301      	adds	r3, #1
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004168:	4293      	cmp	r3, r2
 800416a:	d9f7      	bls.n	800415c <task_a+0x84>
		g_task_a_cnt++;
 800416c:	e7bb      	b.n	80040e6 <task_a+0xe>
 800416e:	bf00      	nop
 8004170:	20004178 	.word	0x20004178
 8004174:	08005b70 	.word	0x08005b70
 8004178:	20000018 	.word	0x20000018
 800417c:	08005aa4 	.word	0x08005aa4
 8004180:	08005aac 	.word	0x08005aac
 8004184:	20004174 	.word	0x20004174
 8004188:	08005ae4 	.word	0x08005ae4
 800418c:	08005ac4 	.word	0x08005ac4

08004190 <task_b>:
uint32_t g_task_b_cnt;

/********************** external functions definition ************************/
/* Task B thread */
void task_b(void *parameters)
{
 8004190:	b590      	push	{r4, r7, lr}
 8004192:	b087      	sub	sp, #28
 8004194:	af02      	add	r7, sp, #8
 8004196:	6078      	str	r0, [r7, #4]
	#if (TEST_X == TEST_0)

	uint32_t task_b_cnt;
	g_task_b_cnt = G_TASK_B_CNT_INI;
 8004198:	4b23      	ldr	r3, [pc, #140]	@ (8004228 <task_b+0x98>)
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
	for (;;)
    {
		#if (TEST_X == TEST_0)

		/* Update Task B Counter */
		g_task_b_cnt++;
 800419e:	4b22      	ldr	r3, [pc, #136]	@ (8004228 <task_b+0x98>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3301      	adds	r3, #1
 80041a4:	4a20      	ldr	r2, [pc, #128]	@ (8004228 <task_b+0x98>)
 80041a6:	6013      	str	r3, [r2, #0]

		/* Print out: Application Update */
		LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_b), p_task_b);
 80041a8:	f7ff fbf6 	bl	8003998 <vPortEnterCritical>
 80041ac:	4b1f      	ldr	r3, [pc, #124]	@ (800422c <task_b+0x9c>)
 80041ae:	6818      	ldr	r0, [r3, #0]
 80041b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004230 <task_b+0xa0>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004234 <task_b+0xa4>)
 80041b8:	4a1f      	ldr	r2, [pc, #124]	@ (8004238 <task_b+0xa8>)
 80041ba:	213f      	movs	r1, #63	@ 0x3f
 80041bc:	f000 fc74 	bl	8004aa8 <sniprintf>
 80041c0:	4603      	mov	r3, r0
 80041c2:	4a1e      	ldr	r2, [pc, #120]	@ (800423c <task_b+0xac>)
 80041c4:	6013      	str	r3, [r2, #0]
 80041c6:	4b19      	ldr	r3, [pc, #100]	@ (800422c <task_b+0x9c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff ff70 	bl	80040b0 <logger_log_print_>
 80041d0:	f7ff fc14 	bl	80039fc <vPortExitCritical>

		/* Print out: Task execution counter */
		LOGGER_LOG("   Tick [mS] = %d - %s = %d\r\n", (int)xTaskGetTickCount(), GET_NAME(g_task_b_cnt), (int)g_task_b_cnt);
 80041d4:	f7ff fbe0 	bl	8003998 <vPortEnterCritical>
 80041d8:	4b14      	ldr	r3, [pc, #80]	@ (800422c <task_b+0x9c>)
 80041da:	681c      	ldr	r4, [r3, #0]
 80041dc:	f7ff f8ac 	bl	8003338 <xTaskGetTickCount>
 80041e0:	4603      	mov	r3, r0
 80041e2:	461a      	mov	r2, r3
 80041e4:	4b10      	ldr	r3, [pc, #64]	@ (8004228 <task_b+0x98>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	9301      	str	r3, [sp, #4]
 80041ea:	4b15      	ldr	r3, [pc, #84]	@ (8004240 <task_b+0xb0>)
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	4613      	mov	r3, r2
 80041f0:	4a14      	ldr	r2, [pc, #80]	@ (8004244 <task_b+0xb4>)
 80041f2:	213f      	movs	r1, #63	@ 0x3f
 80041f4:	4620      	mov	r0, r4
 80041f6:	f000 fc57 	bl	8004aa8 <sniprintf>
 80041fa:	4603      	mov	r3, r0
 80041fc:	4a0f      	ldr	r2, [pc, #60]	@ (800423c <task_b+0xac>)
 80041fe:	6013      	str	r3, [r2, #0]
 8004200:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <task_b+0x9c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	f7ff ff53 	bl	80040b0 <logger_log_print_>
 800420a:	f7ff fbf7 	bl	80039fc <vPortExitCritical>

		for (task_b_cnt = TASK_B_CNT_INI; TASK_B_CNT_MAX > task_b_cnt; task_b_cnt++);
 800420e:	2300      	movs	r3, #0
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	e002      	b.n	800421a <task_b+0x8a>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	3301      	adds	r3, #1
 8004218:	60fb      	str	r3, [r7, #12]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004220:	4293      	cmp	r3, r2
 8004222:	d9f7      	bls.n	8004214 <task_b+0x84>
		g_task_b_cnt++;
 8004224:	e7bb      	b.n	800419e <task_b+0xe>
 8004226:	bf00      	nop
 8004228:	2000417c 	.word	0x2000417c
 800422c:	08005b70 	.word	0x08005b70
 8004230:	2000001c 	.word	0x2000001c
 8004234:	08005b08 	.word	0x08005b08
 8004238:	08005b10 	.word	0x08005b10
 800423c:	20004174 	.word	0x20004174
 8004240:	08005b48 	.word	0x08005b48
 8004244:	08005b28 	.word	0x08005b28

08004248 <findslot>:
 8004248:	4b0a      	ldr	r3, [pc, #40]	@ (8004274 <findslot+0x2c>)
 800424a:	b510      	push	{r4, lr}
 800424c:	4604      	mov	r4, r0
 800424e:	6818      	ldr	r0, [r3, #0]
 8004250:	b118      	cbz	r0, 800425a <findslot+0x12>
 8004252:	6a03      	ldr	r3, [r0, #32]
 8004254:	b90b      	cbnz	r3, 800425a <findslot+0x12>
 8004256:	f000 fbdf 	bl	8004a18 <__sinit>
 800425a:	2c13      	cmp	r4, #19
 800425c:	d807      	bhi.n	800426e <findslot+0x26>
 800425e:	4806      	ldr	r0, [pc, #24]	@ (8004278 <findslot+0x30>)
 8004260:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8004264:	3201      	adds	r2, #1
 8004266:	d002      	beq.n	800426e <findslot+0x26>
 8004268:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800426c:	bd10      	pop	{r4, pc}
 800426e:	2000      	movs	r0, #0
 8004270:	e7fc      	b.n	800426c <findslot+0x24>
 8004272:	bf00      	nop
 8004274:	20000034 	.word	0x20000034
 8004278:	2000418c 	.word	0x2000418c

0800427c <error>:
 800427c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427e:	4604      	mov	r4, r0
 8004280:	f000 fcda 	bl	8004c38 <__errno>
 8004284:	2613      	movs	r6, #19
 8004286:	4605      	mov	r5, r0
 8004288:	2700      	movs	r7, #0
 800428a:	4630      	mov	r0, r6
 800428c:	4639      	mov	r1, r7
 800428e:	beab      	bkpt	0x00ab
 8004290:	4606      	mov	r6, r0
 8004292:	602e      	str	r6, [r5, #0]
 8004294:	4620      	mov	r0, r4
 8004296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004298 <checkerror>:
 8004298:	1c43      	adds	r3, r0, #1
 800429a:	d101      	bne.n	80042a0 <checkerror+0x8>
 800429c:	f7ff bfee 	b.w	800427c <error>
 80042a0:	4770      	bx	lr

080042a2 <_swiread>:
 80042a2:	b530      	push	{r4, r5, lr}
 80042a4:	b085      	sub	sp, #20
 80042a6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80042aa:	9203      	str	r2, [sp, #12]
 80042ac:	2406      	movs	r4, #6
 80042ae:	ad01      	add	r5, sp, #4
 80042b0:	4620      	mov	r0, r4
 80042b2:	4629      	mov	r1, r5
 80042b4:	beab      	bkpt	0x00ab
 80042b6:	4604      	mov	r4, r0
 80042b8:	4620      	mov	r0, r4
 80042ba:	f7ff ffed 	bl	8004298 <checkerror>
 80042be:	b005      	add	sp, #20
 80042c0:	bd30      	pop	{r4, r5, pc}

080042c2 <_read>:
 80042c2:	b570      	push	{r4, r5, r6, lr}
 80042c4:	460e      	mov	r6, r1
 80042c6:	4614      	mov	r4, r2
 80042c8:	f7ff ffbe 	bl	8004248 <findslot>
 80042cc:	4605      	mov	r5, r0
 80042ce:	b930      	cbnz	r0, 80042de <_read+0x1c>
 80042d0:	f000 fcb2 	bl	8004c38 <__errno>
 80042d4:	2309      	movs	r3, #9
 80042d6:	6003      	str	r3, [r0, #0]
 80042d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042dc:	bd70      	pop	{r4, r5, r6, pc}
 80042de:	6800      	ldr	r0, [r0, #0]
 80042e0:	4622      	mov	r2, r4
 80042e2:	4631      	mov	r1, r6
 80042e4:	f7ff ffdd 	bl	80042a2 <_swiread>
 80042e8:	1c43      	adds	r3, r0, #1
 80042ea:	d0f5      	beq.n	80042d8 <_read+0x16>
 80042ec:	686b      	ldr	r3, [r5, #4]
 80042ee:	1a20      	subs	r0, r4, r0
 80042f0:	4403      	add	r3, r0
 80042f2:	606b      	str	r3, [r5, #4]
 80042f4:	e7f2      	b.n	80042dc <_read+0x1a>

080042f6 <_swilseek>:
 80042f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042f8:	460c      	mov	r4, r1
 80042fa:	4616      	mov	r6, r2
 80042fc:	f7ff ffa4 	bl	8004248 <findslot>
 8004300:	4605      	mov	r5, r0
 8004302:	b940      	cbnz	r0, 8004316 <_swilseek+0x20>
 8004304:	f000 fc98 	bl	8004c38 <__errno>
 8004308:	2309      	movs	r3, #9
 800430a:	6003      	str	r3, [r0, #0]
 800430c:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004310:	4620      	mov	r0, r4
 8004312:	b003      	add	sp, #12
 8004314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004316:	2e02      	cmp	r6, #2
 8004318:	d903      	bls.n	8004322 <_swilseek+0x2c>
 800431a:	f000 fc8d 	bl	8004c38 <__errno>
 800431e:	2316      	movs	r3, #22
 8004320:	e7f3      	b.n	800430a <_swilseek+0x14>
 8004322:	2e01      	cmp	r6, #1
 8004324:	d112      	bne.n	800434c <_swilseek+0x56>
 8004326:	6843      	ldr	r3, [r0, #4]
 8004328:	18e4      	adds	r4, r4, r3
 800432a:	d4f6      	bmi.n	800431a <_swilseek+0x24>
 800432c:	682b      	ldr	r3, [r5, #0]
 800432e:	260a      	movs	r6, #10
 8004330:	e9cd 3400 	strd	r3, r4, [sp]
 8004334:	466f      	mov	r7, sp
 8004336:	4630      	mov	r0, r6
 8004338:	4639      	mov	r1, r7
 800433a:	beab      	bkpt	0x00ab
 800433c:	4606      	mov	r6, r0
 800433e:	4630      	mov	r0, r6
 8004340:	f7ff ffaa 	bl	8004298 <checkerror>
 8004344:	2800      	cmp	r0, #0
 8004346:	dbe1      	blt.n	800430c <_swilseek+0x16>
 8004348:	606c      	str	r4, [r5, #4]
 800434a:	e7e1      	b.n	8004310 <_swilseek+0x1a>
 800434c:	2e02      	cmp	r6, #2
 800434e:	6803      	ldr	r3, [r0, #0]
 8004350:	d1ec      	bne.n	800432c <_swilseek+0x36>
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	260c      	movs	r6, #12
 8004356:	466f      	mov	r7, sp
 8004358:	4630      	mov	r0, r6
 800435a:	4639      	mov	r1, r7
 800435c:	beab      	bkpt	0x00ab
 800435e:	4606      	mov	r6, r0
 8004360:	4630      	mov	r0, r6
 8004362:	f7ff ff99 	bl	8004298 <checkerror>
 8004366:	1c43      	adds	r3, r0, #1
 8004368:	d0d0      	beq.n	800430c <_swilseek+0x16>
 800436a:	4404      	add	r4, r0
 800436c:	e7de      	b.n	800432c <_swilseek+0x36>

0800436e <_lseek>:
 800436e:	f7ff bfc2 	b.w	80042f6 <_swilseek>

08004372 <_swiwrite>:
 8004372:	b530      	push	{r4, r5, lr}
 8004374:	b085      	sub	sp, #20
 8004376:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800437a:	9203      	str	r2, [sp, #12]
 800437c:	2405      	movs	r4, #5
 800437e:	ad01      	add	r5, sp, #4
 8004380:	4620      	mov	r0, r4
 8004382:	4629      	mov	r1, r5
 8004384:	beab      	bkpt	0x00ab
 8004386:	4604      	mov	r4, r0
 8004388:	4620      	mov	r0, r4
 800438a:	f7ff ff85 	bl	8004298 <checkerror>
 800438e:	b005      	add	sp, #20
 8004390:	bd30      	pop	{r4, r5, pc}

08004392 <_write>:
 8004392:	b570      	push	{r4, r5, r6, lr}
 8004394:	460e      	mov	r6, r1
 8004396:	4615      	mov	r5, r2
 8004398:	f7ff ff56 	bl	8004248 <findslot>
 800439c:	4604      	mov	r4, r0
 800439e:	b930      	cbnz	r0, 80043ae <_write+0x1c>
 80043a0:	f000 fc4a 	bl	8004c38 <__errno>
 80043a4:	2309      	movs	r3, #9
 80043a6:	6003      	str	r3, [r0, #0]
 80043a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80043ac:	bd70      	pop	{r4, r5, r6, pc}
 80043ae:	6800      	ldr	r0, [r0, #0]
 80043b0:	462a      	mov	r2, r5
 80043b2:	4631      	mov	r1, r6
 80043b4:	f7ff ffdd 	bl	8004372 <_swiwrite>
 80043b8:	1e03      	subs	r3, r0, #0
 80043ba:	dbf5      	blt.n	80043a8 <_write+0x16>
 80043bc:	6862      	ldr	r2, [r4, #4]
 80043be:	1ae8      	subs	r0, r5, r3
 80043c0:	4402      	add	r2, r0
 80043c2:	42ab      	cmp	r3, r5
 80043c4:	6062      	str	r2, [r4, #4]
 80043c6:	d1f1      	bne.n	80043ac <_write+0x1a>
 80043c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80043cc:	2000      	movs	r0, #0
 80043ce:	f7ff bf55 	b.w	800427c <error>

080043d2 <_swiclose>:
 80043d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80043d4:	2402      	movs	r4, #2
 80043d6:	9001      	str	r0, [sp, #4]
 80043d8:	ad01      	add	r5, sp, #4
 80043da:	4620      	mov	r0, r4
 80043dc:	4629      	mov	r1, r5
 80043de:	beab      	bkpt	0x00ab
 80043e0:	4604      	mov	r4, r0
 80043e2:	4620      	mov	r0, r4
 80043e4:	f7ff ff58 	bl	8004298 <checkerror>
 80043e8:	b003      	add	sp, #12
 80043ea:	bd30      	pop	{r4, r5, pc}

080043ec <_close>:
 80043ec:	b538      	push	{r3, r4, r5, lr}
 80043ee:	4605      	mov	r5, r0
 80043f0:	f7ff ff2a 	bl	8004248 <findslot>
 80043f4:	4604      	mov	r4, r0
 80043f6:	b930      	cbnz	r0, 8004406 <_close+0x1a>
 80043f8:	f000 fc1e 	bl	8004c38 <__errno>
 80043fc:	2309      	movs	r3, #9
 80043fe:	6003      	str	r3, [r0, #0]
 8004400:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004404:	bd38      	pop	{r3, r4, r5, pc}
 8004406:	3d01      	subs	r5, #1
 8004408:	2d01      	cmp	r5, #1
 800440a:	d809      	bhi.n	8004420 <_close+0x34>
 800440c:	4b09      	ldr	r3, [pc, #36]	@ (8004434 <_close+0x48>)
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	429a      	cmp	r2, r3
 8004414:	d104      	bne.n	8004420 <_close+0x34>
 8004416:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800441a:	6003      	str	r3, [r0, #0]
 800441c:	2000      	movs	r0, #0
 800441e:	e7f1      	b.n	8004404 <_close+0x18>
 8004420:	6820      	ldr	r0, [r4, #0]
 8004422:	f7ff ffd6 	bl	80043d2 <_swiclose>
 8004426:	2800      	cmp	r0, #0
 8004428:	d1ec      	bne.n	8004404 <_close+0x18>
 800442a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800442e:	6023      	str	r3, [r4, #0]
 8004430:	e7e8      	b.n	8004404 <_close+0x18>
 8004432:	bf00      	nop
 8004434:	2000418c 	.word	0x2000418c

08004438 <_swistat>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	460c      	mov	r4, r1
 800443c:	f7ff ff04 	bl	8004248 <findslot>
 8004440:	4605      	mov	r5, r0
 8004442:	b930      	cbnz	r0, 8004452 <_swistat+0x1a>
 8004444:	f000 fbf8 	bl	8004c38 <__errno>
 8004448:	2309      	movs	r3, #9
 800444a:	6003      	str	r3, [r0, #0]
 800444c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004450:	bd70      	pop	{r4, r5, r6, pc}
 8004452:	6863      	ldr	r3, [r4, #4]
 8004454:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004458:	6063      	str	r3, [r4, #4]
 800445a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800445e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8004460:	260c      	movs	r6, #12
 8004462:	4630      	mov	r0, r6
 8004464:	4629      	mov	r1, r5
 8004466:	beab      	bkpt	0x00ab
 8004468:	4605      	mov	r5, r0
 800446a:	4628      	mov	r0, r5
 800446c:	f7ff ff14 	bl	8004298 <checkerror>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d0eb      	beq.n	800444c <_swistat+0x14>
 8004474:	6120      	str	r0, [r4, #16]
 8004476:	2000      	movs	r0, #0
 8004478:	e7ea      	b.n	8004450 <_swistat+0x18>

0800447a <_fstat>:
 800447a:	460b      	mov	r3, r1
 800447c:	b510      	push	{r4, lr}
 800447e:	2100      	movs	r1, #0
 8004480:	4604      	mov	r4, r0
 8004482:	2258      	movs	r2, #88	@ 0x58
 8004484:	4618      	mov	r0, r3
 8004486:	f000 fb88 	bl	8004b9a <memset>
 800448a:	4601      	mov	r1, r0
 800448c:	4620      	mov	r0, r4
 800448e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004492:	f7ff bfd1 	b.w	8004438 <_swistat>

08004496 <_stat>:
 8004496:	b538      	push	{r3, r4, r5, lr}
 8004498:	460d      	mov	r5, r1
 800449a:	4604      	mov	r4, r0
 800449c:	2258      	movs	r2, #88	@ 0x58
 800449e:	2100      	movs	r1, #0
 80044a0:	4628      	mov	r0, r5
 80044a2:	f000 fb7a 	bl	8004b9a <memset>
 80044a6:	4620      	mov	r0, r4
 80044a8:	2100      	movs	r1, #0
 80044aa:	f000 f811 	bl	80044d0 <_swiopen>
 80044ae:	1c43      	adds	r3, r0, #1
 80044b0:	4604      	mov	r4, r0
 80044b2:	d00b      	beq.n	80044cc <_stat+0x36>
 80044b4:	686b      	ldr	r3, [r5, #4]
 80044b6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80044ba:	606b      	str	r3, [r5, #4]
 80044bc:	4629      	mov	r1, r5
 80044be:	f7ff ffbb 	bl	8004438 <_swistat>
 80044c2:	4605      	mov	r5, r0
 80044c4:	4620      	mov	r0, r4
 80044c6:	f7ff ff91 	bl	80043ec <_close>
 80044ca:	462c      	mov	r4, r5
 80044cc:	4620      	mov	r0, r4
 80044ce:	bd38      	pop	{r3, r4, r5, pc}

080044d0 <_swiopen>:
 80044d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044d4:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8004580 <_swiopen+0xb0>
 80044d8:	b096      	sub	sp, #88	@ 0x58
 80044da:	4607      	mov	r7, r0
 80044dc:	460e      	mov	r6, r1
 80044de:	2400      	movs	r4, #0
 80044e0:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80044e4:	3301      	adds	r3, #1
 80044e6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80044ea:	d032      	beq.n	8004552 <_swiopen+0x82>
 80044ec:	3401      	adds	r4, #1
 80044ee:	2c14      	cmp	r4, #20
 80044f0:	d1f6      	bne.n	80044e0 <_swiopen+0x10>
 80044f2:	f000 fba1 	bl	8004c38 <__errno>
 80044f6:	2318      	movs	r3, #24
 80044f8:	e03a      	b.n	8004570 <_swiopen+0xa0>
 80044fa:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80044fe:	f240 6301 	movw	r3, #1537	@ 0x601
 8004502:	07b2      	lsls	r2, r6, #30
 8004504:	bf48      	it	mi
 8004506:	f045 0502 	orrmi.w	r5, r5, #2
 800450a:	421e      	tst	r6, r3
 800450c:	bf18      	it	ne
 800450e:	f045 0504 	orrne.w	r5, r5, #4
 8004512:	0733      	lsls	r3, r6, #28
 8004514:	bf48      	it	mi
 8004516:	f025 0504 	bicmi.w	r5, r5, #4
 800451a:	4638      	mov	r0, r7
 800451c:	bf48      	it	mi
 800451e:	f045 0508 	orrmi.w	r5, r5, #8
 8004522:	9700      	str	r7, [sp, #0]
 8004524:	f7fb fe74 	bl	8000210 <strlen>
 8004528:	e9cd 5001 	strd	r5, r0, [sp, #4]
 800452c:	2501      	movs	r5, #1
 800452e:	4628      	mov	r0, r5
 8004530:	4651      	mov	r1, sl
 8004532:	beab      	bkpt	0x00ab
 8004534:	4605      	mov	r5, r0
 8004536:	2d00      	cmp	r5, #0
 8004538:	db06      	blt.n	8004548 <_swiopen+0x78>
 800453a:	44c8      	add	r8, r9
 800453c:	2300      	movs	r3, #0
 800453e:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8004542:	f8c8 3004 	str.w	r3, [r8, #4]
 8004546:	e016      	b.n	8004576 <_swiopen+0xa6>
 8004548:	4628      	mov	r0, r5
 800454a:	f7ff fe97 	bl	800427c <error>
 800454e:	4604      	mov	r4, r0
 8004550:	e011      	b.n	8004576 <_swiopen+0xa6>
 8004552:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8004556:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800455a:	46ea      	mov	sl, sp
 800455c:	d1cd      	bne.n	80044fa <_swiopen+0x2a>
 800455e:	4651      	mov	r1, sl
 8004560:	4638      	mov	r0, r7
 8004562:	f7ff ff98 	bl	8004496 <_stat>
 8004566:	3001      	adds	r0, #1
 8004568:	d0c7      	beq.n	80044fa <_swiopen+0x2a>
 800456a:	f000 fb65 	bl	8004c38 <__errno>
 800456e:	2311      	movs	r3, #17
 8004570:	6003      	str	r3, [r0, #0]
 8004572:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004576:	4620      	mov	r0, r4
 8004578:	b016      	add	sp, #88	@ 0x58
 800457a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800457e:	bf00      	nop
 8004580:	2000418c 	.word	0x2000418c

08004584 <_get_semihosting_exts>:
 8004584:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004588:	4606      	mov	r6, r0
 800458a:	460f      	mov	r7, r1
 800458c:	4829      	ldr	r0, [pc, #164]	@ (8004634 <_get_semihosting_exts+0xb0>)
 800458e:	2100      	movs	r1, #0
 8004590:	4615      	mov	r5, r2
 8004592:	f7ff ff9d 	bl	80044d0 <_swiopen>
 8004596:	462a      	mov	r2, r5
 8004598:	4604      	mov	r4, r0
 800459a:	2100      	movs	r1, #0
 800459c:	4630      	mov	r0, r6
 800459e:	f000 fafc 	bl	8004b9a <memset>
 80045a2:	1c63      	adds	r3, r4, #1
 80045a4:	d014      	beq.n	80045d0 <_get_semihosting_exts+0x4c>
 80045a6:	4620      	mov	r0, r4
 80045a8:	f7ff fe4e 	bl	8004248 <findslot>
 80045ac:	f04f 080c 	mov.w	r8, #12
 80045b0:	4681      	mov	r9, r0
 80045b2:	4640      	mov	r0, r8
 80045b4:	4649      	mov	r1, r9
 80045b6:	beab      	bkpt	0x00ab
 80045b8:	4680      	mov	r8, r0
 80045ba:	4640      	mov	r0, r8
 80045bc:	f7ff fe6c 	bl	8004298 <checkerror>
 80045c0:	2803      	cmp	r0, #3
 80045c2:	dd02      	ble.n	80045ca <_get_semihosting_exts+0x46>
 80045c4:	1ec3      	subs	r3, r0, #3
 80045c6:	42ab      	cmp	r3, r5
 80045c8:	dc07      	bgt.n	80045da <_get_semihosting_exts+0x56>
 80045ca:	4620      	mov	r0, r4
 80045cc:	f7ff ff0e 	bl	80043ec <_close>
 80045d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045d4:	b003      	add	sp, #12
 80045d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80045da:	2204      	movs	r2, #4
 80045dc:	eb0d 0102 	add.w	r1, sp, r2
 80045e0:	4620      	mov	r0, r4
 80045e2:	f7ff fe6e 	bl	80042c2 <_read>
 80045e6:	2803      	cmp	r0, #3
 80045e8:	ddef      	ble.n	80045ca <_get_semihosting_exts+0x46>
 80045ea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80045ee:	2b53      	cmp	r3, #83	@ 0x53
 80045f0:	d1eb      	bne.n	80045ca <_get_semihosting_exts+0x46>
 80045f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80045f6:	2b48      	cmp	r3, #72	@ 0x48
 80045f8:	d1e7      	bne.n	80045ca <_get_semihosting_exts+0x46>
 80045fa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80045fe:	2b46      	cmp	r3, #70	@ 0x46
 8004600:	d1e3      	bne.n	80045ca <_get_semihosting_exts+0x46>
 8004602:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004606:	2b42      	cmp	r3, #66	@ 0x42
 8004608:	d1df      	bne.n	80045ca <_get_semihosting_exts+0x46>
 800460a:	2201      	movs	r2, #1
 800460c:	4639      	mov	r1, r7
 800460e:	4620      	mov	r0, r4
 8004610:	f7ff fe71 	bl	80042f6 <_swilseek>
 8004614:	2800      	cmp	r0, #0
 8004616:	dbd8      	blt.n	80045ca <_get_semihosting_exts+0x46>
 8004618:	462a      	mov	r2, r5
 800461a:	4631      	mov	r1, r6
 800461c:	4620      	mov	r0, r4
 800461e:	f7ff fe50 	bl	80042c2 <_read>
 8004622:	4605      	mov	r5, r0
 8004624:	4620      	mov	r0, r4
 8004626:	f7ff fee1 	bl	80043ec <_close>
 800462a:	4628      	mov	r0, r5
 800462c:	f7ff fe34 	bl	8004298 <checkerror>
 8004630:	e7d0      	b.n	80045d4 <_get_semihosting_exts+0x50>
 8004632:	bf00      	nop
 8004634:	08005b74 	.word	0x08005b74

08004638 <initialise_semihosting_exts>:
 8004638:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800463a:	4d0a      	ldr	r5, [pc, #40]	@ (8004664 <initialise_semihosting_exts+0x2c>)
 800463c:	4c0a      	ldr	r4, [pc, #40]	@ (8004668 <initialise_semihosting_exts+0x30>)
 800463e:	2100      	movs	r1, #0
 8004640:	2201      	movs	r2, #1
 8004642:	a801      	add	r0, sp, #4
 8004644:	6029      	str	r1, [r5, #0]
 8004646:	6022      	str	r2, [r4, #0]
 8004648:	f7ff ff9c 	bl	8004584 <_get_semihosting_exts>
 800464c:	2800      	cmp	r0, #0
 800464e:	dd07      	ble.n	8004660 <initialise_semihosting_exts+0x28>
 8004650:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004654:	f003 0201 	and.w	r2, r3, #1
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	602a      	str	r2, [r5, #0]
 800465e:	6023      	str	r3, [r4, #0]
 8004660:	b003      	add	sp, #12
 8004662:	bd30      	pop	{r4, r5, pc}
 8004664:	20000024 	.word	0x20000024
 8004668:	20000020 	.word	0x20000020

0800466c <_has_ext_stdout_stderr>:
 800466c:	b510      	push	{r4, lr}
 800466e:	4c04      	ldr	r4, [pc, #16]	@ (8004680 <_has_ext_stdout_stderr+0x14>)
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	da01      	bge.n	800467a <_has_ext_stdout_stderr+0xe>
 8004676:	f7ff ffdf 	bl	8004638 <initialise_semihosting_exts>
 800467a:	6820      	ldr	r0, [r4, #0]
 800467c:	bd10      	pop	{r4, pc}
 800467e:	bf00      	nop
 8004680:	20000020 	.word	0x20000020

08004684 <initialise_monitor_handles>:
 8004684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004688:	b085      	sub	sp, #20
 800468a:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 800473c <initialise_monitor_handles+0xb8>
 800468e:	f8cd 9004 	str.w	r9, [sp, #4]
 8004692:	2303      	movs	r3, #3
 8004694:	2400      	movs	r4, #0
 8004696:	9303      	str	r3, [sp, #12]
 8004698:	af01      	add	r7, sp, #4
 800469a:	9402      	str	r4, [sp, #8]
 800469c:	2501      	movs	r5, #1
 800469e:	4628      	mov	r0, r5
 80046a0:	4639      	mov	r1, r7
 80046a2:	beab      	bkpt	0x00ab
 80046a4:	4605      	mov	r5, r0
 80046a6:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8004740 <initialise_monitor_handles+0xbc>
 80046aa:	4623      	mov	r3, r4
 80046ac:	4c20      	ldr	r4, [pc, #128]	@ (8004730 <initialise_monitor_handles+0xac>)
 80046ae:	f8c8 5000 	str.w	r5, [r8]
 80046b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80046b6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80046ba:	3301      	adds	r3, #1
 80046bc:	2b14      	cmp	r3, #20
 80046be:	d1fa      	bne.n	80046b6 <initialise_monitor_handles+0x32>
 80046c0:	f7ff ffd4 	bl	800466c <_has_ext_stdout_stderr>
 80046c4:	4d1b      	ldr	r5, [pc, #108]	@ (8004734 <initialise_monitor_handles+0xb0>)
 80046c6:	b1d0      	cbz	r0, 80046fe <initialise_monitor_handles+0x7a>
 80046c8:	f04f 0a03 	mov.w	sl, #3
 80046cc:	2304      	movs	r3, #4
 80046ce:	f8cd 9004 	str.w	r9, [sp, #4]
 80046d2:	2601      	movs	r6, #1
 80046d4:	f8cd a00c 	str.w	sl, [sp, #12]
 80046d8:	9302      	str	r3, [sp, #8]
 80046da:	4630      	mov	r0, r6
 80046dc:	4639      	mov	r1, r7
 80046de:	beab      	bkpt	0x00ab
 80046e0:	4683      	mov	fp, r0
 80046e2:	4b15      	ldr	r3, [pc, #84]	@ (8004738 <initialise_monitor_handles+0xb4>)
 80046e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80046e8:	f8c3 b000 	str.w	fp, [r3]
 80046ec:	2308      	movs	r3, #8
 80046ee:	f8cd a00c 	str.w	sl, [sp, #12]
 80046f2:	9302      	str	r3, [sp, #8]
 80046f4:	4630      	mov	r0, r6
 80046f6:	4639      	mov	r1, r7
 80046f8:	beab      	bkpt	0x00ab
 80046fa:	4606      	mov	r6, r0
 80046fc:	602e      	str	r6, [r5, #0]
 80046fe:	682b      	ldr	r3, [r5, #0]
 8004700:	3301      	adds	r3, #1
 8004702:	bf02      	ittt	eq
 8004704:	4b0c      	ldreq	r3, [pc, #48]	@ (8004738 <initialise_monitor_handles+0xb4>)
 8004706:	681b      	ldreq	r3, [r3, #0]
 8004708:	602b      	streq	r3, [r5, #0]
 800470a:	2600      	movs	r6, #0
 800470c:	f8d8 3000 	ldr.w	r3, [r8]
 8004710:	6023      	str	r3, [r4, #0]
 8004712:	6066      	str	r6, [r4, #4]
 8004714:	f7ff ffaa 	bl	800466c <_has_ext_stdout_stderr>
 8004718:	b130      	cbz	r0, 8004728 <initialise_monitor_handles+0xa4>
 800471a:	4b07      	ldr	r3, [pc, #28]	@ (8004738 <initialise_monitor_handles+0xb4>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8004722:	682b      	ldr	r3, [r5, #0]
 8004724:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8004728:	b005      	add	sp, #20
 800472a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800472e:	bf00      	nop
 8004730:	2000418c 	.word	0x2000418c
 8004734:	20004180 	.word	0x20004180
 8004738:	20004184 	.word	0x20004184
 800473c:	08005b8a 	.word	0x08005b8a
 8004740:	20004188 	.word	0x20004188

08004744 <_isatty>:
 8004744:	b570      	push	{r4, r5, r6, lr}
 8004746:	f7ff fd7f 	bl	8004248 <findslot>
 800474a:	2409      	movs	r4, #9
 800474c:	4605      	mov	r5, r0
 800474e:	b920      	cbnz	r0, 800475a <_isatty+0x16>
 8004750:	f000 fa72 	bl	8004c38 <__errno>
 8004754:	6004      	str	r4, [r0, #0]
 8004756:	2000      	movs	r0, #0
 8004758:	bd70      	pop	{r4, r5, r6, pc}
 800475a:	4620      	mov	r0, r4
 800475c:	4629      	mov	r1, r5
 800475e:	beab      	bkpt	0x00ab
 8004760:	4604      	mov	r4, r0
 8004762:	2c01      	cmp	r4, #1
 8004764:	4620      	mov	r0, r4
 8004766:	d0f7      	beq.n	8004758 <_isatty+0x14>
 8004768:	f000 fa66 	bl	8004c38 <__errno>
 800476c:	2513      	movs	r5, #19
 800476e:	4604      	mov	r4, r0
 8004770:	2600      	movs	r6, #0
 8004772:	4628      	mov	r0, r5
 8004774:	4631      	mov	r1, r6
 8004776:	beab      	bkpt	0x00ab
 8004778:	4605      	mov	r5, r0
 800477a:	6025      	str	r5, [r4, #0]
 800477c:	e7eb      	b.n	8004756 <_isatty+0x12>
	...

08004780 <__sflush_r>:
 8004780:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004788:	0716      	lsls	r6, r2, #28
 800478a:	4605      	mov	r5, r0
 800478c:	460c      	mov	r4, r1
 800478e:	d454      	bmi.n	800483a <__sflush_r+0xba>
 8004790:	684b      	ldr	r3, [r1, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	dc02      	bgt.n	800479c <__sflush_r+0x1c>
 8004796:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004798:	2b00      	cmp	r3, #0
 800479a:	dd48      	ble.n	800482e <__sflush_r+0xae>
 800479c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800479e:	2e00      	cmp	r6, #0
 80047a0:	d045      	beq.n	800482e <__sflush_r+0xae>
 80047a2:	2300      	movs	r3, #0
 80047a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80047a8:	682f      	ldr	r7, [r5, #0]
 80047aa:	6a21      	ldr	r1, [r4, #32]
 80047ac:	602b      	str	r3, [r5, #0]
 80047ae:	d030      	beq.n	8004812 <__sflush_r+0x92>
 80047b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	0759      	lsls	r1, r3, #29
 80047b6:	d505      	bpl.n	80047c4 <__sflush_r+0x44>
 80047b8:	6863      	ldr	r3, [r4, #4]
 80047ba:	1ad2      	subs	r2, r2, r3
 80047bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80047be:	b10b      	cbz	r3, 80047c4 <__sflush_r+0x44>
 80047c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047c2:	1ad2      	subs	r2, r2, r3
 80047c4:	2300      	movs	r3, #0
 80047c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047c8:	6a21      	ldr	r1, [r4, #32]
 80047ca:	4628      	mov	r0, r5
 80047cc:	47b0      	blx	r6
 80047ce:	1c43      	adds	r3, r0, #1
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	d106      	bne.n	80047e2 <__sflush_r+0x62>
 80047d4:	6829      	ldr	r1, [r5, #0]
 80047d6:	291d      	cmp	r1, #29
 80047d8:	d82b      	bhi.n	8004832 <__sflush_r+0xb2>
 80047da:	4a2a      	ldr	r2, [pc, #168]	@ (8004884 <__sflush_r+0x104>)
 80047dc:	40ca      	lsrs	r2, r1
 80047de:	07d6      	lsls	r6, r2, #31
 80047e0:	d527      	bpl.n	8004832 <__sflush_r+0xb2>
 80047e2:	2200      	movs	r2, #0
 80047e4:	6062      	str	r2, [r4, #4]
 80047e6:	04d9      	lsls	r1, r3, #19
 80047e8:	6922      	ldr	r2, [r4, #16]
 80047ea:	6022      	str	r2, [r4, #0]
 80047ec:	d504      	bpl.n	80047f8 <__sflush_r+0x78>
 80047ee:	1c42      	adds	r2, r0, #1
 80047f0:	d101      	bne.n	80047f6 <__sflush_r+0x76>
 80047f2:	682b      	ldr	r3, [r5, #0]
 80047f4:	b903      	cbnz	r3, 80047f8 <__sflush_r+0x78>
 80047f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80047f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047fa:	602f      	str	r7, [r5, #0]
 80047fc:	b1b9      	cbz	r1, 800482e <__sflush_r+0xae>
 80047fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004802:	4299      	cmp	r1, r3
 8004804:	d002      	beq.n	800480c <__sflush_r+0x8c>
 8004806:	4628      	mov	r0, r5
 8004808:	f000 fa52 	bl	8004cb0 <_free_r>
 800480c:	2300      	movs	r3, #0
 800480e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004810:	e00d      	b.n	800482e <__sflush_r+0xae>
 8004812:	2301      	movs	r3, #1
 8004814:	4628      	mov	r0, r5
 8004816:	47b0      	blx	r6
 8004818:	4602      	mov	r2, r0
 800481a:	1c50      	adds	r0, r2, #1
 800481c:	d1c9      	bne.n	80047b2 <__sflush_r+0x32>
 800481e:	682b      	ldr	r3, [r5, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0c6      	beq.n	80047b2 <__sflush_r+0x32>
 8004824:	2b1d      	cmp	r3, #29
 8004826:	d001      	beq.n	800482c <__sflush_r+0xac>
 8004828:	2b16      	cmp	r3, #22
 800482a:	d11e      	bne.n	800486a <__sflush_r+0xea>
 800482c:	602f      	str	r7, [r5, #0]
 800482e:	2000      	movs	r0, #0
 8004830:	e022      	b.n	8004878 <__sflush_r+0xf8>
 8004832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004836:	b21b      	sxth	r3, r3
 8004838:	e01b      	b.n	8004872 <__sflush_r+0xf2>
 800483a:	690f      	ldr	r7, [r1, #16]
 800483c:	2f00      	cmp	r7, #0
 800483e:	d0f6      	beq.n	800482e <__sflush_r+0xae>
 8004840:	0793      	lsls	r3, r2, #30
 8004842:	680e      	ldr	r6, [r1, #0]
 8004844:	bf08      	it	eq
 8004846:	694b      	ldreq	r3, [r1, #20]
 8004848:	600f      	str	r7, [r1, #0]
 800484a:	bf18      	it	ne
 800484c:	2300      	movne	r3, #0
 800484e:	eba6 0807 	sub.w	r8, r6, r7
 8004852:	608b      	str	r3, [r1, #8]
 8004854:	f1b8 0f00 	cmp.w	r8, #0
 8004858:	dde9      	ble.n	800482e <__sflush_r+0xae>
 800485a:	6a21      	ldr	r1, [r4, #32]
 800485c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800485e:	4643      	mov	r3, r8
 8004860:	463a      	mov	r2, r7
 8004862:	4628      	mov	r0, r5
 8004864:	47b0      	blx	r6
 8004866:	2800      	cmp	r0, #0
 8004868:	dc08      	bgt.n	800487c <__sflush_r+0xfc>
 800486a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800486e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004872:	81a3      	strh	r3, [r4, #12]
 8004874:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800487c:	4407      	add	r7, r0
 800487e:	eba8 0800 	sub.w	r8, r8, r0
 8004882:	e7e7      	b.n	8004854 <__sflush_r+0xd4>
 8004884:	20400001 	.word	0x20400001

08004888 <_fflush_r>:
 8004888:	b538      	push	{r3, r4, r5, lr}
 800488a:	690b      	ldr	r3, [r1, #16]
 800488c:	4605      	mov	r5, r0
 800488e:	460c      	mov	r4, r1
 8004890:	b913      	cbnz	r3, 8004898 <_fflush_r+0x10>
 8004892:	2500      	movs	r5, #0
 8004894:	4628      	mov	r0, r5
 8004896:	bd38      	pop	{r3, r4, r5, pc}
 8004898:	b118      	cbz	r0, 80048a2 <_fflush_r+0x1a>
 800489a:	6a03      	ldr	r3, [r0, #32]
 800489c:	b90b      	cbnz	r3, 80048a2 <_fflush_r+0x1a>
 800489e:	f000 f8bb 	bl	8004a18 <__sinit>
 80048a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0f3      	beq.n	8004892 <_fflush_r+0xa>
 80048aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048ac:	07d0      	lsls	r0, r2, #31
 80048ae:	d404      	bmi.n	80048ba <_fflush_r+0x32>
 80048b0:	0599      	lsls	r1, r3, #22
 80048b2:	d402      	bmi.n	80048ba <_fflush_r+0x32>
 80048b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048b6:	f000 f9ea 	bl	8004c8e <__retarget_lock_acquire_recursive>
 80048ba:	4628      	mov	r0, r5
 80048bc:	4621      	mov	r1, r4
 80048be:	f7ff ff5f 	bl	8004780 <__sflush_r>
 80048c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048c4:	07da      	lsls	r2, r3, #31
 80048c6:	4605      	mov	r5, r0
 80048c8:	d4e4      	bmi.n	8004894 <_fflush_r+0xc>
 80048ca:	89a3      	ldrh	r3, [r4, #12]
 80048cc:	059b      	lsls	r3, r3, #22
 80048ce:	d4e1      	bmi.n	8004894 <_fflush_r+0xc>
 80048d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048d2:	f000 f9dd 	bl	8004c90 <__retarget_lock_release_recursive>
 80048d6:	e7dd      	b.n	8004894 <_fflush_r+0xc>

080048d8 <fflush>:
 80048d8:	4601      	mov	r1, r0
 80048da:	b920      	cbnz	r0, 80048e6 <fflush+0xe>
 80048dc:	4a04      	ldr	r2, [pc, #16]	@ (80048f0 <fflush+0x18>)
 80048de:	4905      	ldr	r1, [pc, #20]	@ (80048f4 <fflush+0x1c>)
 80048e0:	4805      	ldr	r0, [pc, #20]	@ (80048f8 <fflush+0x20>)
 80048e2:	f000 b8b1 	b.w	8004a48 <_fwalk_sglue>
 80048e6:	4b05      	ldr	r3, [pc, #20]	@ (80048fc <fflush+0x24>)
 80048e8:	6818      	ldr	r0, [r3, #0]
 80048ea:	f7ff bfcd 	b.w	8004888 <_fflush_r>
 80048ee:	bf00      	nop
 80048f0:	20000028 	.word	0x20000028
 80048f4:	08004889 	.word	0x08004889
 80048f8:	20000038 	.word	0x20000038
 80048fc:	20000034 	.word	0x20000034

08004900 <std>:
 8004900:	2300      	movs	r3, #0
 8004902:	b510      	push	{r4, lr}
 8004904:	4604      	mov	r4, r0
 8004906:	e9c0 3300 	strd	r3, r3, [r0]
 800490a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800490e:	6083      	str	r3, [r0, #8]
 8004910:	8181      	strh	r1, [r0, #12]
 8004912:	6643      	str	r3, [r0, #100]	@ 0x64
 8004914:	81c2      	strh	r2, [r0, #14]
 8004916:	6183      	str	r3, [r0, #24]
 8004918:	4619      	mov	r1, r3
 800491a:	2208      	movs	r2, #8
 800491c:	305c      	adds	r0, #92	@ 0x5c
 800491e:	f000 f93c 	bl	8004b9a <memset>
 8004922:	4b0d      	ldr	r3, [pc, #52]	@ (8004958 <std+0x58>)
 8004924:	6263      	str	r3, [r4, #36]	@ 0x24
 8004926:	4b0d      	ldr	r3, [pc, #52]	@ (800495c <std+0x5c>)
 8004928:	62a3      	str	r3, [r4, #40]	@ 0x28
 800492a:	4b0d      	ldr	r3, [pc, #52]	@ (8004960 <std+0x60>)
 800492c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800492e:	4b0d      	ldr	r3, [pc, #52]	@ (8004964 <std+0x64>)
 8004930:	6323      	str	r3, [r4, #48]	@ 0x30
 8004932:	4b0d      	ldr	r3, [pc, #52]	@ (8004968 <std+0x68>)
 8004934:	6224      	str	r4, [r4, #32]
 8004936:	429c      	cmp	r4, r3
 8004938:	d006      	beq.n	8004948 <std+0x48>
 800493a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800493e:	4294      	cmp	r4, r2
 8004940:	d002      	beq.n	8004948 <std+0x48>
 8004942:	33d0      	adds	r3, #208	@ 0xd0
 8004944:	429c      	cmp	r4, r3
 8004946:	d105      	bne.n	8004954 <std+0x54>
 8004948:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800494c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004950:	f000 b99c 	b.w	8004c8c <__retarget_lock_init_recursive>
 8004954:	bd10      	pop	{r4, pc}
 8004956:	bf00      	nop
 8004958:	08004b15 	.word	0x08004b15
 800495c:	08004b37 	.word	0x08004b37
 8004960:	08004b6f 	.word	0x08004b6f
 8004964:	08004b93 	.word	0x08004b93
 8004968:	2000422c 	.word	0x2000422c

0800496c <stdio_exit_handler>:
 800496c:	4a02      	ldr	r2, [pc, #8]	@ (8004978 <stdio_exit_handler+0xc>)
 800496e:	4903      	ldr	r1, [pc, #12]	@ (800497c <stdio_exit_handler+0x10>)
 8004970:	4803      	ldr	r0, [pc, #12]	@ (8004980 <stdio_exit_handler+0x14>)
 8004972:	f000 b869 	b.w	8004a48 <_fwalk_sglue>
 8004976:	bf00      	nop
 8004978:	20000028 	.word	0x20000028
 800497c:	08004889 	.word	0x08004889
 8004980:	20000038 	.word	0x20000038

08004984 <cleanup_stdio>:
 8004984:	6841      	ldr	r1, [r0, #4]
 8004986:	4b0c      	ldr	r3, [pc, #48]	@ (80049b8 <cleanup_stdio+0x34>)
 8004988:	4299      	cmp	r1, r3
 800498a:	b510      	push	{r4, lr}
 800498c:	4604      	mov	r4, r0
 800498e:	d001      	beq.n	8004994 <cleanup_stdio+0x10>
 8004990:	f7ff ff7a 	bl	8004888 <_fflush_r>
 8004994:	68a1      	ldr	r1, [r4, #8]
 8004996:	4b09      	ldr	r3, [pc, #36]	@ (80049bc <cleanup_stdio+0x38>)
 8004998:	4299      	cmp	r1, r3
 800499a:	d002      	beq.n	80049a2 <cleanup_stdio+0x1e>
 800499c:	4620      	mov	r0, r4
 800499e:	f7ff ff73 	bl	8004888 <_fflush_r>
 80049a2:	68e1      	ldr	r1, [r4, #12]
 80049a4:	4b06      	ldr	r3, [pc, #24]	@ (80049c0 <cleanup_stdio+0x3c>)
 80049a6:	4299      	cmp	r1, r3
 80049a8:	d004      	beq.n	80049b4 <cleanup_stdio+0x30>
 80049aa:	4620      	mov	r0, r4
 80049ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049b0:	f7ff bf6a 	b.w	8004888 <_fflush_r>
 80049b4:	bd10      	pop	{r4, pc}
 80049b6:	bf00      	nop
 80049b8:	2000422c 	.word	0x2000422c
 80049bc:	20004294 	.word	0x20004294
 80049c0:	200042fc 	.word	0x200042fc

080049c4 <global_stdio_init.part.0>:
 80049c4:	b510      	push	{r4, lr}
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <global_stdio_init.part.0+0x30>)
 80049c8:	4c0b      	ldr	r4, [pc, #44]	@ (80049f8 <global_stdio_init.part.0+0x34>)
 80049ca:	4a0c      	ldr	r2, [pc, #48]	@ (80049fc <global_stdio_init.part.0+0x38>)
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	4620      	mov	r0, r4
 80049d0:	2200      	movs	r2, #0
 80049d2:	2104      	movs	r1, #4
 80049d4:	f7ff ff94 	bl	8004900 <std>
 80049d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80049dc:	2201      	movs	r2, #1
 80049de:	2109      	movs	r1, #9
 80049e0:	f7ff ff8e 	bl	8004900 <std>
 80049e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80049e8:	2202      	movs	r2, #2
 80049ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049ee:	2112      	movs	r1, #18
 80049f0:	f7ff bf86 	b.w	8004900 <std>
 80049f4:	20004364 	.word	0x20004364
 80049f8:	2000422c 	.word	0x2000422c
 80049fc:	0800496d 	.word	0x0800496d

08004a00 <__sfp_lock_acquire>:
 8004a00:	4801      	ldr	r0, [pc, #4]	@ (8004a08 <__sfp_lock_acquire+0x8>)
 8004a02:	f000 b944 	b.w	8004c8e <__retarget_lock_acquire_recursive>
 8004a06:	bf00      	nop
 8004a08:	2000436d 	.word	0x2000436d

08004a0c <__sfp_lock_release>:
 8004a0c:	4801      	ldr	r0, [pc, #4]	@ (8004a14 <__sfp_lock_release+0x8>)
 8004a0e:	f000 b93f 	b.w	8004c90 <__retarget_lock_release_recursive>
 8004a12:	bf00      	nop
 8004a14:	2000436d 	.word	0x2000436d

08004a18 <__sinit>:
 8004a18:	b510      	push	{r4, lr}
 8004a1a:	4604      	mov	r4, r0
 8004a1c:	f7ff fff0 	bl	8004a00 <__sfp_lock_acquire>
 8004a20:	6a23      	ldr	r3, [r4, #32]
 8004a22:	b11b      	cbz	r3, 8004a2c <__sinit+0x14>
 8004a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a28:	f7ff bff0 	b.w	8004a0c <__sfp_lock_release>
 8004a2c:	4b04      	ldr	r3, [pc, #16]	@ (8004a40 <__sinit+0x28>)
 8004a2e:	6223      	str	r3, [r4, #32]
 8004a30:	4b04      	ldr	r3, [pc, #16]	@ (8004a44 <__sinit+0x2c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1f5      	bne.n	8004a24 <__sinit+0xc>
 8004a38:	f7ff ffc4 	bl	80049c4 <global_stdio_init.part.0>
 8004a3c:	e7f2      	b.n	8004a24 <__sinit+0xc>
 8004a3e:	bf00      	nop
 8004a40:	08004985 	.word	0x08004985
 8004a44:	20004364 	.word	0x20004364

08004a48 <_fwalk_sglue>:
 8004a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a4c:	4607      	mov	r7, r0
 8004a4e:	4688      	mov	r8, r1
 8004a50:	4614      	mov	r4, r2
 8004a52:	2600      	movs	r6, #0
 8004a54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a58:	f1b9 0901 	subs.w	r9, r9, #1
 8004a5c:	d505      	bpl.n	8004a6a <_fwalk_sglue+0x22>
 8004a5e:	6824      	ldr	r4, [r4, #0]
 8004a60:	2c00      	cmp	r4, #0
 8004a62:	d1f7      	bne.n	8004a54 <_fwalk_sglue+0xc>
 8004a64:	4630      	mov	r0, r6
 8004a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a6a:	89ab      	ldrh	r3, [r5, #12]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d907      	bls.n	8004a80 <_fwalk_sglue+0x38>
 8004a70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a74:	3301      	adds	r3, #1
 8004a76:	d003      	beq.n	8004a80 <_fwalk_sglue+0x38>
 8004a78:	4629      	mov	r1, r5
 8004a7a:	4638      	mov	r0, r7
 8004a7c:	47c0      	blx	r8
 8004a7e:	4306      	orrs	r6, r0
 8004a80:	3568      	adds	r5, #104	@ 0x68
 8004a82:	e7e9      	b.n	8004a58 <_fwalk_sglue+0x10>

08004a84 <iprintf>:
 8004a84:	b40f      	push	{r0, r1, r2, r3}
 8004a86:	b507      	push	{r0, r1, r2, lr}
 8004a88:	4906      	ldr	r1, [pc, #24]	@ (8004aa4 <iprintf+0x20>)
 8004a8a:	ab04      	add	r3, sp, #16
 8004a8c:	6808      	ldr	r0, [r1, #0]
 8004a8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a92:	6881      	ldr	r1, [r0, #8]
 8004a94:	9301      	str	r3, [sp, #4]
 8004a96:	f000 fb85 	bl	80051a4 <_vfiprintf_r>
 8004a9a:	b003      	add	sp, #12
 8004a9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004aa0:	b004      	add	sp, #16
 8004aa2:	4770      	bx	lr
 8004aa4:	20000034 	.word	0x20000034

08004aa8 <sniprintf>:
 8004aa8:	b40c      	push	{r2, r3}
 8004aaa:	b530      	push	{r4, r5, lr}
 8004aac:	4b18      	ldr	r3, [pc, #96]	@ (8004b10 <sniprintf+0x68>)
 8004aae:	1e0c      	subs	r4, r1, #0
 8004ab0:	681d      	ldr	r5, [r3, #0]
 8004ab2:	b09d      	sub	sp, #116	@ 0x74
 8004ab4:	da08      	bge.n	8004ac8 <sniprintf+0x20>
 8004ab6:	238b      	movs	r3, #139	@ 0x8b
 8004ab8:	602b      	str	r3, [r5, #0]
 8004aba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004abe:	b01d      	add	sp, #116	@ 0x74
 8004ac0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ac4:	b002      	add	sp, #8
 8004ac6:	4770      	bx	lr
 8004ac8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004acc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004ad6:	bf14      	ite	ne
 8004ad8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004adc:	4623      	moveq	r3, r4
 8004ade:	9304      	str	r3, [sp, #16]
 8004ae0:	9307      	str	r3, [sp, #28]
 8004ae2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ae6:	9002      	str	r0, [sp, #8]
 8004ae8:	9006      	str	r0, [sp, #24]
 8004aea:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004aee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004af0:	ab21      	add	r3, sp, #132	@ 0x84
 8004af2:	a902      	add	r1, sp, #8
 8004af4:	4628      	mov	r0, r5
 8004af6:	9301      	str	r3, [sp, #4]
 8004af8:	f000 fa2e 	bl	8004f58 <_svfiprintf_r>
 8004afc:	1c43      	adds	r3, r0, #1
 8004afe:	bfbc      	itt	lt
 8004b00:	238b      	movlt	r3, #139	@ 0x8b
 8004b02:	602b      	strlt	r3, [r5, #0]
 8004b04:	2c00      	cmp	r4, #0
 8004b06:	d0da      	beq.n	8004abe <sniprintf+0x16>
 8004b08:	9b02      	ldr	r3, [sp, #8]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	701a      	strb	r2, [r3, #0]
 8004b0e:	e7d6      	b.n	8004abe <sniprintf+0x16>
 8004b10:	20000034 	.word	0x20000034

08004b14 <__sread>:
 8004b14:	b510      	push	{r4, lr}
 8004b16:	460c      	mov	r4, r1
 8004b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1c:	f000 f868 	bl	8004bf0 <_read_r>
 8004b20:	2800      	cmp	r0, #0
 8004b22:	bfab      	itete	ge
 8004b24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b26:	89a3      	ldrhlt	r3, [r4, #12]
 8004b28:	181b      	addge	r3, r3, r0
 8004b2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b2e:	bfac      	ite	ge
 8004b30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b32:	81a3      	strhlt	r3, [r4, #12]
 8004b34:	bd10      	pop	{r4, pc}

08004b36 <__swrite>:
 8004b36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b3a:	461f      	mov	r7, r3
 8004b3c:	898b      	ldrh	r3, [r1, #12]
 8004b3e:	05db      	lsls	r3, r3, #23
 8004b40:	4605      	mov	r5, r0
 8004b42:	460c      	mov	r4, r1
 8004b44:	4616      	mov	r6, r2
 8004b46:	d505      	bpl.n	8004b54 <__swrite+0x1e>
 8004b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f000 f83c 	bl	8004bcc <_lseek_r>
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b5e:	81a3      	strh	r3, [r4, #12]
 8004b60:	4632      	mov	r2, r6
 8004b62:	463b      	mov	r3, r7
 8004b64:	4628      	mov	r0, r5
 8004b66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6a:	f000 b853 	b.w	8004c14 <_write_r>

08004b6e <__sseek>:
 8004b6e:	b510      	push	{r4, lr}
 8004b70:	460c      	mov	r4, r1
 8004b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b76:	f000 f829 	bl	8004bcc <_lseek_r>
 8004b7a:	1c43      	adds	r3, r0, #1
 8004b7c:	89a3      	ldrh	r3, [r4, #12]
 8004b7e:	bf15      	itete	ne
 8004b80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b8a:	81a3      	strheq	r3, [r4, #12]
 8004b8c:	bf18      	it	ne
 8004b8e:	81a3      	strhne	r3, [r4, #12]
 8004b90:	bd10      	pop	{r4, pc}

08004b92 <__sclose>:
 8004b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b96:	f000 b809 	b.w	8004bac <_close_r>

08004b9a <memset>:
 8004b9a:	4402      	add	r2, r0
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d100      	bne.n	8004ba4 <memset+0xa>
 8004ba2:	4770      	bx	lr
 8004ba4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ba8:	e7f9      	b.n	8004b9e <memset+0x4>
	...

08004bac <_close_r>:
 8004bac:	b538      	push	{r3, r4, r5, lr}
 8004bae:	4d06      	ldr	r5, [pc, #24]	@ (8004bc8 <_close_r+0x1c>)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	4608      	mov	r0, r1
 8004bb6:	602b      	str	r3, [r5, #0]
 8004bb8:	f7ff fc18 	bl	80043ec <_close>
 8004bbc:	1c43      	adds	r3, r0, #1
 8004bbe:	d102      	bne.n	8004bc6 <_close_r+0x1a>
 8004bc0:	682b      	ldr	r3, [r5, #0]
 8004bc2:	b103      	cbz	r3, 8004bc6 <_close_r+0x1a>
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	bd38      	pop	{r3, r4, r5, pc}
 8004bc8:	20004368 	.word	0x20004368

08004bcc <_lseek_r>:
 8004bcc:	b538      	push	{r3, r4, r5, lr}
 8004bce:	4d07      	ldr	r5, [pc, #28]	@ (8004bec <_lseek_r+0x20>)
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	4608      	mov	r0, r1
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	602a      	str	r2, [r5, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	f7ff fbc7 	bl	800436e <_lseek>
 8004be0:	1c43      	adds	r3, r0, #1
 8004be2:	d102      	bne.n	8004bea <_lseek_r+0x1e>
 8004be4:	682b      	ldr	r3, [r5, #0]
 8004be6:	b103      	cbz	r3, 8004bea <_lseek_r+0x1e>
 8004be8:	6023      	str	r3, [r4, #0]
 8004bea:	bd38      	pop	{r3, r4, r5, pc}
 8004bec:	20004368 	.word	0x20004368

08004bf0 <_read_r>:
 8004bf0:	b538      	push	{r3, r4, r5, lr}
 8004bf2:	4d07      	ldr	r5, [pc, #28]	@ (8004c10 <_read_r+0x20>)
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	4608      	mov	r0, r1
 8004bf8:	4611      	mov	r1, r2
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	602a      	str	r2, [r5, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f7ff fb5f 	bl	80042c2 <_read>
 8004c04:	1c43      	adds	r3, r0, #1
 8004c06:	d102      	bne.n	8004c0e <_read_r+0x1e>
 8004c08:	682b      	ldr	r3, [r5, #0]
 8004c0a:	b103      	cbz	r3, 8004c0e <_read_r+0x1e>
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	bd38      	pop	{r3, r4, r5, pc}
 8004c10:	20004368 	.word	0x20004368

08004c14 <_write_r>:
 8004c14:	b538      	push	{r3, r4, r5, lr}
 8004c16:	4d07      	ldr	r5, [pc, #28]	@ (8004c34 <_write_r+0x20>)
 8004c18:	4604      	mov	r4, r0
 8004c1a:	4608      	mov	r0, r1
 8004c1c:	4611      	mov	r1, r2
 8004c1e:	2200      	movs	r2, #0
 8004c20:	602a      	str	r2, [r5, #0]
 8004c22:	461a      	mov	r2, r3
 8004c24:	f7ff fbb5 	bl	8004392 <_write>
 8004c28:	1c43      	adds	r3, r0, #1
 8004c2a:	d102      	bne.n	8004c32 <_write_r+0x1e>
 8004c2c:	682b      	ldr	r3, [r5, #0]
 8004c2e:	b103      	cbz	r3, 8004c32 <_write_r+0x1e>
 8004c30:	6023      	str	r3, [r4, #0]
 8004c32:	bd38      	pop	{r3, r4, r5, pc}
 8004c34:	20004368 	.word	0x20004368

08004c38 <__errno>:
 8004c38:	4b01      	ldr	r3, [pc, #4]	@ (8004c40 <__errno+0x8>)
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	20000034 	.word	0x20000034

08004c44 <__libc_init_array>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	4d0d      	ldr	r5, [pc, #52]	@ (8004c7c <__libc_init_array+0x38>)
 8004c48:	4c0d      	ldr	r4, [pc, #52]	@ (8004c80 <__libc_init_array+0x3c>)
 8004c4a:	1b64      	subs	r4, r4, r5
 8004c4c:	10a4      	asrs	r4, r4, #2
 8004c4e:	2600      	movs	r6, #0
 8004c50:	42a6      	cmp	r6, r4
 8004c52:	d109      	bne.n	8004c68 <__libc_init_array+0x24>
 8004c54:	4d0b      	ldr	r5, [pc, #44]	@ (8004c84 <__libc_init_array+0x40>)
 8004c56:	4c0c      	ldr	r4, [pc, #48]	@ (8004c88 <__libc_init_array+0x44>)
 8004c58:	f000 fec0 	bl	80059dc <_init>
 8004c5c:	1b64      	subs	r4, r4, r5
 8004c5e:	10a4      	asrs	r4, r4, #2
 8004c60:	2600      	movs	r6, #0
 8004c62:	42a6      	cmp	r6, r4
 8004c64:	d105      	bne.n	8004c72 <__libc_init_array+0x2e>
 8004c66:	bd70      	pop	{r4, r5, r6, pc}
 8004c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c6c:	4798      	blx	r3
 8004c6e:	3601      	adds	r6, #1
 8004c70:	e7ee      	b.n	8004c50 <__libc_init_array+0xc>
 8004c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c76:	4798      	blx	r3
 8004c78:	3601      	adds	r6, #1
 8004c7a:	e7f2      	b.n	8004c62 <__libc_init_array+0x1e>
 8004c7c:	08005bcc 	.word	0x08005bcc
 8004c80:	08005bcc 	.word	0x08005bcc
 8004c84:	08005bcc 	.word	0x08005bcc
 8004c88:	08005bd0 	.word	0x08005bd0

08004c8c <__retarget_lock_init_recursive>:
 8004c8c:	4770      	bx	lr

08004c8e <__retarget_lock_acquire_recursive>:
 8004c8e:	4770      	bx	lr

08004c90 <__retarget_lock_release_recursive>:
 8004c90:	4770      	bx	lr

08004c92 <memcpy>:
 8004c92:	440a      	add	r2, r1
 8004c94:	4291      	cmp	r1, r2
 8004c96:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004c9a:	d100      	bne.n	8004c9e <memcpy+0xc>
 8004c9c:	4770      	bx	lr
 8004c9e:	b510      	push	{r4, lr}
 8004ca0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ca8:	4291      	cmp	r1, r2
 8004caa:	d1f9      	bne.n	8004ca0 <memcpy+0xe>
 8004cac:	bd10      	pop	{r4, pc}
	...

08004cb0 <_free_r>:
 8004cb0:	b538      	push	{r3, r4, r5, lr}
 8004cb2:	4605      	mov	r5, r0
 8004cb4:	2900      	cmp	r1, #0
 8004cb6:	d041      	beq.n	8004d3c <_free_r+0x8c>
 8004cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cbc:	1f0c      	subs	r4, r1, #4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	bfb8      	it	lt
 8004cc2:	18e4      	addlt	r4, r4, r3
 8004cc4:	f000 f8e0 	bl	8004e88 <__malloc_lock>
 8004cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d40 <_free_r+0x90>)
 8004cca:	6813      	ldr	r3, [r2, #0]
 8004ccc:	b933      	cbnz	r3, 8004cdc <_free_r+0x2c>
 8004cce:	6063      	str	r3, [r4, #4]
 8004cd0:	6014      	str	r4, [r2, #0]
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cd8:	f000 b8dc 	b.w	8004e94 <__malloc_unlock>
 8004cdc:	42a3      	cmp	r3, r4
 8004cde:	d908      	bls.n	8004cf2 <_free_r+0x42>
 8004ce0:	6820      	ldr	r0, [r4, #0]
 8004ce2:	1821      	adds	r1, r4, r0
 8004ce4:	428b      	cmp	r3, r1
 8004ce6:	bf01      	itttt	eq
 8004ce8:	6819      	ldreq	r1, [r3, #0]
 8004cea:	685b      	ldreq	r3, [r3, #4]
 8004cec:	1809      	addeq	r1, r1, r0
 8004cee:	6021      	streq	r1, [r4, #0]
 8004cf0:	e7ed      	b.n	8004cce <_free_r+0x1e>
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	b10b      	cbz	r3, 8004cfc <_free_r+0x4c>
 8004cf8:	42a3      	cmp	r3, r4
 8004cfa:	d9fa      	bls.n	8004cf2 <_free_r+0x42>
 8004cfc:	6811      	ldr	r1, [r2, #0]
 8004cfe:	1850      	adds	r0, r2, r1
 8004d00:	42a0      	cmp	r0, r4
 8004d02:	d10b      	bne.n	8004d1c <_free_r+0x6c>
 8004d04:	6820      	ldr	r0, [r4, #0]
 8004d06:	4401      	add	r1, r0
 8004d08:	1850      	adds	r0, r2, r1
 8004d0a:	4283      	cmp	r3, r0
 8004d0c:	6011      	str	r1, [r2, #0]
 8004d0e:	d1e0      	bne.n	8004cd2 <_free_r+0x22>
 8004d10:	6818      	ldr	r0, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	6053      	str	r3, [r2, #4]
 8004d16:	4408      	add	r0, r1
 8004d18:	6010      	str	r0, [r2, #0]
 8004d1a:	e7da      	b.n	8004cd2 <_free_r+0x22>
 8004d1c:	d902      	bls.n	8004d24 <_free_r+0x74>
 8004d1e:	230c      	movs	r3, #12
 8004d20:	602b      	str	r3, [r5, #0]
 8004d22:	e7d6      	b.n	8004cd2 <_free_r+0x22>
 8004d24:	6820      	ldr	r0, [r4, #0]
 8004d26:	1821      	adds	r1, r4, r0
 8004d28:	428b      	cmp	r3, r1
 8004d2a:	bf04      	itt	eq
 8004d2c:	6819      	ldreq	r1, [r3, #0]
 8004d2e:	685b      	ldreq	r3, [r3, #4]
 8004d30:	6063      	str	r3, [r4, #4]
 8004d32:	bf04      	itt	eq
 8004d34:	1809      	addeq	r1, r1, r0
 8004d36:	6021      	streq	r1, [r4, #0]
 8004d38:	6054      	str	r4, [r2, #4]
 8004d3a:	e7ca      	b.n	8004cd2 <_free_r+0x22>
 8004d3c:	bd38      	pop	{r3, r4, r5, pc}
 8004d3e:	bf00      	nop
 8004d40:	20004374 	.word	0x20004374

08004d44 <sbrk_aligned>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	4e0f      	ldr	r6, [pc, #60]	@ (8004d84 <sbrk_aligned+0x40>)
 8004d48:	460c      	mov	r4, r1
 8004d4a:	6831      	ldr	r1, [r6, #0]
 8004d4c:	4605      	mov	r5, r0
 8004d4e:	b911      	cbnz	r1, 8004d56 <sbrk_aligned+0x12>
 8004d50:	f000 fd7a 	bl	8005848 <_sbrk_r>
 8004d54:	6030      	str	r0, [r6, #0]
 8004d56:	4621      	mov	r1, r4
 8004d58:	4628      	mov	r0, r5
 8004d5a:	f000 fd75 	bl	8005848 <_sbrk_r>
 8004d5e:	1c43      	adds	r3, r0, #1
 8004d60:	d103      	bne.n	8004d6a <sbrk_aligned+0x26>
 8004d62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004d66:	4620      	mov	r0, r4
 8004d68:	bd70      	pop	{r4, r5, r6, pc}
 8004d6a:	1cc4      	adds	r4, r0, #3
 8004d6c:	f024 0403 	bic.w	r4, r4, #3
 8004d70:	42a0      	cmp	r0, r4
 8004d72:	d0f8      	beq.n	8004d66 <sbrk_aligned+0x22>
 8004d74:	1a21      	subs	r1, r4, r0
 8004d76:	4628      	mov	r0, r5
 8004d78:	f000 fd66 	bl	8005848 <_sbrk_r>
 8004d7c:	3001      	adds	r0, #1
 8004d7e:	d1f2      	bne.n	8004d66 <sbrk_aligned+0x22>
 8004d80:	e7ef      	b.n	8004d62 <sbrk_aligned+0x1e>
 8004d82:	bf00      	nop
 8004d84:	20004370 	.word	0x20004370

08004d88 <_malloc_r>:
 8004d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d8c:	1ccd      	adds	r5, r1, #3
 8004d8e:	f025 0503 	bic.w	r5, r5, #3
 8004d92:	3508      	adds	r5, #8
 8004d94:	2d0c      	cmp	r5, #12
 8004d96:	bf38      	it	cc
 8004d98:	250c      	movcc	r5, #12
 8004d9a:	2d00      	cmp	r5, #0
 8004d9c:	4606      	mov	r6, r0
 8004d9e:	db01      	blt.n	8004da4 <_malloc_r+0x1c>
 8004da0:	42a9      	cmp	r1, r5
 8004da2:	d904      	bls.n	8004dae <_malloc_r+0x26>
 8004da4:	230c      	movs	r3, #12
 8004da6:	6033      	str	r3, [r6, #0]
 8004da8:	2000      	movs	r0, #0
 8004daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e84 <_malloc_r+0xfc>
 8004db2:	f000 f869 	bl	8004e88 <__malloc_lock>
 8004db6:	f8d8 3000 	ldr.w	r3, [r8]
 8004dba:	461c      	mov	r4, r3
 8004dbc:	bb44      	cbnz	r4, 8004e10 <_malloc_r+0x88>
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	4630      	mov	r0, r6
 8004dc2:	f7ff ffbf 	bl	8004d44 <sbrk_aligned>
 8004dc6:	1c43      	adds	r3, r0, #1
 8004dc8:	4604      	mov	r4, r0
 8004dca:	d158      	bne.n	8004e7e <_malloc_r+0xf6>
 8004dcc:	f8d8 4000 	ldr.w	r4, [r8]
 8004dd0:	4627      	mov	r7, r4
 8004dd2:	2f00      	cmp	r7, #0
 8004dd4:	d143      	bne.n	8004e5e <_malloc_r+0xd6>
 8004dd6:	2c00      	cmp	r4, #0
 8004dd8:	d04b      	beq.n	8004e72 <_malloc_r+0xea>
 8004dda:	6823      	ldr	r3, [r4, #0]
 8004ddc:	4639      	mov	r1, r7
 8004dde:	4630      	mov	r0, r6
 8004de0:	eb04 0903 	add.w	r9, r4, r3
 8004de4:	f000 fd30 	bl	8005848 <_sbrk_r>
 8004de8:	4581      	cmp	r9, r0
 8004dea:	d142      	bne.n	8004e72 <_malloc_r+0xea>
 8004dec:	6821      	ldr	r1, [r4, #0]
 8004dee:	1a6d      	subs	r5, r5, r1
 8004df0:	4629      	mov	r1, r5
 8004df2:	4630      	mov	r0, r6
 8004df4:	f7ff ffa6 	bl	8004d44 <sbrk_aligned>
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d03a      	beq.n	8004e72 <_malloc_r+0xea>
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	442b      	add	r3, r5
 8004e00:	6023      	str	r3, [r4, #0]
 8004e02:	f8d8 3000 	ldr.w	r3, [r8]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	bb62      	cbnz	r2, 8004e64 <_malloc_r+0xdc>
 8004e0a:	f8c8 7000 	str.w	r7, [r8]
 8004e0e:	e00f      	b.n	8004e30 <_malloc_r+0xa8>
 8004e10:	6822      	ldr	r2, [r4, #0]
 8004e12:	1b52      	subs	r2, r2, r5
 8004e14:	d420      	bmi.n	8004e58 <_malloc_r+0xd0>
 8004e16:	2a0b      	cmp	r2, #11
 8004e18:	d917      	bls.n	8004e4a <_malloc_r+0xc2>
 8004e1a:	1961      	adds	r1, r4, r5
 8004e1c:	42a3      	cmp	r3, r4
 8004e1e:	6025      	str	r5, [r4, #0]
 8004e20:	bf18      	it	ne
 8004e22:	6059      	strne	r1, [r3, #4]
 8004e24:	6863      	ldr	r3, [r4, #4]
 8004e26:	bf08      	it	eq
 8004e28:	f8c8 1000 	streq.w	r1, [r8]
 8004e2c:	5162      	str	r2, [r4, r5]
 8004e2e:	604b      	str	r3, [r1, #4]
 8004e30:	4630      	mov	r0, r6
 8004e32:	f000 f82f 	bl	8004e94 <__malloc_unlock>
 8004e36:	f104 000b 	add.w	r0, r4, #11
 8004e3a:	1d23      	adds	r3, r4, #4
 8004e3c:	f020 0007 	bic.w	r0, r0, #7
 8004e40:	1ac2      	subs	r2, r0, r3
 8004e42:	bf1c      	itt	ne
 8004e44:	1a1b      	subne	r3, r3, r0
 8004e46:	50a3      	strne	r3, [r4, r2]
 8004e48:	e7af      	b.n	8004daa <_malloc_r+0x22>
 8004e4a:	6862      	ldr	r2, [r4, #4]
 8004e4c:	42a3      	cmp	r3, r4
 8004e4e:	bf0c      	ite	eq
 8004e50:	f8c8 2000 	streq.w	r2, [r8]
 8004e54:	605a      	strne	r2, [r3, #4]
 8004e56:	e7eb      	b.n	8004e30 <_malloc_r+0xa8>
 8004e58:	4623      	mov	r3, r4
 8004e5a:	6864      	ldr	r4, [r4, #4]
 8004e5c:	e7ae      	b.n	8004dbc <_malloc_r+0x34>
 8004e5e:	463c      	mov	r4, r7
 8004e60:	687f      	ldr	r7, [r7, #4]
 8004e62:	e7b6      	b.n	8004dd2 <_malloc_r+0x4a>
 8004e64:	461a      	mov	r2, r3
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	42a3      	cmp	r3, r4
 8004e6a:	d1fb      	bne.n	8004e64 <_malloc_r+0xdc>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	6053      	str	r3, [r2, #4]
 8004e70:	e7de      	b.n	8004e30 <_malloc_r+0xa8>
 8004e72:	230c      	movs	r3, #12
 8004e74:	6033      	str	r3, [r6, #0]
 8004e76:	4630      	mov	r0, r6
 8004e78:	f000 f80c 	bl	8004e94 <__malloc_unlock>
 8004e7c:	e794      	b.n	8004da8 <_malloc_r+0x20>
 8004e7e:	6005      	str	r5, [r0, #0]
 8004e80:	e7d6      	b.n	8004e30 <_malloc_r+0xa8>
 8004e82:	bf00      	nop
 8004e84:	20004374 	.word	0x20004374

08004e88 <__malloc_lock>:
 8004e88:	4801      	ldr	r0, [pc, #4]	@ (8004e90 <__malloc_lock+0x8>)
 8004e8a:	f7ff bf00 	b.w	8004c8e <__retarget_lock_acquire_recursive>
 8004e8e:	bf00      	nop
 8004e90:	2000436c 	.word	0x2000436c

08004e94 <__malloc_unlock>:
 8004e94:	4801      	ldr	r0, [pc, #4]	@ (8004e9c <__malloc_unlock+0x8>)
 8004e96:	f7ff befb 	b.w	8004c90 <__retarget_lock_release_recursive>
 8004e9a:	bf00      	nop
 8004e9c:	2000436c 	.word	0x2000436c

08004ea0 <__ssputs_r>:
 8004ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea4:	688e      	ldr	r6, [r1, #8]
 8004ea6:	461f      	mov	r7, r3
 8004ea8:	42be      	cmp	r6, r7
 8004eaa:	680b      	ldr	r3, [r1, #0]
 8004eac:	4682      	mov	sl, r0
 8004eae:	460c      	mov	r4, r1
 8004eb0:	4690      	mov	r8, r2
 8004eb2:	d82d      	bhi.n	8004f10 <__ssputs_r+0x70>
 8004eb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004eb8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004ebc:	d026      	beq.n	8004f0c <__ssputs_r+0x6c>
 8004ebe:	6965      	ldr	r5, [r4, #20]
 8004ec0:	6909      	ldr	r1, [r1, #16]
 8004ec2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ec6:	eba3 0901 	sub.w	r9, r3, r1
 8004eca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ece:	1c7b      	adds	r3, r7, #1
 8004ed0:	444b      	add	r3, r9
 8004ed2:	106d      	asrs	r5, r5, #1
 8004ed4:	429d      	cmp	r5, r3
 8004ed6:	bf38      	it	cc
 8004ed8:	461d      	movcc	r5, r3
 8004eda:	0553      	lsls	r3, r2, #21
 8004edc:	d527      	bpl.n	8004f2e <__ssputs_r+0x8e>
 8004ede:	4629      	mov	r1, r5
 8004ee0:	f7ff ff52 	bl	8004d88 <_malloc_r>
 8004ee4:	4606      	mov	r6, r0
 8004ee6:	b360      	cbz	r0, 8004f42 <__ssputs_r+0xa2>
 8004ee8:	6921      	ldr	r1, [r4, #16]
 8004eea:	464a      	mov	r2, r9
 8004eec:	f7ff fed1 	bl	8004c92 <memcpy>
 8004ef0:	89a3      	ldrh	r3, [r4, #12]
 8004ef2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004efa:	81a3      	strh	r3, [r4, #12]
 8004efc:	6126      	str	r6, [r4, #16]
 8004efe:	6165      	str	r5, [r4, #20]
 8004f00:	444e      	add	r6, r9
 8004f02:	eba5 0509 	sub.w	r5, r5, r9
 8004f06:	6026      	str	r6, [r4, #0]
 8004f08:	60a5      	str	r5, [r4, #8]
 8004f0a:	463e      	mov	r6, r7
 8004f0c:	42be      	cmp	r6, r7
 8004f0e:	d900      	bls.n	8004f12 <__ssputs_r+0x72>
 8004f10:	463e      	mov	r6, r7
 8004f12:	6820      	ldr	r0, [r4, #0]
 8004f14:	4632      	mov	r2, r6
 8004f16:	4641      	mov	r1, r8
 8004f18:	f000 fc7c 	bl	8005814 <memmove>
 8004f1c:	68a3      	ldr	r3, [r4, #8]
 8004f1e:	1b9b      	subs	r3, r3, r6
 8004f20:	60a3      	str	r3, [r4, #8]
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	4433      	add	r3, r6
 8004f26:	6023      	str	r3, [r4, #0]
 8004f28:	2000      	movs	r0, #0
 8004f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f2e:	462a      	mov	r2, r5
 8004f30:	f000 fc9a 	bl	8005868 <_realloc_r>
 8004f34:	4606      	mov	r6, r0
 8004f36:	2800      	cmp	r0, #0
 8004f38:	d1e0      	bne.n	8004efc <__ssputs_r+0x5c>
 8004f3a:	6921      	ldr	r1, [r4, #16]
 8004f3c:	4650      	mov	r0, sl
 8004f3e:	f7ff feb7 	bl	8004cb0 <_free_r>
 8004f42:	230c      	movs	r3, #12
 8004f44:	f8ca 3000 	str.w	r3, [sl]
 8004f48:	89a3      	ldrh	r3, [r4, #12]
 8004f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f4e:	81a3      	strh	r3, [r4, #12]
 8004f50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f54:	e7e9      	b.n	8004f2a <__ssputs_r+0x8a>
	...

08004f58 <_svfiprintf_r>:
 8004f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f5c:	4698      	mov	r8, r3
 8004f5e:	898b      	ldrh	r3, [r1, #12]
 8004f60:	061b      	lsls	r3, r3, #24
 8004f62:	b09d      	sub	sp, #116	@ 0x74
 8004f64:	4607      	mov	r7, r0
 8004f66:	460d      	mov	r5, r1
 8004f68:	4614      	mov	r4, r2
 8004f6a:	d510      	bpl.n	8004f8e <_svfiprintf_r+0x36>
 8004f6c:	690b      	ldr	r3, [r1, #16]
 8004f6e:	b973      	cbnz	r3, 8004f8e <_svfiprintf_r+0x36>
 8004f70:	2140      	movs	r1, #64	@ 0x40
 8004f72:	f7ff ff09 	bl	8004d88 <_malloc_r>
 8004f76:	6028      	str	r0, [r5, #0]
 8004f78:	6128      	str	r0, [r5, #16]
 8004f7a:	b930      	cbnz	r0, 8004f8a <_svfiprintf_r+0x32>
 8004f7c:	230c      	movs	r3, #12
 8004f7e:	603b      	str	r3, [r7, #0]
 8004f80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f84:	b01d      	add	sp, #116	@ 0x74
 8004f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f8a:	2340      	movs	r3, #64	@ 0x40
 8004f8c:	616b      	str	r3, [r5, #20]
 8004f8e:	2300      	movs	r3, #0
 8004f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f92:	2320      	movs	r3, #32
 8004f94:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f98:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f9c:	2330      	movs	r3, #48	@ 0x30
 8004f9e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800513c <_svfiprintf_r+0x1e4>
 8004fa2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004fa6:	f04f 0901 	mov.w	r9, #1
 8004faa:	4623      	mov	r3, r4
 8004fac:	469a      	mov	sl, r3
 8004fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fb2:	b10a      	cbz	r2, 8004fb8 <_svfiprintf_r+0x60>
 8004fb4:	2a25      	cmp	r2, #37	@ 0x25
 8004fb6:	d1f9      	bne.n	8004fac <_svfiprintf_r+0x54>
 8004fb8:	ebba 0b04 	subs.w	fp, sl, r4
 8004fbc:	d00b      	beq.n	8004fd6 <_svfiprintf_r+0x7e>
 8004fbe:	465b      	mov	r3, fp
 8004fc0:	4622      	mov	r2, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	f7ff ff6b 	bl	8004ea0 <__ssputs_r>
 8004fca:	3001      	adds	r0, #1
 8004fcc:	f000 80a7 	beq.w	800511e <_svfiprintf_r+0x1c6>
 8004fd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fd2:	445a      	add	r2, fp
 8004fd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 809f 	beq.w	800511e <_svfiprintf_r+0x1c6>
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004fe6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fea:	f10a 0a01 	add.w	sl, sl, #1
 8004fee:	9304      	str	r3, [sp, #16]
 8004ff0:	9307      	str	r3, [sp, #28]
 8004ff2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ff6:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ff8:	4654      	mov	r4, sl
 8004ffa:	2205      	movs	r2, #5
 8004ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005000:	484e      	ldr	r0, [pc, #312]	@ (800513c <_svfiprintf_r+0x1e4>)
 8005002:	f7fb f90d 	bl	8000220 <memchr>
 8005006:	9a04      	ldr	r2, [sp, #16]
 8005008:	b9d8      	cbnz	r0, 8005042 <_svfiprintf_r+0xea>
 800500a:	06d0      	lsls	r0, r2, #27
 800500c:	bf44      	itt	mi
 800500e:	2320      	movmi	r3, #32
 8005010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005014:	0711      	lsls	r1, r2, #28
 8005016:	bf44      	itt	mi
 8005018:	232b      	movmi	r3, #43	@ 0x2b
 800501a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800501e:	f89a 3000 	ldrb.w	r3, [sl]
 8005022:	2b2a      	cmp	r3, #42	@ 0x2a
 8005024:	d015      	beq.n	8005052 <_svfiprintf_r+0xfa>
 8005026:	9a07      	ldr	r2, [sp, #28]
 8005028:	4654      	mov	r4, sl
 800502a:	2000      	movs	r0, #0
 800502c:	f04f 0c0a 	mov.w	ip, #10
 8005030:	4621      	mov	r1, r4
 8005032:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005036:	3b30      	subs	r3, #48	@ 0x30
 8005038:	2b09      	cmp	r3, #9
 800503a:	d94b      	bls.n	80050d4 <_svfiprintf_r+0x17c>
 800503c:	b1b0      	cbz	r0, 800506c <_svfiprintf_r+0x114>
 800503e:	9207      	str	r2, [sp, #28]
 8005040:	e014      	b.n	800506c <_svfiprintf_r+0x114>
 8005042:	eba0 0308 	sub.w	r3, r0, r8
 8005046:	fa09 f303 	lsl.w	r3, r9, r3
 800504a:	4313      	orrs	r3, r2
 800504c:	9304      	str	r3, [sp, #16]
 800504e:	46a2      	mov	sl, r4
 8005050:	e7d2      	b.n	8004ff8 <_svfiprintf_r+0xa0>
 8005052:	9b03      	ldr	r3, [sp, #12]
 8005054:	1d19      	adds	r1, r3, #4
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	9103      	str	r1, [sp, #12]
 800505a:	2b00      	cmp	r3, #0
 800505c:	bfbb      	ittet	lt
 800505e:	425b      	neglt	r3, r3
 8005060:	f042 0202 	orrlt.w	r2, r2, #2
 8005064:	9307      	strge	r3, [sp, #28]
 8005066:	9307      	strlt	r3, [sp, #28]
 8005068:	bfb8      	it	lt
 800506a:	9204      	strlt	r2, [sp, #16]
 800506c:	7823      	ldrb	r3, [r4, #0]
 800506e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005070:	d10a      	bne.n	8005088 <_svfiprintf_r+0x130>
 8005072:	7863      	ldrb	r3, [r4, #1]
 8005074:	2b2a      	cmp	r3, #42	@ 0x2a
 8005076:	d132      	bne.n	80050de <_svfiprintf_r+0x186>
 8005078:	9b03      	ldr	r3, [sp, #12]
 800507a:	1d1a      	adds	r2, r3, #4
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	9203      	str	r2, [sp, #12]
 8005080:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005084:	3402      	adds	r4, #2
 8005086:	9305      	str	r3, [sp, #20]
 8005088:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800514c <_svfiprintf_r+0x1f4>
 800508c:	7821      	ldrb	r1, [r4, #0]
 800508e:	2203      	movs	r2, #3
 8005090:	4650      	mov	r0, sl
 8005092:	f7fb f8c5 	bl	8000220 <memchr>
 8005096:	b138      	cbz	r0, 80050a8 <_svfiprintf_r+0x150>
 8005098:	9b04      	ldr	r3, [sp, #16]
 800509a:	eba0 000a 	sub.w	r0, r0, sl
 800509e:	2240      	movs	r2, #64	@ 0x40
 80050a0:	4082      	lsls	r2, r0
 80050a2:	4313      	orrs	r3, r2
 80050a4:	3401      	adds	r4, #1
 80050a6:	9304      	str	r3, [sp, #16]
 80050a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ac:	4824      	ldr	r0, [pc, #144]	@ (8005140 <_svfiprintf_r+0x1e8>)
 80050ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80050b2:	2206      	movs	r2, #6
 80050b4:	f7fb f8b4 	bl	8000220 <memchr>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	d036      	beq.n	800512a <_svfiprintf_r+0x1d2>
 80050bc:	4b21      	ldr	r3, [pc, #132]	@ (8005144 <_svfiprintf_r+0x1ec>)
 80050be:	bb1b      	cbnz	r3, 8005108 <_svfiprintf_r+0x1b0>
 80050c0:	9b03      	ldr	r3, [sp, #12]
 80050c2:	3307      	adds	r3, #7
 80050c4:	f023 0307 	bic.w	r3, r3, #7
 80050c8:	3308      	adds	r3, #8
 80050ca:	9303      	str	r3, [sp, #12]
 80050cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050ce:	4433      	add	r3, r6
 80050d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80050d2:	e76a      	b.n	8004faa <_svfiprintf_r+0x52>
 80050d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80050d8:	460c      	mov	r4, r1
 80050da:	2001      	movs	r0, #1
 80050dc:	e7a8      	b.n	8005030 <_svfiprintf_r+0xd8>
 80050de:	2300      	movs	r3, #0
 80050e0:	3401      	adds	r4, #1
 80050e2:	9305      	str	r3, [sp, #20]
 80050e4:	4619      	mov	r1, r3
 80050e6:	f04f 0c0a 	mov.w	ip, #10
 80050ea:	4620      	mov	r0, r4
 80050ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050f0:	3a30      	subs	r2, #48	@ 0x30
 80050f2:	2a09      	cmp	r2, #9
 80050f4:	d903      	bls.n	80050fe <_svfiprintf_r+0x1a6>
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d0c6      	beq.n	8005088 <_svfiprintf_r+0x130>
 80050fa:	9105      	str	r1, [sp, #20]
 80050fc:	e7c4      	b.n	8005088 <_svfiprintf_r+0x130>
 80050fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8005102:	4604      	mov	r4, r0
 8005104:	2301      	movs	r3, #1
 8005106:	e7f0      	b.n	80050ea <_svfiprintf_r+0x192>
 8005108:	ab03      	add	r3, sp, #12
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	462a      	mov	r2, r5
 800510e:	4b0e      	ldr	r3, [pc, #56]	@ (8005148 <_svfiprintf_r+0x1f0>)
 8005110:	a904      	add	r1, sp, #16
 8005112:	4638      	mov	r0, r7
 8005114:	f3af 8000 	nop.w
 8005118:	1c42      	adds	r2, r0, #1
 800511a:	4606      	mov	r6, r0
 800511c:	d1d6      	bne.n	80050cc <_svfiprintf_r+0x174>
 800511e:	89ab      	ldrh	r3, [r5, #12]
 8005120:	065b      	lsls	r3, r3, #25
 8005122:	f53f af2d 	bmi.w	8004f80 <_svfiprintf_r+0x28>
 8005126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005128:	e72c      	b.n	8004f84 <_svfiprintf_r+0x2c>
 800512a:	ab03      	add	r3, sp, #12
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	462a      	mov	r2, r5
 8005130:	4b05      	ldr	r3, [pc, #20]	@ (8005148 <_svfiprintf_r+0x1f0>)
 8005132:	a904      	add	r1, sp, #16
 8005134:	4638      	mov	r0, r7
 8005136:	f000 f9bb 	bl	80054b0 <_printf_i>
 800513a:	e7ed      	b.n	8005118 <_svfiprintf_r+0x1c0>
 800513c:	08005b8e 	.word	0x08005b8e
 8005140:	08005b98 	.word	0x08005b98
 8005144:	00000000 	.word	0x00000000
 8005148:	08004ea1 	.word	0x08004ea1
 800514c:	08005b94 	.word	0x08005b94

08005150 <__sfputc_r>:
 8005150:	6893      	ldr	r3, [r2, #8]
 8005152:	3b01      	subs	r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	b410      	push	{r4}
 8005158:	6093      	str	r3, [r2, #8]
 800515a:	da08      	bge.n	800516e <__sfputc_r+0x1e>
 800515c:	6994      	ldr	r4, [r2, #24]
 800515e:	42a3      	cmp	r3, r4
 8005160:	db01      	blt.n	8005166 <__sfputc_r+0x16>
 8005162:	290a      	cmp	r1, #10
 8005164:	d103      	bne.n	800516e <__sfputc_r+0x1e>
 8005166:	f85d 4b04 	ldr.w	r4, [sp], #4
 800516a:	f000 babf 	b.w	80056ec <__swbuf_r>
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	1c58      	adds	r0, r3, #1
 8005172:	6010      	str	r0, [r2, #0]
 8005174:	7019      	strb	r1, [r3, #0]
 8005176:	4608      	mov	r0, r1
 8005178:	f85d 4b04 	ldr.w	r4, [sp], #4
 800517c:	4770      	bx	lr

0800517e <__sfputs_r>:
 800517e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005180:	4606      	mov	r6, r0
 8005182:	460f      	mov	r7, r1
 8005184:	4614      	mov	r4, r2
 8005186:	18d5      	adds	r5, r2, r3
 8005188:	42ac      	cmp	r4, r5
 800518a:	d101      	bne.n	8005190 <__sfputs_r+0x12>
 800518c:	2000      	movs	r0, #0
 800518e:	e007      	b.n	80051a0 <__sfputs_r+0x22>
 8005190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005194:	463a      	mov	r2, r7
 8005196:	4630      	mov	r0, r6
 8005198:	f7ff ffda 	bl	8005150 <__sfputc_r>
 800519c:	1c43      	adds	r3, r0, #1
 800519e:	d1f3      	bne.n	8005188 <__sfputs_r+0xa>
 80051a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051a4 <_vfiprintf_r>:
 80051a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a8:	460d      	mov	r5, r1
 80051aa:	b09d      	sub	sp, #116	@ 0x74
 80051ac:	4614      	mov	r4, r2
 80051ae:	4698      	mov	r8, r3
 80051b0:	4606      	mov	r6, r0
 80051b2:	b118      	cbz	r0, 80051bc <_vfiprintf_r+0x18>
 80051b4:	6a03      	ldr	r3, [r0, #32]
 80051b6:	b90b      	cbnz	r3, 80051bc <_vfiprintf_r+0x18>
 80051b8:	f7ff fc2e 	bl	8004a18 <__sinit>
 80051bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051be:	07d9      	lsls	r1, r3, #31
 80051c0:	d405      	bmi.n	80051ce <_vfiprintf_r+0x2a>
 80051c2:	89ab      	ldrh	r3, [r5, #12]
 80051c4:	059a      	lsls	r2, r3, #22
 80051c6:	d402      	bmi.n	80051ce <_vfiprintf_r+0x2a>
 80051c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051ca:	f7ff fd60 	bl	8004c8e <__retarget_lock_acquire_recursive>
 80051ce:	89ab      	ldrh	r3, [r5, #12]
 80051d0:	071b      	lsls	r3, r3, #28
 80051d2:	d501      	bpl.n	80051d8 <_vfiprintf_r+0x34>
 80051d4:	692b      	ldr	r3, [r5, #16]
 80051d6:	b99b      	cbnz	r3, 8005200 <_vfiprintf_r+0x5c>
 80051d8:	4629      	mov	r1, r5
 80051da:	4630      	mov	r0, r6
 80051dc:	f000 fac4 	bl	8005768 <__swsetup_r>
 80051e0:	b170      	cbz	r0, 8005200 <_vfiprintf_r+0x5c>
 80051e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051e4:	07dc      	lsls	r4, r3, #31
 80051e6:	d504      	bpl.n	80051f2 <_vfiprintf_r+0x4e>
 80051e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051ec:	b01d      	add	sp, #116	@ 0x74
 80051ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f2:	89ab      	ldrh	r3, [r5, #12]
 80051f4:	0598      	lsls	r0, r3, #22
 80051f6:	d4f7      	bmi.n	80051e8 <_vfiprintf_r+0x44>
 80051f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051fa:	f7ff fd49 	bl	8004c90 <__retarget_lock_release_recursive>
 80051fe:	e7f3      	b.n	80051e8 <_vfiprintf_r+0x44>
 8005200:	2300      	movs	r3, #0
 8005202:	9309      	str	r3, [sp, #36]	@ 0x24
 8005204:	2320      	movs	r3, #32
 8005206:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800520a:	f8cd 800c 	str.w	r8, [sp, #12]
 800520e:	2330      	movs	r3, #48	@ 0x30
 8005210:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80053c0 <_vfiprintf_r+0x21c>
 8005214:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005218:	f04f 0901 	mov.w	r9, #1
 800521c:	4623      	mov	r3, r4
 800521e:	469a      	mov	sl, r3
 8005220:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005224:	b10a      	cbz	r2, 800522a <_vfiprintf_r+0x86>
 8005226:	2a25      	cmp	r2, #37	@ 0x25
 8005228:	d1f9      	bne.n	800521e <_vfiprintf_r+0x7a>
 800522a:	ebba 0b04 	subs.w	fp, sl, r4
 800522e:	d00b      	beq.n	8005248 <_vfiprintf_r+0xa4>
 8005230:	465b      	mov	r3, fp
 8005232:	4622      	mov	r2, r4
 8005234:	4629      	mov	r1, r5
 8005236:	4630      	mov	r0, r6
 8005238:	f7ff ffa1 	bl	800517e <__sfputs_r>
 800523c:	3001      	adds	r0, #1
 800523e:	f000 80a7 	beq.w	8005390 <_vfiprintf_r+0x1ec>
 8005242:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005244:	445a      	add	r2, fp
 8005246:	9209      	str	r2, [sp, #36]	@ 0x24
 8005248:	f89a 3000 	ldrb.w	r3, [sl]
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 809f 	beq.w	8005390 <_vfiprintf_r+0x1ec>
 8005252:	2300      	movs	r3, #0
 8005254:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005258:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800525c:	f10a 0a01 	add.w	sl, sl, #1
 8005260:	9304      	str	r3, [sp, #16]
 8005262:	9307      	str	r3, [sp, #28]
 8005264:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005268:	931a      	str	r3, [sp, #104]	@ 0x68
 800526a:	4654      	mov	r4, sl
 800526c:	2205      	movs	r2, #5
 800526e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005272:	4853      	ldr	r0, [pc, #332]	@ (80053c0 <_vfiprintf_r+0x21c>)
 8005274:	f7fa ffd4 	bl	8000220 <memchr>
 8005278:	9a04      	ldr	r2, [sp, #16]
 800527a:	b9d8      	cbnz	r0, 80052b4 <_vfiprintf_r+0x110>
 800527c:	06d1      	lsls	r1, r2, #27
 800527e:	bf44      	itt	mi
 8005280:	2320      	movmi	r3, #32
 8005282:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005286:	0713      	lsls	r3, r2, #28
 8005288:	bf44      	itt	mi
 800528a:	232b      	movmi	r3, #43	@ 0x2b
 800528c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005290:	f89a 3000 	ldrb.w	r3, [sl]
 8005294:	2b2a      	cmp	r3, #42	@ 0x2a
 8005296:	d015      	beq.n	80052c4 <_vfiprintf_r+0x120>
 8005298:	9a07      	ldr	r2, [sp, #28]
 800529a:	4654      	mov	r4, sl
 800529c:	2000      	movs	r0, #0
 800529e:	f04f 0c0a 	mov.w	ip, #10
 80052a2:	4621      	mov	r1, r4
 80052a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052a8:	3b30      	subs	r3, #48	@ 0x30
 80052aa:	2b09      	cmp	r3, #9
 80052ac:	d94b      	bls.n	8005346 <_vfiprintf_r+0x1a2>
 80052ae:	b1b0      	cbz	r0, 80052de <_vfiprintf_r+0x13a>
 80052b0:	9207      	str	r2, [sp, #28]
 80052b2:	e014      	b.n	80052de <_vfiprintf_r+0x13a>
 80052b4:	eba0 0308 	sub.w	r3, r0, r8
 80052b8:	fa09 f303 	lsl.w	r3, r9, r3
 80052bc:	4313      	orrs	r3, r2
 80052be:	9304      	str	r3, [sp, #16]
 80052c0:	46a2      	mov	sl, r4
 80052c2:	e7d2      	b.n	800526a <_vfiprintf_r+0xc6>
 80052c4:	9b03      	ldr	r3, [sp, #12]
 80052c6:	1d19      	adds	r1, r3, #4
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	9103      	str	r1, [sp, #12]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	bfbb      	ittet	lt
 80052d0:	425b      	neglt	r3, r3
 80052d2:	f042 0202 	orrlt.w	r2, r2, #2
 80052d6:	9307      	strge	r3, [sp, #28]
 80052d8:	9307      	strlt	r3, [sp, #28]
 80052da:	bfb8      	it	lt
 80052dc:	9204      	strlt	r2, [sp, #16]
 80052de:	7823      	ldrb	r3, [r4, #0]
 80052e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80052e2:	d10a      	bne.n	80052fa <_vfiprintf_r+0x156>
 80052e4:	7863      	ldrb	r3, [r4, #1]
 80052e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80052e8:	d132      	bne.n	8005350 <_vfiprintf_r+0x1ac>
 80052ea:	9b03      	ldr	r3, [sp, #12]
 80052ec:	1d1a      	adds	r2, r3, #4
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	9203      	str	r2, [sp, #12]
 80052f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80052f6:	3402      	adds	r4, #2
 80052f8:	9305      	str	r3, [sp, #20]
 80052fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80053d0 <_vfiprintf_r+0x22c>
 80052fe:	7821      	ldrb	r1, [r4, #0]
 8005300:	2203      	movs	r2, #3
 8005302:	4650      	mov	r0, sl
 8005304:	f7fa ff8c 	bl	8000220 <memchr>
 8005308:	b138      	cbz	r0, 800531a <_vfiprintf_r+0x176>
 800530a:	9b04      	ldr	r3, [sp, #16]
 800530c:	eba0 000a 	sub.w	r0, r0, sl
 8005310:	2240      	movs	r2, #64	@ 0x40
 8005312:	4082      	lsls	r2, r0
 8005314:	4313      	orrs	r3, r2
 8005316:	3401      	adds	r4, #1
 8005318:	9304      	str	r3, [sp, #16]
 800531a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800531e:	4829      	ldr	r0, [pc, #164]	@ (80053c4 <_vfiprintf_r+0x220>)
 8005320:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005324:	2206      	movs	r2, #6
 8005326:	f7fa ff7b 	bl	8000220 <memchr>
 800532a:	2800      	cmp	r0, #0
 800532c:	d03f      	beq.n	80053ae <_vfiprintf_r+0x20a>
 800532e:	4b26      	ldr	r3, [pc, #152]	@ (80053c8 <_vfiprintf_r+0x224>)
 8005330:	bb1b      	cbnz	r3, 800537a <_vfiprintf_r+0x1d6>
 8005332:	9b03      	ldr	r3, [sp, #12]
 8005334:	3307      	adds	r3, #7
 8005336:	f023 0307 	bic.w	r3, r3, #7
 800533a:	3308      	adds	r3, #8
 800533c:	9303      	str	r3, [sp, #12]
 800533e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005340:	443b      	add	r3, r7
 8005342:	9309      	str	r3, [sp, #36]	@ 0x24
 8005344:	e76a      	b.n	800521c <_vfiprintf_r+0x78>
 8005346:	fb0c 3202 	mla	r2, ip, r2, r3
 800534a:	460c      	mov	r4, r1
 800534c:	2001      	movs	r0, #1
 800534e:	e7a8      	b.n	80052a2 <_vfiprintf_r+0xfe>
 8005350:	2300      	movs	r3, #0
 8005352:	3401      	adds	r4, #1
 8005354:	9305      	str	r3, [sp, #20]
 8005356:	4619      	mov	r1, r3
 8005358:	f04f 0c0a 	mov.w	ip, #10
 800535c:	4620      	mov	r0, r4
 800535e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005362:	3a30      	subs	r2, #48	@ 0x30
 8005364:	2a09      	cmp	r2, #9
 8005366:	d903      	bls.n	8005370 <_vfiprintf_r+0x1cc>
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0c6      	beq.n	80052fa <_vfiprintf_r+0x156>
 800536c:	9105      	str	r1, [sp, #20]
 800536e:	e7c4      	b.n	80052fa <_vfiprintf_r+0x156>
 8005370:	fb0c 2101 	mla	r1, ip, r1, r2
 8005374:	4604      	mov	r4, r0
 8005376:	2301      	movs	r3, #1
 8005378:	e7f0      	b.n	800535c <_vfiprintf_r+0x1b8>
 800537a:	ab03      	add	r3, sp, #12
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	462a      	mov	r2, r5
 8005380:	4b12      	ldr	r3, [pc, #72]	@ (80053cc <_vfiprintf_r+0x228>)
 8005382:	a904      	add	r1, sp, #16
 8005384:	4630      	mov	r0, r6
 8005386:	f3af 8000 	nop.w
 800538a:	4607      	mov	r7, r0
 800538c:	1c78      	adds	r0, r7, #1
 800538e:	d1d6      	bne.n	800533e <_vfiprintf_r+0x19a>
 8005390:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005392:	07d9      	lsls	r1, r3, #31
 8005394:	d405      	bmi.n	80053a2 <_vfiprintf_r+0x1fe>
 8005396:	89ab      	ldrh	r3, [r5, #12]
 8005398:	059a      	lsls	r2, r3, #22
 800539a:	d402      	bmi.n	80053a2 <_vfiprintf_r+0x1fe>
 800539c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800539e:	f7ff fc77 	bl	8004c90 <__retarget_lock_release_recursive>
 80053a2:	89ab      	ldrh	r3, [r5, #12]
 80053a4:	065b      	lsls	r3, r3, #25
 80053a6:	f53f af1f 	bmi.w	80051e8 <_vfiprintf_r+0x44>
 80053aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053ac:	e71e      	b.n	80051ec <_vfiprintf_r+0x48>
 80053ae:	ab03      	add	r3, sp, #12
 80053b0:	9300      	str	r3, [sp, #0]
 80053b2:	462a      	mov	r2, r5
 80053b4:	4b05      	ldr	r3, [pc, #20]	@ (80053cc <_vfiprintf_r+0x228>)
 80053b6:	a904      	add	r1, sp, #16
 80053b8:	4630      	mov	r0, r6
 80053ba:	f000 f879 	bl	80054b0 <_printf_i>
 80053be:	e7e4      	b.n	800538a <_vfiprintf_r+0x1e6>
 80053c0:	08005b8e 	.word	0x08005b8e
 80053c4:	08005b98 	.word	0x08005b98
 80053c8:	00000000 	.word	0x00000000
 80053cc:	0800517f 	.word	0x0800517f
 80053d0:	08005b94 	.word	0x08005b94

080053d4 <_printf_common>:
 80053d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d8:	4616      	mov	r6, r2
 80053da:	4698      	mov	r8, r3
 80053dc:	688a      	ldr	r2, [r1, #8]
 80053de:	690b      	ldr	r3, [r1, #16]
 80053e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053e4:	4293      	cmp	r3, r2
 80053e6:	bfb8      	it	lt
 80053e8:	4613      	movlt	r3, r2
 80053ea:	6033      	str	r3, [r6, #0]
 80053ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053f0:	4607      	mov	r7, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	b10a      	cbz	r2, 80053fa <_printf_common+0x26>
 80053f6:	3301      	adds	r3, #1
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	0699      	lsls	r1, r3, #26
 80053fe:	bf42      	ittt	mi
 8005400:	6833      	ldrmi	r3, [r6, #0]
 8005402:	3302      	addmi	r3, #2
 8005404:	6033      	strmi	r3, [r6, #0]
 8005406:	6825      	ldr	r5, [r4, #0]
 8005408:	f015 0506 	ands.w	r5, r5, #6
 800540c:	d106      	bne.n	800541c <_printf_common+0x48>
 800540e:	f104 0a19 	add.w	sl, r4, #25
 8005412:	68e3      	ldr	r3, [r4, #12]
 8005414:	6832      	ldr	r2, [r6, #0]
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	42ab      	cmp	r3, r5
 800541a:	dc26      	bgt.n	800546a <_printf_common+0x96>
 800541c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	3b00      	subs	r3, #0
 8005424:	bf18      	it	ne
 8005426:	2301      	movne	r3, #1
 8005428:	0692      	lsls	r2, r2, #26
 800542a:	d42b      	bmi.n	8005484 <_printf_common+0xb0>
 800542c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005430:	4641      	mov	r1, r8
 8005432:	4638      	mov	r0, r7
 8005434:	47c8      	blx	r9
 8005436:	3001      	adds	r0, #1
 8005438:	d01e      	beq.n	8005478 <_printf_common+0xa4>
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	6922      	ldr	r2, [r4, #16]
 800543e:	f003 0306 	and.w	r3, r3, #6
 8005442:	2b04      	cmp	r3, #4
 8005444:	bf02      	ittt	eq
 8005446:	68e5      	ldreq	r5, [r4, #12]
 8005448:	6833      	ldreq	r3, [r6, #0]
 800544a:	1aed      	subeq	r5, r5, r3
 800544c:	68a3      	ldr	r3, [r4, #8]
 800544e:	bf0c      	ite	eq
 8005450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005454:	2500      	movne	r5, #0
 8005456:	4293      	cmp	r3, r2
 8005458:	bfc4      	itt	gt
 800545a:	1a9b      	subgt	r3, r3, r2
 800545c:	18ed      	addgt	r5, r5, r3
 800545e:	2600      	movs	r6, #0
 8005460:	341a      	adds	r4, #26
 8005462:	42b5      	cmp	r5, r6
 8005464:	d11a      	bne.n	800549c <_printf_common+0xc8>
 8005466:	2000      	movs	r0, #0
 8005468:	e008      	b.n	800547c <_printf_common+0xa8>
 800546a:	2301      	movs	r3, #1
 800546c:	4652      	mov	r2, sl
 800546e:	4641      	mov	r1, r8
 8005470:	4638      	mov	r0, r7
 8005472:	47c8      	blx	r9
 8005474:	3001      	adds	r0, #1
 8005476:	d103      	bne.n	8005480 <_printf_common+0xac>
 8005478:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800547c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005480:	3501      	adds	r5, #1
 8005482:	e7c6      	b.n	8005412 <_printf_common+0x3e>
 8005484:	18e1      	adds	r1, r4, r3
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	2030      	movs	r0, #48	@ 0x30
 800548a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800548e:	4422      	add	r2, r4
 8005490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005498:	3302      	adds	r3, #2
 800549a:	e7c7      	b.n	800542c <_printf_common+0x58>
 800549c:	2301      	movs	r3, #1
 800549e:	4622      	mov	r2, r4
 80054a0:	4641      	mov	r1, r8
 80054a2:	4638      	mov	r0, r7
 80054a4:	47c8      	blx	r9
 80054a6:	3001      	adds	r0, #1
 80054a8:	d0e6      	beq.n	8005478 <_printf_common+0xa4>
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7d9      	b.n	8005462 <_printf_common+0x8e>
	...

080054b0 <_printf_i>:
 80054b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054b4:	7e0f      	ldrb	r7, [r1, #24]
 80054b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054b8:	2f78      	cmp	r7, #120	@ 0x78
 80054ba:	4691      	mov	r9, r2
 80054bc:	4680      	mov	r8, r0
 80054be:	460c      	mov	r4, r1
 80054c0:	469a      	mov	sl, r3
 80054c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054c6:	d807      	bhi.n	80054d8 <_printf_i+0x28>
 80054c8:	2f62      	cmp	r7, #98	@ 0x62
 80054ca:	d80a      	bhi.n	80054e2 <_printf_i+0x32>
 80054cc:	2f00      	cmp	r7, #0
 80054ce:	f000 80d1 	beq.w	8005674 <_printf_i+0x1c4>
 80054d2:	2f58      	cmp	r7, #88	@ 0x58
 80054d4:	f000 80b8 	beq.w	8005648 <_printf_i+0x198>
 80054d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054e0:	e03a      	b.n	8005558 <_printf_i+0xa8>
 80054e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054e6:	2b15      	cmp	r3, #21
 80054e8:	d8f6      	bhi.n	80054d8 <_printf_i+0x28>
 80054ea:	a101      	add	r1, pc, #4	@ (adr r1, 80054f0 <_printf_i+0x40>)
 80054ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054f0:	08005549 	.word	0x08005549
 80054f4:	0800555d 	.word	0x0800555d
 80054f8:	080054d9 	.word	0x080054d9
 80054fc:	080054d9 	.word	0x080054d9
 8005500:	080054d9 	.word	0x080054d9
 8005504:	080054d9 	.word	0x080054d9
 8005508:	0800555d 	.word	0x0800555d
 800550c:	080054d9 	.word	0x080054d9
 8005510:	080054d9 	.word	0x080054d9
 8005514:	080054d9 	.word	0x080054d9
 8005518:	080054d9 	.word	0x080054d9
 800551c:	0800565b 	.word	0x0800565b
 8005520:	08005587 	.word	0x08005587
 8005524:	08005615 	.word	0x08005615
 8005528:	080054d9 	.word	0x080054d9
 800552c:	080054d9 	.word	0x080054d9
 8005530:	0800567d 	.word	0x0800567d
 8005534:	080054d9 	.word	0x080054d9
 8005538:	08005587 	.word	0x08005587
 800553c:	080054d9 	.word	0x080054d9
 8005540:	080054d9 	.word	0x080054d9
 8005544:	0800561d 	.word	0x0800561d
 8005548:	6833      	ldr	r3, [r6, #0]
 800554a:	1d1a      	adds	r2, r3, #4
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6032      	str	r2, [r6, #0]
 8005550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005558:	2301      	movs	r3, #1
 800555a:	e09c      	b.n	8005696 <_printf_i+0x1e6>
 800555c:	6833      	ldr	r3, [r6, #0]
 800555e:	6820      	ldr	r0, [r4, #0]
 8005560:	1d19      	adds	r1, r3, #4
 8005562:	6031      	str	r1, [r6, #0]
 8005564:	0606      	lsls	r6, r0, #24
 8005566:	d501      	bpl.n	800556c <_printf_i+0xbc>
 8005568:	681d      	ldr	r5, [r3, #0]
 800556a:	e003      	b.n	8005574 <_printf_i+0xc4>
 800556c:	0645      	lsls	r5, r0, #25
 800556e:	d5fb      	bpl.n	8005568 <_printf_i+0xb8>
 8005570:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005574:	2d00      	cmp	r5, #0
 8005576:	da03      	bge.n	8005580 <_printf_i+0xd0>
 8005578:	232d      	movs	r3, #45	@ 0x2d
 800557a:	426d      	negs	r5, r5
 800557c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005580:	4858      	ldr	r0, [pc, #352]	@ (80056e4 <_printf_i+0x234>)
 8005582:	230a      	movs	r3, #10
 8005584:	e011      	b.n	80055aa <_printf_i+0xfa>
 8005586:	6821      	ldr	r1, [r4, #0]
 8005588:	6833      	ldr	r3, [r6, #0]
 800558a:	0608      	lsls	r0, r1, #24
 800558c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005590:	d402      	bmi.n	8005598 <_printf_i+0xe8>
 8005592:	0649      	lsls	r1, r1, #25
 8005594:	bf48      	it	mi
 8005596:	b2ad      	uxthmi	r5, r5
 8005598:	2f6f      	cmp	r7, #111	@ 0x6f
 800559a:	4852      	ldr	r0, [pc, #328]	@ (80056e4 <_printf_i+0x234>)
 800559c:	6033      	str	r3, [r6, #0]
 800559e:	bf14      	ite	ne
 80055a0:	230a      	movne	r3, #10
 80055a2:	2308      	moveq	r3, #8
 80055a4:	2100      	movs	r1, #0
 80055a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055aa:	6866      	ldr	r6, [r4, #4]
 80055ac:	60a6      	str	r6, [r4, #8]
 80055ae:	2e00      	cmp	r6, #0
 80055b0:	db05      	blt.n	80055be <_printf_i+0x10e>
 80055b2:	6821      	ldr	r1, [r4, #0]
 80055b4:	432e      	orrs	r6, r5
 80055b6:	f021 0104 	bic.w	r1, r1, #4
 80055ba:	6021      	str	r1, [r4, #0]
 80055bc:	d04b      	beq.n	8005656 <_printf_i+0x1a6>
 80055be:	4616      	mov	r6, r2
 80055c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80055c4:	fb03 5711 	mls	r7, r3, r1, r5
 80055c8:	5dc7      	ldrb	r7, [r0, r7]
 80055ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055ce:	462f      	mov	r7, r5
 80055d0:	42bb      	cmp	r3, r7
 80055d2:	460d      	mov	r5, r1
 80055d4:	d9f4      	bls.n	80055c0 <_printf_i+0x110>
 80055d6:	2b08      	cmp	r3, #8
 80055d8:	d10b      	bne.n	80055f2 <_printf_i+0x142>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	07df      	lsls	r7, r3, #31
 80055de:	d508      	bpl.n	80055f2 <_printf_i+0x142>
 80055e0:	6923      	ldr	r3, [r4, #16]
 80055e2:	6861      	ldr	r1, [r4, #4]
 80055e4:	4299      	cmp	r1, r3
 80055e6:	bfde      	ittt	le
 80055e8:	2330      	movle	r3, #48	@ 0x30
 80055ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80055f2:	1b92      	subs	r2, r2, r6
 80055f4:	6122      	str	r2, [r4, #16]
 80055f6:	f8cd a000 	str.w	sl, [sp]
 80055fa:	464b      	mov	r3, r9
 80055fc:	aa03      	add	r2, sp, #12
 80055fe:	4621      	mov	r1, r4
 8005600:	4640      	mov	r0, r8
 8005602:	f7ff fee7 	bl	80053d4 <_printf_common>
 8005606:	3001      	adds	r0, #1
 8005608:	d14a      	bne.n	80056a0 <_printf_i+0x1f0>
 800560a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800560e:	b004      	add	sp, #16
 8005610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	f043 0320 	orr.w	r3, r3, #32
 800561a:	6023      	str	r3, [r4, #0]
 800561c:	4832      	ldr	r0, [pc, #200]	@ (80056e8 <_printf_i+0x238>)
 800561e:	2778      	movs	r7, #120	@ 0x78
 8005620:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	6831      	ldr	r1, [r6, #0]
 8005628:	061f      	lsls	r7, r3, #24
 800562a:	f851 5b04 	ldr.w	r5, [r1], #4
 800562e:	d402      	bmi.n	8005636 <_printf_i+0x186>
 8005630:	065f      	lsls	r7, r3, #25
 8005632:	bf48      	it	mi
 8005634:	b2ad      	uxthmi	r5, r5
 8005636:	6031      	str	r1, [r6, #0]
 8005638:	07d9      	lsls	r1, r3, #31
 800563a:	bf44      	itt	mi
 800563c:	f043 0320 	orrmi.w	r3, r3, #32
 8005640:	6023      	strmi	r3, [r4, #0]
 8005642:	b11d      	cbz	r5, 800564c <_printf_i+0x19c>
 8005644:	2310      	movs	r3, #16
 8005646:	e7ad      	b.n	80055a4 <_printf_i+0xf4>
 8005648:	4826      	ldr	r0, [pc, #152]	@ (80056e4 <_printf_i+0x234>)
 800564a:	e7e9      	b.n	8005620 <_printf_i+0x170>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	f023 0320 	bic.w	r3, r3, #32
 8005652:	6023      	str	r3, [r4, #0]
 8005654:	e7f6      	b.n	8005644 <_printf_i+0x194>
 8005656:	4616      	mov	r6, r2
 8005658:	e7bd      	b.n	80055d6 <_printf_i+0x126>
 800565a:	6833      	ldr	r3, [r6, #0]
 800565c:	6825      	ldr	r5, [r4, #0]
 800565e:	6961      	ldr	r1, [r4, #20]
 8005660:	1d18      	adds	r0, r3, #4
 8005662:	6030      	str	r0, [r6, #0]
 8005664:	062e      	lsls	r6, r5, #24
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	d501      	bpl.n	800566e <_printf_i+0x1be>
 800566a:	6019      	str	r1, [r3, #0]
 800566c:	e002      	b.n	8005674 <_printf_i+0x1c4>
 800566e:	0668      	lsls	r0, r5, #25
 8005670:	d5fb      	bpl.n	800566a <_printf_i+0x1ba>
 8005672:	8019      	strh	r1, [r3, #0]
 8005674:	2300      	movs	r3, #0
 8005676:	6123      	str	r3, [r4, #16]
 8005678:	4616      	mov	r6, r2
 800567a:	e7bc      	b.n	80055f6 <_printf_i+0x146>
 800567c:	6833      	ldr	r3, [r6, #0]
 800567e:	1d1a      	adds	r2, r3, #4
 8005680:	6032      	str	r2, [r6, #0]
 8005682:	681e      	ldr	r6, [r3, #0]
 8005684:	6862      	ldr	r2, [r4, #4]
 8005686:	2100      	movs	r1, #0
 8005688:	4630      	mov	r0, r6
 800568a:	f7fa fdc9 	bl	8000220 <memchr>
 800568e:	b108      	cbz	r0, 8005694 <_printf_i+0x1e4>
 8005690:	1b80      	subs	r0, r0, r6
 8005692:	6060      	str	r0, [r4, #4]
 8005694:	6863      	ldr	r3, [r4, #4]
 8005696:	6123      	str	r3, [r4, #16]
 8005698:	2300      	movs	r3, #0
 800569a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800569e:	e7aa      	b.n	80055f6 <_printf_i+0x146>
 80056a0:	6923      	ldr	r3, [r4, #16]
 80056a2:	4632      	mov	r2, r6
 80056a4:	4649      	mov	r1, r9
 80056a6:	4640      	mov	r0, r8
 80056a8:	47d0      	blx	sl
 80056aa:	3001      	adds	r0, #1
 80056ac:	d0ad      	beq.n	800560a <_printf_i+0x15a>
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	079b      	lsls	r3, r3, #30
 80056b2:	d413      	bmi.n	80056dc <_printf_i+0x22c>
 80056b4:	68e0      	ldr	r0, [r4, #12]
 80056b6:	9b03      	ldr	r3, [sp, #12]
 80056b8:	4298      	cmp	r0, r3
 80056ba:	bfb8      	it	lt
 80056bc:	4618      	movlt	r0, r3
 80056be:	e7a6      	b.n	800560e <_printf_i+0x15e>
 80056c0:	2301      	movs	r3, #1
 80056c2:	4632      	mov	r2, r6
 80056c4:	4649      	mov	r1, r9
 80056c6:	4640      	mov	r0, r8
 80056c8:	47d0      	blx	sl
 80056ca:	3001      	adds	r0, #1
 80056cc:	d09d      	beq.n	800560a <_printf_i+0x15a>
 80056ce:	3501      	adds	r5, #1
 80056d0:	68e3      	ldr	r3, [r4, #12]
 80056d2:	9903      	ldr	r1, [sp, #12]
 80056d4:	1a5b      	subs	r3, r3, r1
 80056d6:	42ab      	cmp	r3, r5
 80056d8:	dcf2      	bgt.n	80056c0 <_printf_i+0x210>
 80056da:	e7eb      	b.n	80056b4 <_printf_i+0x204>
 80056dc:	2500      	movs	r5, #0
 80056de:	f104 0619 	add.w	r6, r4, #25
 80056e2:	e7f5      	b.n	80056d0 <_printf_i+0x220>
 80056e4:	08005b9f 	.word	0x08005b9f
 80056e8:	08005bb0 	.word	0x08005bb0

080056ec <__swbuf_r>:
 80056ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ee:	460e      	mov	r6, r1
 80056f0:	4614      	mov	r4, r2
 80056f2:	4605      	mov	r5, r0
 80056f4:	b118      	cbz	r0, 80056fe <__swbuf_r+0x12>
 80056f6:	6a03      	ldr	r3, [r0, #32]
 80056f8:	b90b      	cbnz	r3, 80056fe <__swbuf_r+0x12>
 80056fa:	f7ff f98d 	bl	8004a18 <__sinit>
 80056fe:	69a3      	ldr	r3, [r4, #24]
 8005700:	60a3      	str	r3, [r4, #8]
 8005702:	89a3      	ldrh	r3, [r4, #12]
 8005704:	071a      	lsls	r2, r3, #28
 8005706:	d501      	bpl.n	800570c <__swbuf_r+0x20>
 8005708:	6923      	ldr	r3, [r4, #16]
 800570a:	b943      	cbnz	r3, 800571e <__swbuf_r+0x32>
 800570c:	4621      	mov	r1, r4
 800570e:	4628      	mov	r0, r5
 8005710:	f000 f82a 	bl	8005768 <__swsetup_r>
 8005714:	b118      	cbz	r0, 800571e <__swbuf_r+0x32>
 8005716:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800571a:	4638      	mov	r0, r7
 800571c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	6922      	ldr	r2, [r4, #16]
 8005722:	1a98      	subs	r0, r3, r2
 8005724:	6963      	ldr	r3, [r4, #20]
 8005726:	b2f6      	uxtb	r6, r6
 8005728:	4283      	cmp	r3, r0
 800572a:	4637      	mov	r7, r6
 800572c:	dc05      	bgt.n	800573a <__swbuf_r+0x4e>
 800572e:	4621      	mov	r1, r4
 8005730:	4628      	mov	r0, r5
 8005732:	f7ff f8a9 	bl	8004888 <_fflush_r>
 8005736:	2800      	cmp	r0, #0
 8005738:	d1ed      	bne.n	8005716 <__swbuf_r+0x2a>
 800573a:	68a3      	ldr	r3, [r4, #8]
 800573c:	3b01      	subs	r3, #1
 800573e:	60a3      	str	r3, [r4, #8]
 8005740:	6823      	ldr	r3, [r4, #0]
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	6022      	str	r2, [r4, #0]
 8005746:	701e      	strb	r6, [r3, #0]
 8005748:	6962      	ldr	r2, [r4, #20]
 800574a:	1c43      	adds	r3, r0, #1
 800574c:	429a      	cmp	r2, r3
 800574e:	d004      	beq.n	800575a <__swbuf_r+0x6e>
 8005750:	89a3      	ldrh	r3, [r4, #12]
 8005752:	07db      	lsls	r3, r3, #31
 8005754:	d5e1      	bpl.n	800571a <__swbuf_r+0x2e>
 8005756:	2e0a      	cmp	r6, #10
 8005758:	d1df      	bne.n	800571a <__swbuf_r+0x2e>
 800575a:	4621      	mov	r1, r4
 800575c:	4628      	mov	r0, r5
 800575e:	f7ff f893 	bl	8004888 <_fflush_r>
 8005762:	2800      	cmp	r0, #0
 8005764:	d0d9      	beq.n	800571a <__swbuf_r+0x2e>
 8005766:	e7d6      	b.n	8005716 <__swbuf_r+0x2a>

08005768 <__swsetup_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	4b29      	ldr	r3, [pc, #164]	@ (8005810 <__swsetup_r+0xa8>)
 800576c:	4605      	mov	r5, r0
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	460c      	mov	r4, r1
 8005772:	b118      	cbz	r0, 800577c <__swsetup_r+0x14>
 8005774:	6a03      	ldr	r3, [r0, #32]
 8005776:	b90b      	cbnz	r3, 800577c <__swsetup_r+0x14>
 8005778:	f7ff f94e 	bl	8004a18 <__sinit>
 800577c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005780:	0719      	lsls	r1, r3, #28
 8005782:	d422      	bmi.n	80057ca <__swsetup_r+0x62>
 8005784:	06da      	lsls	r2, r3, #27
 8005786:	d407      	bmi.n	8005798 <__swsetup_r+0x30>
 8005788:	2209      	movs	r2, #9
 800578a:	602a      	str	r2, [r5, #0]
 800578c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005790:	81a3      	strh	r3, [r4, #12]
 8005792:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005796:	e033      	b.n	8005800 <__swsetup_r+0x98>
 8005798:	0758      	lsls	r0, r3, #29
 800579a:	d512      	bpl.n	80057c2 <__swsetup_r+0x5a>
 800579c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800579e:	b141      	cbz	r1, 80057b2 <__swsetup_r+0x4a>
 80057a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057a4:	4299      	cmp	r1, r3
 80057a6:	d002      	beq.n	80057ae <__swsetup_r+0x46>
 80057a8:	4628      	mov	r0, r5
 80057aa:	f7ff fa81 	bl	8004cb0 <_free_r>
 80057ae:	2300      	movs	r3, #0
 80057b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80057b2:	89a3      	ldrh	r3, [r4, #12]
 80057b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057b8:	81a3      	strh	r3, [r4, #12]
 80057ba:	2300      	movs	r3, #0
 80057bc:	6063      	str	r3, [r4, #4]
 80057be:	6923      	ldr	r3, [r4, #16]
 80057c0:	6023      	str	r3, [r4, #0]
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	f043 0308 	orr.w	r3, r3, #8
 80057c8:	81a3      	strh	r3, [r4, #12]
 80057ca:	6923      	ldr	r3, [r4, #16]
 80057cc:	b94b      	cbnz	r3, 80057e2 <__swsetup_r+0x7a>
 80057ce:	89a3      	ldrh	r3, [r4, #12]
 80057d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d8:	d003      	beq.n	80057e2 <__swsetup_r+0x7a>
 80057da:	4621      	mov	r1, r4
 80057dc:	4628      	mov	r0, r5
 80057de:	f000 f897 	bl	8005910 <__smakebuf_r>
 80057e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e6:	f013 0201 	ands.w	r2, r3, #1
 80057ea:	d00a      	beq.n	8005802 <__swsetup_r+0x9a>
 80057ec:	2200      	movs	r2, #0
 80057ee:	60a2      	str	r2, [r4, #8]
 80057f0:	6962      	ldr	r2, [r4, #20]
 80057f2:	4252      	negs	r2, r2
 80057f4:	61a2      	str	r2, [r4, #24]
 80057f6:	6922      	ldr	r2, [r4, #16]
 80057f8:	b942      	cbnz	r2, 800580c <__swsetup_r+0xa4>
 80057fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057fe:	d1c5      	bne.n	800578c <__swsetup_r+0x24>
 8005800:	bd38      	pop	{r3, r4, r5, pc}
 8005802:	0799      	lsls	r1, r3, #30
 8005804:	bf58      	it	pl
 8005806:	6962      	ldrpl	r2, [r4, #20]
 8005808:	60a2      	str	r2, [r4, #8]
 800580a:	e7f4      	b.n	80057f6 <__swsetup_r+0x8e>
 800580c:	2000      	movs	r0, #0
 800580e:	e7f7      	b.n	8005800 <__swsetup_r+0x98>
 8005810:	20000034 	.word	0x20000034

08005814 <memmove>:
 8005814:	4288      	cmp	r0, r1
 8005816:	b510      	push	{r4, lr}
 8005818:	eb01 0402 	add.w	r4, r1, r2
 800581c:	d902      	bls.n	8005824 <memmove+0x10>
 800581e:	4284      	cmp	r4, r0
 8005820:	4623      	mov	r3, r4
 8005822:	d807      	bhi.n	8005834 <memmove+0x20>
 8005824:	1e43      	subs	r3, r0, #1
 8005826:	42a1      	cmp	r1, r4
 8005828:	d008      	beq.n	800583c <memmove+0x28>
 800582a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800582e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005832:	e7f8      	b.n	8005826 <memmove+0x12>
 8005834:	4402      	add	r2, r0
 8005836:	4601      	mov	r1, r0
 8005838:	428a      	cmp	r2, r1
 800583a:	d100      	bne.n	800583e <memmove+0x2a>
 800583c:	bd10      	pop	{r4, pc}
 800583e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005842:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005846:	e7f7      	b.n	8005838 <memmove+0x24>

08005848 <_sbrk_r>:
 8005848:	b538      	push	{r3, r4, r5, lr}
 800584a:	4d06      	ldr	r5, [pc, #24]	@ (8005864 <_sbrk_r+0x1c>)
 800584c:	2300      	movs	r3, #0
 800584e:	4604      	mov	r4, r0
 8005850:	4608      	mov	r0, r1
 8005852:	602b      	str	r3, [r5, #0]
 8005854:	f7fb f988 	bl	8000b68 <_sbrk>
 8005858:	1c43      	adds	r3, r0, #1
 800585a:	d102      	bne.n	8005862 <_sbrk_r+0x1a>
 800585c:	682b      	ldr	r3, [r5, #0]
 800585e:	b103      	cbz	r3, 8005862 <_sbrk_r+0x1a>
 8005860:	6023      	str	r3, [r4, #0]
 8005862:	bd38      	pop	{r3, r4, r5, pc}
 8005864:	20004368 	.word	0x20004368

08005868 <_realloc_r>:
 8005868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800586c:	4607      	mov	r7, r0
 800586e:	4614      	mov	r4, r2
 8005870:	460d      	mov	r5, r1
 8005872:	b921      	cbnz	r1, 800587e <_realloc_r+0x16>
 8005874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005878:	4611      	mov	r1, r2
 800587a:	f7ff ba85 	b.w	8004d88 <_malloc_r>
 800587e:	b92a      	cbnz	r2, 800588c <_realloc_r+0x24>
 8005880:	f7ff fa16 	bl	8004cb0 <_free_r>
 8005884:	4625      	mov	r5, r4
 8005886:	4628      	mov	r0, r5
 8005888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800588c:	f000 f89e 	bl	80059cc <_malloc_usable_size_r>
 8005890:	4284      	cmp	r4, r0
 8005892:	4606      	mov	r6, r0
 8005894:	d802      	bhi.n	800589c <_realloc_r+0x34>
 8005896:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800589a:	d8f4      	bhi.n	8005886 <_realloc_r+0x1e>
 800589c:	4621      	mov	r1, r4
 800589e:	4638      	mov	r0, r7
 80058a0:	f7ff fa72 	bl	8004d88 <_malloc_r>
 80058a4:	4680      	mov	r8, r0
 80058a6:	b908      	cbnz	r0, 80058ac <_realloc_r+0x44>
 80058a8:	4645      	mov	r5, r8
 80058aa:	e7ec      	b.n	8005886 <_realloc_r+0x1e>
 80058ac:	42b4      	cmp	r4, r6
 80058ae:	4622      	mov	r2, r4
 80058b0:	4629      	mov	r1, r5
 80058b2:	bf28      	it	cs
 80058b4:	4632      	movcs	r2, r6
 80058b6:	f7ff f9ec 	bl	8004c92 <memcpy>
 80058ba:	4629      	mov	r1, r5
 80058bc:	4638      	mov	r0, r7
 80058be:	f7ff f9f7 	bl	8004cb0 <_free_r>
 80058c2:	e7f1      	b.n	80058a8 <_realloc_r+0x40>

080058c4 <__swhatbuf_r>:
 80058c4:	b570      	push	{r4, r5, r6, lr}
 80058c6:	460c      	mov	r4, r1
 80058c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058cc:	2900      	cmp	r1, #0
 80058ce:	b096      	sub	sp, #88	@ 0x58
 80058d0:	4615      	mov	r5, r2
 80058d2:	461e      	mov	r6, r3
 80058d4:	da0d      	bge.n	80058f2 <__swhatbuf_r+0x2e>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80058dc:	f04f 0100 	mov.w	r1, #0
 80058e0:	bf14      	ite	ne
 80058e2:	2340      	movne	r3, #64	@ 0x40
 80058e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80058e8:	2000      	movs	r0, #0
 80058ea:	6031      	str	r1, [r6, #0]
 80058ec:	602b      	str	r3, [r5, #0]
 80058ee:	b016      	add	sp, #88	@ 0x58
 80058f0:	bd70      	pop	{r4, r5, r6, pc}
 80058f2:	466a      	mov	r2, sp
 80058f4:	f000 f848 	bl	8005988 <_fstat_r>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	dbec      	blt.n	80058d6 <__swhatbuf_r+0x12>
 80058fc:	9901      	ldr	r1, [sp, #4]
 80058fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005902:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005906:	4259      	negs	r1, r3
 8005908:	4159      	adcs	r1, r3
 800590a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800590e:	e7eb      	b.n	80058e8 <__swhatbuf_r+0x24>

08005910 <__smakebuf_r>:
 8005910:	898b      	ldrh	r3, [r1, #12]
 8005912:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005914:	079d      	lsls	r5, r3, #30
 8005916:	4606      	mov	r6, r0
 8005918:	460c      	mov	r4, r1
 800591a:	d507      	bpl.n	800592c <__smakebuf_r+0x1c>
 800591c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005920:	6023      	str	r3, [r4, #0]
 8005922:	6123      	str	r3, [r4, #16]
 8005924:	2301      	movs	r3, #1
 8005926:	6163      	str	r3, [r4, #20]
 8005928:	b003      	add	sp, #12
 800592a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800592c:	ab01      	add	r3, sp, #4
 800592e:	466a      	mov	r2, sp
 8005930:	f7ff ffc8 	bl	80058c4 <__swhatbuf_r>
 8005934:	9f00      	ldr	r7, [sp, #0]
 8005936:	4605      	mov	r5, r0
 8005938:	4639      	mov	r1, r7
 800593a:	4630      	mov	r0, r6
 800593c:	f7ff fa24 	bl	8004d88 <_malloc_r>
 8005940:	b948      	cbnz	r0, 8005956 <__smakebuf_r+0x46>
 8005942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005946:	059a      	lsls	r2, r3, #22
 8005948:	d4ee      	bmi.n	8005928 <__smakebuf_r+0x18>
 800594a:	f023 0303 	bic.w	r3, r3, #3
 800594e:	f043 0302 	orr.w	r3, r3, #2
 8005952:	81a3      	strh	r3, [r4, #12]
 8005954:	e7e2      	b.n	800591c <__smakebuf_r+0xc>
 8005956:	89a3      	ldrh	r3, [r4, #12]
 8005958:	6020      	str	r0, [r4, #0]
 800595a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800595e:	81a3      	strh	r3, [r4, #12]
 8005960:	9b01      	ldr	r3, [sp, #4]
 8005962:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005966:	b15b      	cbz	r3, 8005980 <__smakebuf_r+0x70>
 8005968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800596c:	4630      	mov	r0, r6
 800596e:	f000 f81d 	bl	80059ac <_isatty_r>
 8005972:	b128      	cbz	r0, 8005980 <__smakebuf_r+0x70>
 8005974:	89a3      	ldrh	r3, [r4, #12]
 8005976:	f023 0303 	bic.w	r3, r3, #3
 800597a:	f043 0301 	orr.w	r3, r3, #1
 800597e:	81a3      	strh	r3, [r4, #12]
 8005980:	89a3      	ldrh	r3, [r4, #12]
 8005982:	431d      	orrs	r5, r3
 8005984:	81a5      	strh	r5, [r4, #12]
 8005986:	e7cf      	b.n	8005928 <__smakebuf_r+0x18>

08005988 <_fstat_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d07      	ldr	r5, [pc, #28]	@ (80059a8 <_fstat_r+0x20>)
 800598c:	2300      	movs	r3, #0
 800598e:	4604      	mov	r4, r0
 8005990:	4608      	mov	r0, r1
 8005992:	4611      	mov	r1, r2
 8005994:	602b      	str	r3, [r5, #0]
 8005996:	f7fe fd70 	bl	800447a <_fstat>
 800599a:	1c43      	adds	r3, r0, #1
 800599c:	d102      	bne.n	80059a4 <_fstat_r+0x1c>
 800599e:	682b      	ldr	r3, [r5, #0]
 80059a0:	b103      	cbz	r3, 80059a4 <_fstat_r+0x1c>
 80059a2:	6023      	str	r3, [r4, #0]
 80059a4:	bd38      	pop	{r3, r4, r5, pc}
 80059a6:	bf00      	nop
 80059a8:	20004368 	.word	0x20004368

080059ac <_isatty_r>:
 80059ac:	b538      	push	{r3, r4, r5, lr}
 80059ae:	4d06      	ldr	r5, [pc, #24]	@ (80059c8 <_isatty_r+0x1c>)
 80059b0:	2300      	movs	r3, #0
 80059b2:	4604      	mov	r4, r0
 80059b4:	4608      	mov	r0, r1
 80059b6:	602b      	str	r3, [r5, #0]
 80059b8:	f7fe fec4 	bl	8004744 <_isatty>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d102      	bne.n	80059c6 <_isatty_r+0x1a>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	b103      	cbz	r3, 80059c6 <_isatty_r+0x1a>
 80059c4:	6023      	str	r3, [r4, #0]
 80059c6:	bd38      	pop	{r3, r4, r5, pc}
 80059c8:	20004368 	.word	0x20004368

080059cc <_malloc_usable_size_r>:
 80059cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059d0:	1f18      	subs	r0, r3, #4
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	bfbc      	itt	lt
 80059d6:	580b      	ldrlt	r3, [r1, r0]
 80059d8:	18c0      	addlt	r0, r0, r3
 80059da:	4770      	bx	lr

080059dc <_init>:
 80059dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059de:	bf00      	nop
 80059e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059e2:	bc08      	pop	{r3}
 80059e4:	469e      	mov	lr, r3
 80059e6:	4770      	bx	lr

080059e8 <_fini>:
 80059e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ea:	bf00      	nop
 80059ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ee:	bc08      	pop	{r3}
 80059f0:	469e      	mov	lr, r3
 80059f2:	4770      	bx	lr
