{"Source Block": ["verilog-ethernet/rtl/axis_async_fifo_adapter.v@129:154@HdlStmProcess", "// total data and keep widths\nparameter DATA_WIDTH = EXPAND_BUS ? M_DATA_WIDTH : S_DATA_WIDTH;\nparameter KEEP_WIDTH = EXPAND_BUS ? M_KEEP_WIDTH_INT : S_KEEP_WIDTH_INT;\n\n// bus width assertions\ninitial begin\n    if (S_DATA_WORD_SIZE * S_KEEP_WIDTH_INT != S_DATA_WIDTH) begin\n        $error(\"Error: input data width not evenly divisble\");\n        $finish;\n    end\n\n    if (M_DATA_WORD_SIZE * M_KEEP_WIDTH_INT != M_DATA_WIDTH) begin\n        $error(\"Error: output data width not evenly divisble\");\n        $finish;\n    end\n\n    if (S_DATA_WORD_SIZE != M_DATA_WORD_SIZE) begin\n        $error(\"Error: word size mismatch\");\n        $finish;\n    end\nend\n\nwire [DATA_WIDTH-1:0]  pre_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]  pre_fifo_axis_tkeep;\nwire                   pre_fifo_axis_tvalid;\nwire                   pre_fifo_axis_tready;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_fifo_adapter.v@125:150", "// total data and keep widths\nparameter DATA_WIDTH = EXPAND_BUS ? M_DATA_WIDTH : S_DATA_WIDTH;\nparameter KEEP_WIDTH = EXPAND_BUS ? M_KEEP_WIDTH_INT : S_KEEP_WIDTH_INT;\n\n// bus width assertions\ninitial begin\n    if (S_DATA_WORD_SIZE * S_KEEP_WIDTH_INT != S_DATA_WIDTH) begin\n        $error(\"Error: input data width not evenly divisble\");\n        $finish;\n    end\n\n    if (M_DATA_WORD_SIZE * M_KEEP_WIDTH_INT != M_DATA_WIDTH) begin\n        $error(\"Error: output data width not evenly divisble\");\n        $finish;\n    end\n\n    if (S_DATA_WORD_SIZE != M_DATA_WORD_SIZE) begin\n        $error(\"Error: word size mismatch\");\n        $finish;\n    end\nend\n\nwire [DATA_WIDTH-1:0]  pre_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]  pre_fifo_axis_tkeep;\nwire                   pre_fifo_axis_tvalid;\nwire                   pre_fifo_axis_tready;\n"]], "Diff Content": {"Delete": [[136, "        $error(\"Error: input data width not evenly divisble\");\n"], [141, "        $error(\"Error: output data width not evenly divisble\");\n"], [146, "        $error(\"Error: word size mismatch\");\n"]], "Add": [[136, "        $error(\"Error: input data width not evenly divisble (instance %m)\");\n"], [141, "        $error(\"Error: output data width not evenly divisble (instance %m)\");\n"], [146, "        $error(\"Error: word size mismatch (instance %m)\");\n"]]}}