# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 17:22:09  December 23, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		fpgaflow_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #



# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:50:46  NOVEMBER 22, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

# Pin & Location Assignments
# ==========================
set_location_assignment PIN_R8 -to CLOCK
set_location_assignment PIN_F9 -to TXD
set_location_assignment PIN_A15 -to LED0

# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name TOP_LEVEL_ENTITY fpgaflow

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"

# Power Estimation Assignments
# ============================
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"

# start EDA_TOOL_SETTINGS(eda_simulation)
# ---------------------------------------

	# EDA Netlist Writer Assignments
	# ==============================
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation

# end EDA_TOOL_SETTINGS(eda_simulation)
# -------------------------------------

# ----------------------
# start ENTITY(fpgaflow)

	# start DESIGN_PARTITION(Top)
	# ---------------------------

		# Incremental Compilation Assignments
		# ===================================
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

	# end DESIGN_PARTITION(Top)
	# -------------------------

# end ENTITY(fpgaflow)
# --------------------
set_location_assignment PIN_E9 -to RXD
set_location_assignment PIN_E10 -to KEY1
set_location_assignment PIN_A13 -to LED1
set_location_assignment PIN_R10 -to PDATA[0]
set_location_assignment PIN_P11 -to PDATA[1]
set_location_assignment PIN_P9 -to PDATA[2]
set_location_assignment PIN_R16 -to PCLK
set_location_assignment PIN_L16 -to PDATA[7]
set_location_assignment PIN_K16 -to PDATA[6]
set_location_assignment PIN_N9 -to PDATA[5]
set_location_assignment PIN_N11 -to PDATA[4]
set_location_assignment PIN_N12 -to PDATA[3]
set_location_assignment PIN_P16 -to HREF
set_location_assignment PIN_P15 -to VSYNC
set_location_assignment PIN_L15 -to XCLK
set_location_assignment PIN_T10 -to PRST
set_location_assignment PIN_R11 -to PWDN
set_global_assignment -name VERILOG_FILE westonb/SCCB_interface.v
set_global_assignment -name VERILOG_FILE westonb/OV7670_config_rom.v
set_global_assignment -name VERILOG_FILE westonb/OV7670_config.v
set_global_assignment -name VERILOG_FILE westonb/camera_configure.v
set_global_assignment -name VERILOG_FILE simple_uart/rtfSimpleUartTx.v
set_global_assignment -name VERILOG_FILE simple_uart/rtfSimpleUartRx.v
set_global_assignment -name VERILOG_FILE simple_uart/rtfSimpleUart.v
set_global_assignment -name VERILOG_FILE simple_uart/rtfSerialTxSim.v
set_global_assignment -name VERILOG_FILE simple_uart/edge_det.v
set_global_assignment -name BDF_FILE fpgaflow.bdf
set_global_assignment -name VERILOG_FILE changer.v
set_global_assignment -name VERILOG_FILE uartTX.v
set_global_assignment -name VERILOG_FILE presc.v
set_global_assignment -name VERILOG_FILE txFifo.v
set_global_assignment -name VERILOG_FILE uartRX.v
set_global_assignment -name VERILOG_FILE fader.v
set_global_assignment -name VERILOG_FILE camram.v
set_global_assignment -name QIP_FILE fifo1.qip
set_location_assignment PIN_B13 -to LED2
set_location_assignment PIN_R14 -to SIOC
set_location_assignment PIN_N16 -to SIOD
set_global_assignment -name VERILOG_FILE mf3x3.v
set_global_assignment -name SDC_FILE fpgaflow.sdc
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top