/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  wire [44:0] _01_;
  wire [7:0] _02_;
  reg [4:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [11:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z | celloutsig_0_4z[5]);
  assign celloutsig_0_11z = ~(celloutsig_0_9z | celloutsig_0_10z);
  assign celloutsig_0_41z = ~((celloutsig_0_39z | celloutsig_0_33z) & celloutsig_0_14z[1]);
  assign celloutsig_0_42z = ~((celloutsig_0_14z[0] | 1'h1) & celloutsig_0_38z[8]);
  assign celloutsig_0_22z = ~((celloutsig_0_15z | celloutsig_0_17z) & celloutsig_0_13z[2]);
  assign celloutsig_0_36z = ~((1'h0 | celloutsig_0_6z) & (celloutsig_0_23z[1] | celloutsig_0_13z[5]));
  assign celloutsig_1_0z = ~((in_data[185] | in_data[179]) & (in_data[164] | in_data[149]));
  assign celloutsig_0_20z = ~((celloutsig_0_13z[4] | celloutsig_0_15z) & (celloutsig_0_14z[2] | celloutsig_0_9z));
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_2z[1]);
  assign celloutsig_0_21z = celloutsig_0_14z[0] ^ celloutsig_0_9z;
  assign celloutsig_0_46z = ~(celloutsig_0_34z[3] ^ celloutsig_0_7z);
  assign celloutsig_0_6z = ~(in_data[29] ^ celloutsig_0_5z);
  assign celloutsig_1_9z = { _00_[9:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } + { _00_[5], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z };
  reg [7:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _18_ <= 8'h00;
    else _18_ <= in_data[31:24];
  assign { _02_[7:4], celloutsig_0_4z[1], _02_[2:0] } = _18_;
  reg [7:0] _19_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 8'h00;
    else _19_ <= { in_data[185], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _01_[20], _00_[9:5], _01_[14:13] } = _19_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_4z[2:1], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_33z = { celloutsig_0_23z[3:2], celloutsig_0_9z, celloutsig_0_4z } == { celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_23z[2:1], celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_37z } == { celloutsig_0_38z[1:0], _03_ };
  assign celloutsig_0_8z = { in_data[25:15], celloutsig_0_7z } == { in_data[94:84], celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_4z[2:1], _02_[7:4], celloutsig_0_4z[1], _02_[2:0] } == { celloutsig_0_4z[1], _02_[7:4], celloutsig_0_4z[1], _02_[2:0], celloutsig_0_5z };
  assign celloutsig_1_13z = { celloutsig_1_2z[2], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z } == { celloutsig_1_1z[1:0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:2], 1'h1 } == { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_4z[5:4], celloutsig_0_9z } == { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_4z[4:0] == { celloutsig_0_4z[1], _02_[2:0], celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_13z } == { celloutsig_0_13z[5:4], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_15z, 1'h1 };
  assign celloutsig_0_27z = { in_data[30:22], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_22z } == { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[136:132], celloutsig_1_1z } >= { _00_[8:5], _01_[14], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[158:148], celloutsig_1_4z } >= { celloutsig_1_9z[5:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_11z = { _00_[9:6], celloutsig_1_2z } >= { in_data[109:107], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_26z = { celloutsig_0_18z[6:2], celloutsig_0_2z, celloutsig_0_7z } >= { _02_[6:4], celloutsig_0_4z[1], _02_[2:0] };
  assign celloutsig_0_3z = { in_data[17:14], celloutsig_0_2z, celloutsig_0_2z } || in_data[20:15];
  assign celloutsig_1_19z = { celloutsig_1_15z[4:0], celloutsig_1_8z } || celloutsig_1_15z[8:3];
  assign celloutsig_0_16z = celloutsig_0_14z || { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_28z = { _02_[2], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_9z } || celloutsig_0_4z[4:1];
  assign celloutsig_0_43z = celloutsig_0_20z ? { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z } : { celloutsig_0_38z[8:4], 1'h1, celloutsig_0_41z, celloutsig_0_11z };
  assign celloutsig_0_13z = celloutsig_0_8z ? { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z } : { in_data[90], celloutsig_0_4z };
  assign celloutsig_0_51z = { in_data[57:46], celloutsig_0_42z, celloutsig_0_36z, 1'h1, celloutsig_0_46z, celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_2z, celloutsig_0_40z, celloutsig_0_20z } !== { celloutsig_0_18z[6:1], celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_47z, _02_[7:4], celloutsig_0_4z[1], _02_[2:0], celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[188], celloutsig_1_1z, celloutsig_1_1z } !== { _01_[20], _00_[9:5], _01_[14] };
  assign celloutsig_1_8z = in_data[182:177] !== { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_4z[3], celloutsig_0_4z[1], _02_[7:4], _02_[2:1] };
  assign celloutsig_0_25z = | { celloutsig_0_23z, celloutsig_0_20z, _03_[2], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z[3], celloutsig_0_4z[1], _02_[7:4], _02_[2:0] };
  assign celloutsig_0_2z = | { celloutsig_0_4z[1], _02_[7:4], _02_[2:1] };
  assign celloutsig_1_1z = { in_data[98:97], celloutsig_1_0z } >> { in_data[182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { _01_[20], _00_[9:5], _01_[14] } >> { celloutsig_1_9z[3:1], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_14z = { in_data[14], celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_7z = celloutsig_1_1z << { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_38z = { celloutsig_0_34z, celloutsig_0_24z, _03_, 1'h1 } >> { celloutsig_0_18z[4:0], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z } >> { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_9z[8:0], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_5z } >> { celloutsig_1_9z[6:1], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_34z = { celloutsig_0_23z[1:0], celloutsig_0_26z, 1'h1, celloutsig_0_15z } >>> { celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_47z = { 1'h1, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_6z, celloutsig_0_27z } - { celloutsig_0_18z[4:3], 1'h1, celloutsig_0_8z, celloutsig_0_42z };
  assign celloutsig_1_2z = celloutsig_1_1z - { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z } - { _02_[7:4], celloutsig_0_4z[1], _02_[2:1], celloutsig_0_12z };
  assign celloutsig_0_23z = { _03_[3:1], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_8z } ^ in_data[68:63];
  assign { celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_4z[5:3] } = { celloutsig_0_3z, celloutsig_0_2z, in_data[35:33] } ~^ { _02_[4], _02_[2], _02_[7:5] };
  assign { out_data[33], out_data[34] } = ~ { celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_37z = ~celloutsig_0_5z;
  assign celloutsig_0_40z = ~celloutsig_0_15z;
  assign _00_[4:0] = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign { _01_[44:21], _01_[19:15], _01_[12:0] } = { in_data[131:120], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, _00_[9:5], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_13z };
  assign _02_[3] = celloutsig_0_4z[1];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_51z };
endmodule
