// Seed: 1314574645
module module_0 (
    input uwire id_0,
    input tri0 id_1
    , id_12,
    output tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri id_5,
    output tri1 id_6,
    input tri id_7
    , id_13,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10
);
  wire id_14;
  assign module_1.id_4 = 0;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wand id_2,
    input  wand id_3,
    inout  tri1 id_4,
    input  tri0 id_5
);
  assign id_4 = -1 >> id_4;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_2,
      id_3,
      id_5,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4
  );
endmodule
