## VHDL Overview #2

This lecture will provide a brief overview of process statements in VHDL.

## Reading

* Chapter 5 and 8.4 of Chu

## Key Concepts

* VHDL Process statement
  * Sesitivity list
* Sequential assignment statements vs variable assignment statement
* If statement
* Case statement
* Inference of memory elements in VHDL


