
Selected circuits
===================
 - **Circuit**: 12-bit signed multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul12s_2KL | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul12s_2KL.v)] [[Verilog<sub>PDK45</sub>](mul12s_2KL_pdk45.v)] [[C](mul12s_2KL.c)] |
| mul12s_2KM | 0.0000012 | 0.000006 | 25.00 | 0.00047 | 0.2 |  [[Verilog](mul12s_2KM.v)] [[Verilog<sub>PDK45</sub>](mul12s_2KM_pdk45.v)] [[C](mul12s_2KM.c)] |
| mul12s_2KN | 0.0000072 | 0.00003 | 50.00 | 0.0023 | 3.8 |  [[Verilog](mul12s_2KN.v)] [[Verilog<sub>PDK45</sub>](mul12s_2KN_pdk45.v)] [[C](mul12s_2KN.c)] |
| mul12s_2KP | 0.000025 | 0.0001 | 68.75 | 0.0076 | 34 |  [[Verilog](mul12s_2KP.v)] [[Verilog<sub>PDK45</sub>](mul12s_2KP_pdk45.v)] [[C](mul12s_2KP.c)] |
| mul12s_2KQ | 0.000073 | 0.00029 | 81.25 | 0.021 | 248 |  [[Verilog](mul12s_2KQ.v)] [[Verilog<sub>PDK45</sub>](mul12s_2KQ_pdk45.v)] [[C](mul12s_2KQ.c)] |
| mul12s_35J | 0.0051 | 0.024 | 74.98 | 0.41 | 13981.017e2 |  [[Verilog](mul12s_35J.v)] [[Verilog<sub>PDK45</sub>](mul12s_35J_pdk45.v)] [[C](mul12s_35J.c)] |
| mul12s_36D | 0.014 | 0.073 | 93.71 | 1.17 | 97867.163e2 |  [[Verilog](mul12s_36D.v)] [[Verilog<sub>PDK45</sub>](mul12s_36D_pdk45.v)] [[C](mul12s_36D.c)] |
| mul12s_36A | 0.032 | 0.17 | 98.39 | 2.64 | 48933.638e3 |  [[Verilog](mul12s_36A.v)] [[Verilog<sub>PDK45</sub>](mul12s_36A_pdk45.v)] [[C](mul12s_36A.c)] |
| mul12s_2NM | 0.19 | 0.77 | 98.41 | 12.72 | 18643.684e5 |  [[Verilog](mul12s_2NM.v)] [[Verilog<sub>PDK45</sub>](mul12s_2NM_pdk45.v)] [[C](mul12s_2NM.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: [10.1109/TVLSI.2018.2856362](https://dx.doi.org/10.1109/TVLSI.2018.2856362)

             