This repository documents my SystemVerilog learning journey 
towards Design Verification roles.

Focus areas:
- SystemVerilog language fundamentals
- Object-Oriented Programming in SV
- Testbench architecture (pre-UVM)
- Assertions (SVA)
