{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458516449879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 00:27:29 2016 " "Processing started: Mon Mar 21 00:27:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458516450192 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 sonars.sv(56) " "Verilog HDL Expression warning at sonars.sv(56): truncated literal to match 9 bits" {  } { { "sonars.sv" "" { Text "D:/Documents/Github/robinsun-fpga/sonars.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458516458266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonars.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonars " "Found entity 1: sonars" {  } { { "sonars.sv" "" { Text "D:/Documents/Github/robinsun-fpga/sonars.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robinsun_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file robinsun_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robinsun_fpga " "Found entity 1: robinsun_fpga" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "D:/Documents/Github/robinsun-fpga/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "D:/Documents/Github/robinsun-fpga/encoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robinsun_fpga " "Elaborating entity \"robinsun_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458516458304 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT1 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT1 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT2 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT2 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"START\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARASOL robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"PARASOL\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(193) " "Verilog HDL assignment warning at robinsun_fpga.sv(193): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(194) " "Verilog HDL assignment warning at robinsun_fpga.sv(194): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT1 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT1\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT2 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT2\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED robinsun_fpga.sv(49) " "Output port \"LED\" at robinsun_fpga.sv(49) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_B robinsun_fpga.sv(67) " "Output port \"LCDLTM_B\" at robinsun_fpga.sv(67) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_G robinsun_fpga.sv(69) " "Output port \"LCDLTM_G\" at robinsun_fpga.sv(69) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_R robinsun_fpga.sv(73) " "Output port \"LCDLTM_R\" at robinsun_fpga.sv(73) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DCLK robinsun_fpga.sv(63) " "Output port \"LCDLTM_ADC_DCLK\" at robinsun_fpga.sv(63) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DIN robinsun_fpga.sv(64) " "Output port \"LCDLTM_ADC_DIN\" at robinsun_fpga.sv(64) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_DEN robinsun_fpga.sv(68) " "Output port \"LCDLTM_DEN\" at robinsun_fpga.sv(68) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_GREST robinsun_fpga.sv(70) " "Output port \"LCDLTM_GREST\" at robinsun_fpga.sv(70) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_HD robinsun_fpga.sv(71) " "Output port \"LCDLTM_HD\" at robinsun_fpga.sv(71) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_NCLK robinsun_fpga.sv(72) " "Output port \"LCDLTM_NCLK\" at robinsun_fpga.sv(72) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_SCEN robinsun_fpga.sv(74) " "Output port \"LCDLTM_SCEN\" at robinsun_fpga.sv(74) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_VD robinsun_fpga.sv(76) " "Output port \"LCDLTM_VD\" at robinsun_fpga.sv(76) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[32\] GPIO_2\[9\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[9\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[32\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[31\] GPIO_2\[8\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[8\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[31\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[30\] GPIO_2\[6\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[6\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[30\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:MotR " "Elaborating entity \"encoder\" for hierarchy \"encoder:MotR\"" {  } { { "robinsun_fpga.sv" "MotR" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "encoder.sv(48) " "Verilog HDL Conditional Statement error at encoder.sv(48): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "encoder.sv" "" { Text "D:/Documents/Github/robinsun-fpga/encoder.sv" 48 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1458516458304 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "encoder:MotR " "Can't elaborate user hierarchy \"encoder:MotR\"" {  } { { "robinsun_fpga.sv" "MotR" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 174 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458516458404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 21 00:27:38 2016 " "Processing ended: Mon Mar 21 00:27:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458516449879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 00:27:29 2016 " "Processing started: Mon Mar 21 00:27:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458516449883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458516450192 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 sonars.sv(56) " "Verilog HDL Expression warning at sonars.sv(56): truncated literal to match 9 bits" {  } { { "sonars.sv" "" { Text "D:/Documents/Github/robinsun-fpga/sonars.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458516458266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonars.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonars " "Found entity 1: sonars" {  } { { "sonars.sv" "" { Text "D:/Documents/Github/robinsun-fpga/sonars.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robinsun_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file robinsun_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robinsun_fpga " "Found entity 1: robinsun_fpga" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "D:/Documents/Github/robinsun-fpga/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "D:/Documents/Github/robinsun-fpga/encoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458516458282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robinsun_fpga " "Elaborating entity \"robinsun_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458516458304 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT1 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT1 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT2 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT2 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"START\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARASOL robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"PARASOL\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(193) " "Verilog HDL assignment warning at robinsun_fpga.sv(193): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(194) " "Verilog HDL assignment warning at robinsun_fpga.sv(194): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT1 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT1\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT2 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT2\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED robinsun_fpga.sv(49) " "Output port \"LED\" at robinsun_fpga.sv(49) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_B robinsun_fpga.sv(67) " "Output port \"LCDLTM_B\" at robinsun_fpga.sv(67) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_G robinsun_fpga.sv(69) " "Output port \"LCDLTM_G\" at robinsun_fpga.sv(69) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_R robinsun_fpga.sv(73) " "Output port \"LCDLTM_R\" at robinsun_fpga.sv(73) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DCLK robinsun_fpga.sv(63) " "Output port \"LCDLTM_ADC_DCLK\" at robinsun_fpga.sv(63) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DIN robinsun_fpga.sv(64) " "Output port \"LCDLTM_ADC_DIN\" at robinsun_fpga.sv(64) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_DEN robinsun_fpga.sv(68) " "Output port \"LCDLTM_DEN\" at robinsun_fpga.sv(68) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_GREST robinsun_fpga.sv(70) " "Output port \"LCDLTM_GREST\" at robinsun_fpga.sv(70) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_HD robinsun_fpga.sv(71) " "Output port \"LCDLTM_HD\" at robinsun_fpga.sv(71) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_NCLK robinsun_fpga.sv(72) " "Output port \"LCDLTM_NCLK\" at robinsun_fpga.sv(72) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_SCEN robinsun_fpga.sv(74) " "Output port \"LCDLTM_SCEN\" at robinsun_fpga.sv(74) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_VD robinsun_fpga.sv(76) " "Output port \"LCDLTM_VD\" at robinsun_fpga.sv(76) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[32\] GPIO_2\[9\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[9\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[32\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[31\] GPIO_2\[8\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[8\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[31\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[30\] GPIO_2\[6\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[6\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[30\]\"" {  } { { "robinsun_fpga.sv" "" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 "|robinsun_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:MotR " "Elaborating entity \"encoder\" for hierarchy \"encoder:MotR\"" {  } { { "robinsun_fpga.sv" "MotR" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458516458304 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "encoder.sv(48) " "Verilog HDL Conditional Statement error at encoder.sv(48): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "encoder.sv" "" { Text "D:/Documents/Github/robinsun-fpga/encoder.sv" 48 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1458516458304 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "encoder:MotR " "Can't elaborate user hierarchy \"encoder:MotR\"" {  } { { "robinsun_fpga.sv" "MotR" { Text "D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv" 174 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458516458319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458516458404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 21 00:27:38 2016 " "Processing ended: Mon Mar 21 00:27:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458516458404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458516459092 ""}
