module top_module( 
    input a, b,
    output out_and,
    output out_or,
    output out_xor,
    output out_nand,
    output out_nor,
    output out_xnor,
    output out_anotb
);

    // Logic gates implementation
    assign out_and   = a & b;       // And gate: a and b
    assign out_or    = a | b;       // Or gate: a or b
    assign out_xor   = a ^ b;       // XOR gate: a xor b
    assign out_nand  = ~(a & b);    // NAND gate: Not of a and b
    assign out_nor   = ~(a | b);    // NOR gate: Not of a or b
    assign out_xnor  = ~(a ^ b);    // XNOR gate: Not of a xor b
    assign out_anotb = a & ~b;      // AND-NOT gate: a and not b

endmodule