Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.4.1.213
Wed Nov 04 16:21:17 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : E:\lscc\diamond\3.4_x64\ispfpga\bin\nt64\scuba.exe -w -n fifo_dc1300E -lang vhdl -synth lse -bus_exp 7 -bb -arch xo3c00a -type ebfifo -depth 256 -width 8 -rwidth 8 -no_enable -pe 16 -pf 240 
    Circuit name     : fifo_dc1300E
    Module type      : ebfifo
    Module Version   : 5.7
    Ports            : 
	Inputs       : Data[7:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : fifo_dc1300E.edn
    VHDL output      : fifo_dc1300E.vhd
    VHDL template    : fifo_dc1300E_tmpl.vhd
    VHDL testbench   : tb_fifo_dc1300E_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_dc1300E.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: fifo_dc1300E.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


