<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UartDriver.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Clock_divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Clock_divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Clock_divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Clock_divider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_divider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Clock_divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Clock_divider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Clock_divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Clock_divider_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Clock_divider_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_divider_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Clock_divider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="HardwiredReg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="HardwiredReg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="HardwiredReg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="HardwiredReg.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HardwiredReg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="HardwiredReg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="HardwiredReg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="HardwiredReg.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HardwiredReg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HardwiredReg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NComparatorWithEnable.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NComparatorWithEnable.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NComparatorWithEnable.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NComparatorWithEnable.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NComparatorWithEnable.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NComparatorWithEnable.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NComparatorWithEnable.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NComparatorWithEnable.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NComparatorWithEnable_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NComparatorWithEnable_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NComparatorWithEnable_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Clock_divider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_HardwiredReg_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_HardwiredReg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_HardwiredReg_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_UART_Synchronizer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_UAR_Fifo_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_UAR_Fifo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_UAR_Fifo_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_Fifo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_Fifo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_Fifo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_Fifo.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Fifo.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_Fifo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_Fifo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_Fifo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Fifo_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Fifo_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Fifo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Fifo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_Synchronizer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_Synchronizer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_Synchronizer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_Synchronizer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Synchronizer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_Synchronizer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_Synchronizer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_Synchronizer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Synchronizer_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Synchronizer_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Synchronizer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Synchronizer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UD_COUNTER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UD_COUNTER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UD_COUNTER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UD_COUNTER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UD_COUNTER.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UD_COUNTER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UD_COUNTER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UD_COUNTER.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UD_COUNTER_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UD_COUNTER_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UD_COUNTER_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UD_COUNTER_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UartDriverTX.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UartDriverTX.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UartDriverTX.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UartDriverTX.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UartDriverTX.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UartDriverTX.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UartDriverTX.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UartDriverTX.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UartDriverTX_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UartDriverTX_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UartDriverTX_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UartDriverTX_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572948695" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948695" xil_pn:in_ck="3657925200812783014" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ANDGate_NX1.vhd"/>
      <outfile xil_pn:name="CU_SatCounter.vhd"/>
      <outfile xil_pn:name="Clock_divider.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="ComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="D_FF_rst.vhd"/>
      <outfile xil_pn:name="HardwiredReg.vhd"/>
      <outfile xil_pn:name="Mux_1Bit_2X1.vhd"/>
      <outfile xil_pn:name="Mux_Bit.vhd"/>
      <outfile xil_pn:name="NComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="NORGate_NX1.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="ORGate_NX1.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="SAT_Counter_BMM.vhd"/>
      <outfile xil_pn:name="TB_Clock_divider.vhd"/>
      <outfile xil_pn:name="TB_HardwiredReg.vhd"/>
      <outfile xil_pn:name="TB_UART_Synchronizer.vhd"/>
      <outfile xil_pn:name="TB_UAR_Fifo.vhd"/>
      <outfile xil_pn:name="UART_Fifo.vhd"/>
      <outfile xil_pn:name="UART_Synchronizer.vhd"/>
      <outfile xil_pn:name="UartDriver.vhd"/>
      <outfile xil_pn:name="XNORGate_NX1.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="t_ff.vhd"/>
      <outfile xil_pn:name="ud_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1572948695" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4281070243907447338" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948695" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-540942566467125928" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948695" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9149174877051543908" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948695" xil_pn:in_ck="3657925200812783014" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ANDGate_NX1.vhd"/>
      <outfile xil_pn:name="CU_SatCounter.vhd"/>
      <outfile xil_pn:name="Clock_divider.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="ComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="D_FF_rst.vhd"/>
      <outfile xil_pn:name="HardwiredReg.vhd"/>
      <outfile xil_pn:name="Mux_1Bit_2X1.vhd"/>
      <outfile xil_pn:name="Mux_Bit.vhd"/>
      <outfile xil_pn:name="NComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="NORGate_NX1.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="ORGate_NX1.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="SAT_Counter_BMM.vhd"/>
      <outfile xil_pn:name="TB_Clock_divider.vhd"/>
      <outfile xil_pn:name="TB_HardwiredReg.vhd"/>
      <outfile xil_pn:name="TB_UART_Synchronizer.vhd"/>
      <outfile xil_pn:name="TB_UAR_Fifo.vhd"/>
      <outfile xil_pn:name="UART_Fifo.vhd"/>
      <outfile xil_pn:name="UART_Synchronizer.vhd"/>
      <outfile xil_pn:name="UartDriver.vhd"/>
      <outfile xil_pn:name="XNORGate_NX1.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="t_ff.vhd"/>
      <outfile xil_pn:name="ud_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1572948699" xil_pn:in_ck="3657925200812783014" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4336584468826661006" xil_pn:start_ts="1572948695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_UAR_Fifo_beh.prj"/>
      <outfile xil_pn:name="TB_UAR_Fifo_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1572948699" xil_pn:in_ck="9157023918681702350" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1791266393209702523" xil_pn:start_ts="1572948699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_UAR_Fifo_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1565784872527729820" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9149174877051543908" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3862476629786898530" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948678" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5609831880251287250" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572948687" xil_pn:in_ck="3788272787657615668" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3527558369542879937" xil_pn:start_ts="1572948678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_Fifo.lso"/>
      <outfile xil_pn:name="UART_Fifo.ngc"/>
      <outfile xil_pn:name="UART_Fifo.ngr"/>
      <outfile xil_pn:name="UART_Fifo.prj"/>
      <outfile xil_pn:name="UART_Fifo.stx"/>
      <outfile xil_pn:name="UART_Fifo.syr"/>
      <outfile xil_pn:name="UART_Fifo.xst"/>
      <outfile xil_pn:name="UART_Fifo_vhdl.prj"/>
      <outfile xil_pn:name="UART_Fifo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
