# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment_4.srcs/sources_1/imports/new/array_types.vhd" \
"../../../../Assignment_4.srcs/sources_1/new/conv_memory.vhd" \
"../../../../Assignment_4.srcs/sources_1/new/conv_memory_tb.vhd" \

# Do not sort compile order
nosort
