
*** Running vivado
    with args -log Datapath.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Datapath.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Aug  2 15:23:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/sarun/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Datapath.tcl -notrace
Command: link_design -top Datapath -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'cora_ila'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 684.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: cora_ila UUID: ed04919d-0a41-5713-8262-d1c82b37f62e 
Parsing XDC File [c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'cora_ila/inst'
Finished Parsing XDC File [c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'cora_ila/inst'
Parsing XDC File [c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'cora_ila/inst'
Finished Parsing XDC File [c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'cora_ila/inst'
Parsing XDC File [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-180] No cells matched 'cora_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/LUT3'. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
WARNING: [Constraints 18-401] set_false_path: 'cora_ila' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/i_0' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_regs' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_reset_ctrl' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_trig' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/xsdb_memory_read_inst' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_in' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_inst' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_0' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_10' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_11' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_12' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_13' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_14' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_15' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_2' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_3' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_4' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_5' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_6' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_7' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_8' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_9' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_NS1_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[0]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[1]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[2]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[3]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[4]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[5]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[6]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[7]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[8]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[9]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[0]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[1]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[2]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[3]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[4]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[5]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[6]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[7]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[8]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_1' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_2' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/VCC' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'cora_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/GND' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:1]
Finished Parsing XDC File [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 852.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 72 instances

11 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 852.590 ; gain = 418.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.821 . Memory (MB): peak = 879.602 ; gain = 27.012

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2f7c1d689

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.602 ; gain = 544.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 922b02705b1cb631.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 7831ec0e8d34d49a.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.461 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1860.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1862.195 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031
Phase 1.1 Core Generation And Design Setup | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031
Phase 1 Initialization | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031
Phase 2 Timer Update And Timing Data Collection | Checksum: 25b05445c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1862.195 ; gain = 24.031

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 65 inverters resulting in an inversion of 1155 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2dccff473

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Retarget | Checksum: 2dccff473
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 99 cells
INFO: [Opt 31-1021] In phase Retarget, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 256683508

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Constant propagation | Checksum: 256683508
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1862.195 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1862.195 ; gain = 0.000
Phase 5 Sweep | Checksum: 2066f22ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Sweep | Checksum: 2066f22ca
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 92 cells
INFO: [Opt 31-1021] In phase Sweep, 1282 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2066f22ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
BUFG optimization | Checksum: 2066f22ca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2066f22ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Shift Register Optimization | Checksum: 2066f22ca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2066f22ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Post Processing Netlist | Checksum: 2066f22ca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 32af50b88

Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1862.195 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 32af50b88

Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Phase 9 Finalization | Checksum: 32af50b88

Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              27  |              99  |                                             99  |
|  Constant propagation         |               0  |              34  |                                             54  |
|  Sweep                        |               0  |              92  |                                           1282  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 32af50b88

Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1862.195 ; gain = 24.031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 3442a2ff1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1990.367 ; gain = 0.000
Ending Power Optimization Task | Checksum: 3442a2ff1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.367 ; gain = 128.172

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 3442a2ff1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1990.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1990.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 357101b47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1990.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1990.367 ; gain = 1137.777
INFO: [Vivado 12-24828] Executing command : report_drc -file Datapath_drc_opted.rpt -pb Datapath_drc_opted.pb -rpx Datapath_drc_opted.rpx
Command: report_drc -file Datapath_drc_opted.rpt -pb Datapath_drc_opted.pb -rpx Datapath_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1990.367 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.367 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1990.367 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.367 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1990.367 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1990.367 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1990.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1990.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2605007de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1990.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 203a2c30d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.901 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20f999917

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20f999917

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20f999917

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2e8d36bb3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 30132ac42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 30132ac42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2359bb0b1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2609a91f7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 37 LUTNM shape to break, 482 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 30, two critical 7, total 37, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 218 nets or LUTs. Breaked 37 LUTs, combined 181 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1990.367 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1990.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           37  |            181  |                   218  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           37  |            181  |                   218  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17f7f4f61

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1990.367 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 128349977

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1990.367 ; gain = 0.000
Phase 2 Global Placement | Checksum: 128349977

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1256b7dea

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2396212b5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28291451d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24b1a766d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2714ee66a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d192b341

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20018235f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12b5a9478

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1990.367 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12b5a9478

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1990.367 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e6c41fd1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.893 | TNS=-23.396 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ef17096f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1998.012 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 263b33e7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 1998.012 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e6c41fd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1998.012 ; gain = 7.645

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c0a7aded

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.012 ; gain = 7.645

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.012 ; gain = 7.645
Phase 4.1 Post Commit Optimization | Checksum: 1c0a7aded

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1998.012 ; gain = 7.645

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c0a7aded

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1998.012 ; gain = 7.645

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                8x8|
|___________|___________________|___________________|
|      South|                8x8|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c0a7aded

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1998.012 ; gain = 7.645
Phase 4.3 Placer Reporting | Checksum: 1c0a7aded

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1998.012 ; gain = 7.645

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1998.012 ; gain = 0.000

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1998.012 ; gain = 7.645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e6dc2839

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1998.012 ; gain = 7.645
Ending Placer Task | Checksum: 16d8a773c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1998.012 ; gain = 7.645
101 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1998.012 ; gain = 7.645
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file Datapath_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1998.012 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Datapath_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1998.012 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Datapath_utilization_placed.rpt -pb Datapath_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2006.918 ; gain = 8.906
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2009.258 ; gain = 11.246
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.258 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2009.258 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2009.258 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2009.258 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.258 ; gain = 11.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.992 ; gain = 1.734
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.506 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2039.277 ; gain = 13.020
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.574 ; gain = 15.316
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.574 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2041.574 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2041.574 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2041.574 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.574 ; gain = 15.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 22f00bb0 ConstDB: 0 ShapeSum: a4ba7b94 RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: 33e403ea | NumContArr: 8c8a279a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 245c020be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2078.621 ; gain = 37.047

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 245c020be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2078.621 ; gain = 37.047

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 245c020be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2078.621 ; gain = 37.047
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 299d59f99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.559 ; gain = 95.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=-0.202 | THS=-187.225|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2215d5790

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2137.559 ; gain = 95.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=-0.052 | THS=-0.197 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22d92e035

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2138.758 ; gain = 97.184

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20511
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20509
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e81d24cc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2138.758 ; gain = 97.184

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e81d24cc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2138.758 ; gain = 97.184

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 336b1c7d6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2183.199 ; gain = 141.625
Phase 4 Initial Routing | Checksum: 336b1c7d6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2183.199 ; gain = 141.625

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 9331
 Number of Nodes with overlaps = 1582
 Number of Nodes with overlaps = 654
 Number of Nodes with overlaps = 369
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.465 | TNS=-317.609| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 26e669289

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 2185.719 ; gain = 144.145

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1300
 Number of Nodes with overlaps = 700
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.278 | TNS=-273.257| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 18f0b6400

Time (s): cpu = 00:02:30 ; elapsed = 00:01:40 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2011
 Number of Nodes with overlaps = 1045
 Number of Nodes with overlaps = 596
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.818 | TNS=-107.696| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1bf90d9c2

Time (s): cpu = 00:03:25 ; elapsed = 00:02:17 . Memory (MB): peak = 2188.539 ; gain = 146.965
Phase 5 Rip-up And Reroute | Checksum: 1bf90d9c2

Time (s): cpu = 00:03:25 ; elapsed = 00:02:17 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21488610d

Time (s): cpu = 00:03:27 ; elapsed = 00:02:18 . Memory (MB): peak = 2188.539 ; gain = 146.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.703 | TNS=-69.340| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1a67873bf

Time (s): cpu = 00:03:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1a67873bf

Time (s): cpu = 00:03:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2188.539 ; gain = 146.965
Phase 6 Delay and Skew Optimization | Checksum: 1a67873bf

Time (s): cpu = 00:03:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.614 | TNS=-52.442| WHS=-1.402 | THS=-5.728 |


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 2bdff1e8d

Time (s): cpu = 00:03:30 ; elapsed = 00:02:19 . Memory (MB): peak = 2188.539 ; gain = 146.965
Phase 7.1 Hold Fix Iter | Checksum: 2bdff1e8d

Time (s): cpu = 00:03:30 ; elapsed = 00:02:20 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.614 | TNS=-52.442| WHS=-1.402 | THS=-5.728 |

Phase 7.2 Additional Hold Fix | Checksum: 2cb399c7f

Time (s): cpu = 00:03:32 ; elapsed = 00:02:21 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 7.3 Non Free Resource Hold Fix Iter
Phase 7.3 Non Free Resource Hold Fix Iter | Checksum: 2176b34f5

Time (s): cpu = 00:03:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2188.539 ; gain = 146.965
Phase 7 Post Hold Fix | Checksum: 2176b34f5

Time (s): cpu = 00:03:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 33.0964 %
  Global Horizontal Routing Utilization  = 34.486 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 4x4 Area, Max Cong = 87.7252%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y52 -> INT_R_X23Y55
   INT_L_X24Y52 -> INT_R_X27Y55
South Dir 4x4 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y28 -> INT_R_X23Y31
   INT_L_X24Y28 -> INT_R_X27Y31
East Dir 4x4 Area, Max Cong = 86.1213%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y40 -> INT_R_X11Y43
   INT_L_X12Y40 -> INT_R_X15Y43
   INT_L_X12Y32 -> INT_R_X15Y35
West Dir 2x2 Area, Max Cong = 88.9706%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y38 -> INT_R_X29Y39

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1.125
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1.8125
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.4 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.8 Sparse Ratio: 0.6875

Phase 8 Route finalize | Checksum: 2176b34f5

Time (s): cpu = 00:03:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2176b34f5

Time (s): cpu = 00:03:33 ; elapsed = 00:02:21 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ecbfe4ae

Time (s): cpu = 00:03:35 ; elapsed = 00:02:23 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 11 Post Process Routing
WARNING: [Route 35-455] Router was unable to fix hold violation on 1 pins because of high hold requirement. Such pins are:
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D

Resolution: Run report_timing_summary to analyze the hold violations.
Phase 11 Post Process Routing | Checksum: 1b9c882ef

Time (s): cpu = 00:03:35 ; elapsed = 00:02:23 . Memory (MB): peak = 2188.539 ; gain = 146.965

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1b9c882ef

Time (s): cpu = 00:03:37 ; elapsed = 00:02:24 . Memory (MB): peak = 2188.539 ; gain = 146.965
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.614 | TNS=-52.442| WHS=-1.402 | THS=-1.402 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1b9c882ef

Time (s): cpu = 00:03:37 ; elapsed = 00:02:24 . Memory (MB): peak = 2188.539 ; gain = 146.965
Total Elapsed time in route_design: 143.811 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 290b24757

Time (s): cpu = 00:03:37 ; elapsed = 00:02:24 . Memory (MB): peak = 2188.539 ; gain = 146.965
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 290b24757

Time (s): cpu = 00:03:37 ; elapsed = 00:02:24 . Memory (MB): peak = 2188.539 ; gain = 146.965

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:37 ; elapsed = 00:02:24 . Memory (MB): peak = 2188.539 ; gain = 146.965
INFO: [Vivado 12-24828] Executing command : report_drc -file Datapath_drc_routed.rpt -pb Datapath_drc_routed.pb -rpx Datapath_drc_routed.rpx
Command: report_drc -file Datapath_drc_routed.rpt -pb Datapath_drc_routed.pb -rpx Datapath_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2209.328 ; gain = 20.789
INFO: [Vivado 12-24828] Executing command : report_methodology -file Datapath_methodology_drc_routed.rpt -pb Datapath_methodology_drc_routed.pb -rpx Datapath_methodology_drc_routed.rpx
Command: report_methodology -file Datapath_methodology_drc_routed.rpt -pb Datapath_methodology_drc_routed.pb -rpx Datapath_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2237.281 ; gain = 27.953
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Datapath_timing_summary_routed.rpt -pb Datapath_timing_summary_routed.pb -rpx Datapath_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Datapath_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Datapath_route_status.rpt -pb Datapath_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Datapath_power_routed.rpt -pb Datapath_power_summary_routed.pb -rpx Datapath_power_routed.rpx
Command: report_power -file Datapath_power_routed.rpt -pb Datapath_power_summary_routed.pb -rpx Datapath_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
144 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2292.902 ; gain = 55.621
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Datapath_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Datapath_bus_skew_routed.rpt -pb Datapath_bus_skew_routed.pb -rpx Datapath_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2297.254 ; gain = 108.715
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2321.789 ; gain = 10.059
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.109 ; gain = 15.324
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.109 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 2328.109 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2328.109 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2328.109 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.109 ; gain = 15.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/impl_1/Datapath_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug  2 15:27:49 2025...
