Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jun 25 23:14:06 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_char_timing_summary_routed.rpt -pb hdmi_char_timing_summary_routed.pb -rpx hdmi_char_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_char
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  1           
TIMING-16  Warning   Large setup violation         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.918      -19.471                     39                  141        0.059        0.000                      0                  141       -0.246       -0.754                       5                   134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 10.000}       20.000          50.000          
  clk_55m_clk_wiz_1     {0.000 9.091}        18.182          55.000          
    c0_1x_clk_wiz_0     {0.000 3.367}        6.734           148.500         
    c1_5x_clk_wiz_0     {0.000 0.673}        1.347           742.500         
    clkfbout_clk_wiz_0  {0.000 9.091}        18.182          55.000          
  clkfbout_clk_wiz_1    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_55m_clk_wiz_1                                                                                                                                                       6.091        0.000                       0                     3  
    c0_1x_clk_wiz_0          -2.918       -2.918                      1                   78        0.130        0.000                      0                   78        2.867        0.000                       0                    68  
    c1_5x_clk_wiz_0          -0.402       -3.324                     16                   63        0.176        0.000                      0                   63       -0.246       -0.754                       5                    56  
    clkfbout_clk_wiz_0                                                                                                                                                   16.589        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                     12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c0_1x_clk_wiz_0  c1_5x_clk_wiz_0       -0.666      -14.111                     30                   30        0.059        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_55m_clk_wiz_1
  To Clock:  clk_55m_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_55m_clk_wiz_1
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         18.182      16.589     BUFGCTRL_X0Y4   clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         18.182      16.933     PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         18.182      16.933     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        18.182      34.451     PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       18.182      141.818    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         9.091       6.091      PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         9.091       6.091      PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         9.091       6.091      PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         9.091       6.091      PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c0_1x_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.918ns,  Total Violation       -2.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_image_gen_inst/pix_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 1.534ns (15.986%)  route 8.062ns (84.014%))
  Logic Levels:           11  (LUT3=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 4.800 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X5Y89          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDSE (Prop_fdse_C_Q)         0.379    -1.912 f  vga_timing_ctrl_inst/h_cnt_reg[0]_replica/Q
                         net (fo=5, routed)           0.707    -1.206    vga_timing_ctrl_inst/h_cnt[0]_repN
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.105    -1.101 r  vga_timing_ctrl_inst/pix_data[23]_i_177/O
                         net (fo=7, routed)           0.555    -0.546    vga_timing_ctrl_inst/pix_data[23]_i_177_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.105    -0.441 r  vga_timing_ctrl_inst/pix_data[23]_i_174/O
                         net (fo=30, routed)          0.515     0.075    vga_timing_ctrl_inst/pix_data[23]_i_174_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.105     0.180 r  vga_timing_ctrl_inst/pix_data[23]_i_55/O
                         net (fo=137, routed)         1.083     1.262    vga_timing_ctrl_inst/pix_y[11]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.105     1.367 r  vga_timing_ctrl_inst/pix_data[23]_i_841/O
                         net (fo=10, routed)          1.010     2.377    vga_timing_ctrl_inst/pix_data[23]_i_841_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.105     2.482 r  vga_timing_ctrl_inst/pix_data[23]_i_529/O
                         net (fo=118, routed)         1.511     3.994    vga_timing_ctrl_inst/pix_data[23]_i_529_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.105     4.099 r  vga_timing_ctrl_inst/pix_data[23]_i_617/O
                         net (fo=1, routed)           0.559     4.658    vga_timing_ctrl_inst/pix_data[23]_i_617_n_0
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.105     4.763 r  vga_timing_ctrl_inst/pix_data[23]_i_238/O
                         net (fo=1, routed)           0.459     5.222    vga_timing_ctrl_inst/vga_image_gen_inst/data211
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.105     5.327 r  vga_timing_ctrl_inst/pix_data[23]_i_75/O
                         net (fo=1, routed)           0.833     6.160    vga_timing_ctrl_inst/pix_data[23]_i_75_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.105     6.265 r  vga_timing_ctrl_inst/pix_data[23]_i_19/O
                         net (fo=1, routed)           0.322     6.587    vga_timing_ctrl_inst/pix_data[23]_i_19_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.105     6.692 r  vga_timing_ctrl_inst/pix_data[23]_i_5/O
                         net (fo=1, routed)           0.507     7.199    vga_timing_ctrl_inst/pix_data[23]_i_5_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I2_O)        0.105     7.304 r  vga_timing_ctrl_inst/pix_data[23]_i_1/O
                         net (fo=1, routed)           0.000     7.304    vga_image_gen_inst/pix_data_reg[23]_0
    SLICE_X7Y96          FDCE                                         r  vga_image_gen_inst/pix_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.315     4.800    vga_image_gen_inst/CLK
    SLICE_X7Y96          FDCE                                         r  vga_image_gen_inst/pix_data_reg[23]/C
                         clock pessimism             -0.382     4.418    
                         clock uncertainty           -0.064     4.354    
    SLICE_X7Y96          FDCE (Setup_fdce_C_D)        0.032     4.386    vga_image_gen_inst/pix_data_reg[23]
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.987ns (19.166%)  route 4.163ns (80.834%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 4.798 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.348    -1.943 f  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=17, routed)          1.415    -0.528    vga_timing_ctrl_inst/v_cnt_reg_n_0_[5]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.260    -0.268 r  vga_timing_ctrl_inst/v_cnt[11]_i_9/O
                         net (fo=2, routed)           0.721     0.452    vga_timing_ctrl_inst/v_cnt[11]_i_9_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.274     0.726 r  vga_timing_ctrl_inst/v_cnt[11]_i_7/O
                         net (fo=12, routed)          1.277     2.003    vga_timing_ctrl_inst/v_cnt[11]_i_7_n_0
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.105     2.108 r  vga_timing_ctrl_inst/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.750     2.858    vga_timing_ctrl_inst/v_cnt[4]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.313     4.798    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
                         clock pessimism             -0.355     4.443    
                         clock uncertainty           -0.064     4.379    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.047     4.332    vga_timing_ctrl_inst/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.332    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[6]_replica_1/D
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.902ns (18.437%)  route 3.990ns (81.563%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 4.800 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X0Y88          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDSE (Prop_fdse_C_Q)         0.348    -1.943 f  vga_timing_ctrl_inst/h_cnt_reg[11]/Q
                         net (fo=27, routed)          0.933    -1.010    vga_timing_ctrl_inst/h_cnt[11]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.239    -0.771 f  vga_timing_ctrl_inst/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.781     0.010    vga_timing_ctrl_inst/h_cnt[11]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.105     0.115 f  vga_timing_ctrl_inst/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.516     0.630    vga_timing_ctrl_inst/h_cnt[11]_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.105     0.735 f  vga_timing_ctrl_inst/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.666     1.401    vga_timing_ctrl_inst/h_cnt[11]_i_2_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.105     1.506 r  vga_timing_ctrl_inst/h_cnt[6]_i_1/O
                         net (fo=3, routed)           1.095     2.601    vga_timing_ctrl_inst/h_cnt[6]_i_1_n_0
    SLICE_X3Y91          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.315     4.800    vga_timing_ctrl_inst/CLK
    SLICE_X3Y91          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[6]_replica_1/C
                         clock pessimism             -0.382     4.418    
                         clock uncertainty           -0.064     4.354    
    SLICE_X3Y91          FDSE (Setup_fdse_C_D)       -0.074     4.280    vga_timing_ctrl_inst/h_cnt_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                          4.280    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.902ns (18.413%)  route 3.997ns (81.587%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 4.799 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X0Y88          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDSE (Prop_fdse_C_Q)         0.348    -1.943 f  vga_timing_ctrl_inst/h_cnt_reg[11]/Q
                         net (fo=27, routed)          0.933    -1.010    vga_timing_ctrl_inst/h_cnt[11]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.239    -0.771 f  vga_timing_ctrl_inst/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.781     0.010    vga_timing_ctrl_inst/h_cnt[11]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.105     0.115 f  vga_timing_ctrl_inst/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.516     0.630    vga_timing_ctrl_inst/h_cnt[11]_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.105     0.735 f  vga_timing_ctrl_inst/h_cnt[11]_i_2/O
                         net (fo=12, routed)          1.116     1.851    vga_timing_ctrl_inst/h_cnt[11]_i_2_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.105     1.956 r  vga_timing_ctrl_inst/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.651     2.607    vga_timing_ctrl_inst/h_cnt[1]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.314     4.799    vga_timing_ctrl_inst/CLK
    SLICE_X0Y89          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[1]/C
                         clock pessimism             -0.382     4.417    
                         clock uncertainty           -0.064     4.353    
    SLICE_X0Y89          FDSE (Setup_fdse_C_D)       -0.047     4.306    vga_timing_ctrl_inst/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.306    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[0]_replica_1/D
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.902ns (18.581%)  route 3.952ns (81.419%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 4.801 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X0Y88          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDSE (Prop_fdse_C_Q)         0.348    -1.943 f  vga_timing_ctrl_inst/h_cnt_reg[11]/Q
                         net (fo=27, routed)          0.933    -1.010    vga_timing_ctrl_inst/h_cnt[11]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.239    -0.771 f  vga_timing_ctrl_inst/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.781     0.010    vga_timing_ctrl_inst/h_cnt[11]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.105     0.115 f  vga_timing_ctrl_inst/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.516     0.630    vga_timing_ctrl_inst/h_cnt[11]_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.105     0.735 f  vga_timing_ctrl_inst/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.963     1.698    vga_timing_ctrl_inst/h_cnt[11]_i_2_n_0
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.105     1.803 r  vga_timing_ctrl_inst/h_cnt[0]_i_1/O
                         net (fo=3, routed)           0.759     2.563    vga_timing_ctrl_inst/h_cnt[0]_i_1_n_0
    SLICE_X3Y93          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.316     4.801    vga_timing_ctrl_inst/CLK
    SLICE_X3Y93          FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[0]_replica_1/C
                         clock pessimism             -0.382     4.419    
                         clock uncertainty           -0.064     4.355    
    SLICE_X3Y93          FDSE (Setup_fdse_C_D)       -0.047     4.308    vga_timing_ctrl_inst/h_cnt_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                          4.308    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.997ns (21.421%)  route 3.657ns (78.579%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 4.798 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.348    -1.943 f  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=17, routed)          1.415    -0.528    vga_timing_ctrl_inst/v_cnt_reg_n_0_[5]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.260    -0.268 r  vga_timing_ctrl_inst/v_cnt[11]_i_9/O
                         net (fo=2, routed)           0.721     0.452    vga_timing_ctrl_inst/v_cnt[11]_i_9_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.274     0.726 r  vga_timing_ctrl_inst/v_cnt[11]_i_7/O
                         net (fo=12, routed)          0.674     1.400    vga_timing_ctrl_inst/v_cnt[11]_i_7_n_0
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.115     1.515 r  vga_timing_ctrl_inst/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.848     2.363    vga_timing_ctrl_inst/v_cnt[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.313     4.798    vga_timing_ctrl_inst/CLK
    SLICE_X2Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
                         clock pessimism             -0.379     4.419    
                         clock uncertainty           -0.064     4.355    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)       -0.185     4.170    vga_timing_ctrl_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.007ns (21.650%)  route 3.644ns (78.350%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 4.798 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.348    -1.943 f  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=17, routed)          1.415    -0.528    vga_timing_ctrl_inst/v_cnt_reg_n_0_[5]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.260    -0.268 r  vga_timing_ctrl_inst/v_cnt[11]_i_9/O
                         net (fo=2, routed)           0.721     0.452    vga_timing_ctrl_inst/v_cnt[11]_i_9_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.274     0.726 r  vga_timing_ctrl_inst/v_cnt[11]_i_7/O
                         net (fo=12, routed)          0.883     1.609    vga_timing_ctrl_inst/v_cnt[11]_i_7_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.125     1.734 r  vga_timing_ctrl_inst/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.625     2.360    vga_timing_ctrl_inst/v_cnt[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.313     4.798    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
                         clock pessimism             -0.355     4.443    
                         clock uncertainty           -0.064     4.379    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.201     4.178    vga_timing_ctrl_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.987ns (21.470%)  route 3.610ns (78.530%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.797 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.348    -1.943 r  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=17, routed)          1.415    -0.528    vga_timing_ctrl_inst/v_cnt_reg_n_0_[5]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.260    -0.268 f  vga_timing_ctrl_inst/v_cnt[11]_i_9/O
                         net (fo=2, routed)           0.707     0.438    vga_timing_ctrl_inst/v_cnt[11]_i_9_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.274     0.712 r  vga_timing_ctrl_inst/v_cnt[11]_i_3/O
                         net (fo=1, routed)           0.843     1.556    vga_timing_ctrl_inst/v_cnt[11]_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.105     1.661 r  vga_timing_ctrl_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.645     2.306    vga_timing_ctrl_inst/v_cnt[11]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.312     4.797    vga_timing_ctrl_inst/CLK
    SLICE_X3Y86          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[10]/C
                         clock pessimism             -0.382     4.415    
                         clock uncertainty           -0.064     4.351    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168     4.183    vga_timing_ctrl_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.183    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.987ns (21.470%)  route 3.610ns (78.530%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.797 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.348    -1.943 r  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=17, routed)          1.415    -0.528    vga_timing_ctrl_inst/v_cnt_reg_n_0_[5]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.260    -0.268 f  vga_timing_ctrl_inst/v_cnt[11]_i_9/O
                         net (fo=2, routed)           0.707     0.438    vga_timing_ctrl_inst/v_cnt[11]_i_9_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.274     0.712 r  vga_timing_ctrl_inst/v_cnt[11]_i_3/O
                         net (fo=1, routed)           0.843     1.556    vga_timing_ctrl_inst/v_cnt[11]_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.105     1.661 r  vga_timing_ctrl_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.645     2.306    vga_timing_ctrl_inst/v_cnt[11]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.312     4.797    vga_timing_ctrl_inst/CLK
    SLICE_X3Y86          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[11]/C
                         clock pessimism             -0.382     4.415    
                         clock uncertainty           -0.064     4.351    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168     4.183    vga_timing_ctrl_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.183    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (c0_1x_clk_wiz_0 rise@6.734ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.987ns (21.470%)  route 3.610ns (78.530%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.797 - 6.734 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.422    -2.291    vga_timing_ctrl_inst/CLK
    SLICE_X3Y88          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.348    -1.943 r  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=17, routed)          1.415    -0.528    vga_timing_ctrl_inst/v_cnt_reg_n_0_[5]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.260    -0.268 f  vga_timing_ctrl_inst/v_cnt[11]_i_9/O
                         net (fo=2, routed)           0.707     0.438    vga_timing_ctrl_inst/v_cnt[11]_i_9_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.274     0.712 r  vga_timing_ctrl_inst/v_cnt[11]_i_3/O
                         net (fo=1, routed)           0.843     1.556    vga_timing_ctrl_inst/v_cnt[11]_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.105     1.661 r  vga_timing_ctrl_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.645     2.306    vga_timing_ctrl_inst/v_cnt[11]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    R4                                                0.000     6.734 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     7.551 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.569    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     2.058 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     3.408    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303     4.787    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.734     2.053 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     3.408    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.485 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.312     4.797    vga_timing_ctrl_inst/CLK
    SLICE_X3Y86          FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.382     4.415    
                         clock uncertainty           -0.064     4.351    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.168     4.183    vga_timing_ctrl_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.183    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y86          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst1/c0_q_reg/Q
                         net (fo=1, routed)           0.064    -0.387    hdmi_ctrl_inst/encode_inst1/c0_q
    SLICE_X0Y86          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y86          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
                         clock pessimism             -0.272    -0.592    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.075    -0.517    hdmi_ctrl_inst/encode_inst1/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/de_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/de_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y84          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/de_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  hdmi_ctrl_inst/encode_inst1/de_q_reg/Q
                         net (fo=1, routed)           0.055    -0.373    hdmi_ctrl_inst/encode_inst1/de_q
    SLICE_X2Y84          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/de_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.321    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y84          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/de_reg_reg/C
                         clock pessimism             -0.271    -0.592    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.060    -0.532    hdmi_ctrl_inst/encode_inst1/de_reg_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.917%)  route 0.166ns (54.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X3Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/Q
                         net (fo=2, routed)           0.166    -0.285    hdmi_ctrl_inst/encode_inst1/q_m_6
    SLICE_X1Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[6]/C
                         clock pessimism             -0.257    -0.577    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070    -0.507    hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.128%)  route 0.151ns (47.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/Q
                         net (fo=1, routed)           0.151    -0.278    hdmi_ctrl_inst/encode_inst1/c1_q
    SLICE_X1Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                         clock pessimism             -0.257    -0.577    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070    -0.507    hdmi_ctrl_inst/encode_inst1/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.085%)  route 0.158ns (45.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y85          FDRE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/Q
                         net (fo=24, routed)          0.158    -0.293    hdmi_ctrl_inst/encode_inst1/q_m_reg[1]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  hdmi_ctrl_inst/encode_inst1/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hdmi_ctrl_inst/encode_inst1/data_out[7]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.321    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                         clock pessimism             -0.257    -0.578    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.092    -0.486    hdmi_ctrl_inst/encode_inst1/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.452%)  route 0.166ns (47.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.285    hdmi_ctrl_inst/encode_inst3/cnt[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.042    -0.243 r  hdmi_ctrl_inst/encode_inst3/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.243    hdmi_ctrl_inst/encode_inst3/cnt[2]_i_1__1_n_0
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
                         clock pessimism             -0.272    -0.592    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.107    -0.485    hdmi_ctrl_inst/encode_inst3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.283    hdmi_ctrl_inst/encode_inst3/cnt[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I0_O)        0.043    -0.240 r  hdmi_ctrl_inst/encode_inst3/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.240    hdmi_ctrl_inst/encode_inst3/cnt[4]_i_1__1_n_0
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/C
                         clock pessimism             -0.272    -0.592    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.107    -0.485    hdmi_ctrl_inst/encode_inst3/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/Q
                         net (fo=7, routed)           0.179    -0.273    hdmi_ctrl_inst/encode_inst1/cnt[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  hdmi_ctrl_inst/encode_inst1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    hdmi_ctrl_inst/encode_inst1/cnt[2]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.855    -0.323    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
                         clock pessimism             -0.257    -0.580    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.092    -0.488    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.285    hdmi_ctrl_inst/encode_inst3/cnt[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  hdmi_ctrl_inst/encode_inst3/cnt[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.240    hdmi_ctrl_inst/encode_inst3/cnt[1]_i_1__5_n_0
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
                         clock pessimism             -0.272    -0.592    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.091    -0.501    hdmi_ctrl_inst/encode_inst3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.558%)  route 0.168ns (47.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst3/cnt_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.283    hdmi_ctrl_inst/encode_inst3/cnt[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  hdmi_ctrl_inst/encode_inst3/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    hdmi_ctrl_inst/encode_inst3/cnt[3]_i_1__1_n_0
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.858    -0.320    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y86          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/C
                         clock pessimism             -0.272    -0.592    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.092    -0.500    hdmi_ctrl_inst/encode_inst3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_1x_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         6.734       5.142      BUFGCTRL_X0Y1   clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         6.734       5.734      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.734       5.734      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.734       5.734      SLICE_X2Y85     hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.734       5.734      SLICE_X1Y85     hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         6.734       5.734      SLICE_X0Y83     hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.734       5.734      SLICE_X1Y82     hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.734       5.734      SLICE_X1Y82     hdmi_ctrl_inst/encode_inst1/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.734       5.734      SLICE_X2Y81     hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X2Y85     hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X2Y85     hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X1Y85     hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X1Y85     hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.367       2.867      SLICE_X0Y83     hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.367       2.867      SLICE_X0Y83     hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X0Y86     hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X2Y85     hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X2Y85     hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X1Y85     hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.367       2.867      SLICE_X1Y85     hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.367       2.867      SLICE_X0Y83     hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.367       2.867      SLICE_X0Y83     hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_5x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -3.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            5  Failing Endpoints,  Worst Slack       -0.246ns,  Total Violation       -0.754ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.348ns (43.960%)  route 0.444ns (56.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( -0.608 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.419    -2.294    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y85          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.348    -1.946 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.444    -1.503    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y86         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.295    -0.608    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y86         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.398    -1.006    
                         clock uncertainty           -0.055    -1.061    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D1)      -0.844    -1.905    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.348ns (45.405%)  route 0.418ns (54.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( -0.608 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.418    -2.295    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.348    -1.947 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.418    -1.529    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y84         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.295    -0.608    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y84         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.398    -1.006    
                         clock uncertainty           -0.055    -1.061    
    OLOGIC_X0Y84         ODDR (Setup_oddr_C_D1)      -0.841    -1.902    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.268%)  route 0.440ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( -0.611 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.416    -2.297    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.379    -1.918 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.440    -1.478    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]
    OLOGIC_X0Y82         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.292    -0.611    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y82         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.398    -1.009    
                         clock uncertainty           -0.055    -1.064    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.707    -1.771    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.268%)  route 0.440ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( -0.608 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.418    -2.295    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.379    -1.916 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.440    -1.476    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]
    OLOGIC_X0Y84         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.295    -0.608    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y84         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.398    -1.006    
                         clock uncertainty           -0.055    -1.061    
    OLOGIC_X0Y84         ODDR (Setup_oddr_C_D2)      -0.707    -1.768    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.268%)  route 0.440ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.614 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.411    -2.302    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.379    -1.923 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.440    -1.483    hdmi_ctrl_inst/par2ser_inst4/data_fall_s[0]
    OLOGIC_X0Y78         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.289    -0.614    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y78         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.398    -1.012    
                         clock uncertainty           -0.055    -1.067    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.707    -1.774    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.379ns (47.552%)  route 0.418ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.614 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.411    -2.302    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.379    -1.923 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.418    -1.505    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y78         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.289    -0.614    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y78         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.398    -1.012    
                         clock uncertainty           -0.055    -1.067    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.707    -1.774    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.587ns (37.513%)  route 0.978ns (62.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.417    -2.296    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.348    -1.948 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.978    -0.971    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.239    -0.732 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.732    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism             -0.382    -0.975    
                         clock uncertainty           -0.055    -1.029    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.030    -0.999    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.379ns (47.874%)  route 0.413ns (52.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( -0.608 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.419    -2.294    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y85          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.379    -1.915 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.413    -1.503    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]
    OLOGIC_X0Y86         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.295    -0.608    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y86         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.398    -1.006    
                         clock uncertainty           -0.055    -1.061    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.707    -1.768    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.348ns (53.459%)  route 0.303ns (46.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( -0.611 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.416    -2.297    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.348    -1.949 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.303    -1.646    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y82         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.292    -0.611    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y82         ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.398    -1.009    
                         clock uncertainty           -0.055    -1.064    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D1)      -0.842    -1.906    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.601ns (38.067%)  route 0.978ns (61.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.417    -2.296    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.348    -1.948 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.978    -0.971    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.253    -0.718 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.718    hdmi_ctrl_inst/par2ser_inst1/p_0_in[4]
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism             -0.382    -0.975    
                         clock uncertainty           -0.055    -1.029    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.069    -0.960    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                 -0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.583    -0.598    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.343    hdmi_ctrl_inst/par2ser_inst4/data_fall_s__0[2]
    SLICE_X0Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.851    -0.327    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
                         clock pessimism             -0.258    -0.585    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.066    -0.519    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.229ns (73.346%)  route 0.083ns (26.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.583    -0.598    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.083    -0.387    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[4]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.101    -0.286 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s[3]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_ctrl_inst/par2ser_inst4/p_0_in[3]
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.851    -0.327    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
                         clock pessimism             -0.271    -0.598    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.491    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.155%)  route 0.148ns (43.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.588    -0.593    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/Q
                         net (fo=1, routed)           0.148    -0.305    hdmi_ctrl_inst/par2ser_inst1/data_fall_s__0[3]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.048    -0.257 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.857    -0.321    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism             -0.257    -0.578    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.107    -0.471    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.970%)  route 0.133ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.583    -0.598    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.337    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[3]
    SLICE_X0Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.851    -0.327    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
                         clock pessimism             -0.258    -0.585    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.021    -0.564    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.588    -0.593    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.284    hdmi_ctrl_inst/par2ser_inst1/cnt_reg_n_0_[0]
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.043    -0.241 r  hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.241    hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2_n_0
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.856    -0.322    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                         clock pessimism             -0.271    -0.593    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.107    -0.486    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.583    -0.598    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.289    hdmi_ctrl_inst/par2ser_inst4/cnt_reg_n_0_[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.043    -0.246 r  hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.246    hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1__5_n_0
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.851    -0.327    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                         clock pessimism             -0.271    -0.598    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107    -0.491    hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.232ns (65.480%)  route 0.122ns (34.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.588    -0.593    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.122    -0.343    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.104    -0.239 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    hdmi_ctrl_inst/par2ser_inst1/p_0_in[2]
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.856    -0.322    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.271    -0.593    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.107    -0.486    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.760%)  route 0.130ns (34.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.587    -0.594    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.130    -0.316    hdmi_ctrl_inst/par2ser_inst2/p_4_in
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.101    -0.215 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    hdmi_ctrl_inst/par2ser_inst2/p_0_in[2]
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.271    -0.594    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131    -0.463    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.487%)  route 0.130ns (34.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.587    -0.594    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148    -0.446 f  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.130    -0.316    hdmi_ctrl_inst/par2ser_inst2/p_4_in
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  hdmi_ctrl_inst/par2ser_inst2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.218    hdmi_ctrl_inst/par2ser_inst2/cnt[0]_i_1__0_n_0
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
                         clock pessimism             -0.271    -0.594    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121    -0.473    hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.226ns (65.178%)  route 0.121ns (34.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.583    -0.598    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/Q
                         net (fo=11, routed)          0.121    -0.349    hdmi_ctrl_inst/par2ser_inst4/p_4_in
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.098    -0.251 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.251    hdmi_ctrl_inst/par2ser_inst4/data_fall_s[2]_i_1__2_n_0
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.851    -0.327    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y78          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
                         clock pessimism             -0.271    -0.598    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092    -0.506    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_5x_clk_wiz_0
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         1.347       -0.246     BUFGCTRL_X0Y0   clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         1.347       -0.127     OLOGIC_X0Y84    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         1.347       -0.127     OLOGIC_X0Y82    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         1.347       -0.127     OLOGIC_X0Y86    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         1.347       -0.127     OLOGIC_X0Y78    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         1.347       0.347      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.347       0.347      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.347       0.347      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.347       0.347      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X3Y83     hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.673       0.173      SLICE_X0Y84     hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         18.182      16.589     BUFGCTRL_X0Y2   clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         18.182      16.933     PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         18.182      16.933     PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        18.182      34.451     PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       18.182      141.818    PLLE2_ADV_X0Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3   clk_gen_inst/clk_wiz_1_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :           30  Failing Endpoints,  Worst Slack       -0.666ns,  Total Violation      -14.111ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.609ns (34.693%)  route 1.146ns (65.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( -0.593 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.416    -2.297    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X1Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.348    -1.949 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/Q
                         net (fo=1, routed)           1.146    -0.803    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[1]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.261    -0.542 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.542    hdmi_ctrl_inst/par2ser_inst2/p_0_in[2]
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.309    -0.593    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.537    -1.130    
                         clock uncertainty           -0.184    -1.314    
    SLICE_X2Y82          FDRE (Setup_fdre_C_D)        0.106    -1.208    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.504ns (30.668%)  route 1.139ns (69.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( -0.593 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.416    -2.297    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X3Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.379    -1.918 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/Q
                         net (fo=2, routed)           1.139    -0.779    hdmi_ctrl_inst/par2ser_inst2/data_out_r[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.125    -0.654 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.654    hdmi_ctrl_inst/par2ser_inst2/p_0_in[4]
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.309    -0.593    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism             -0.537    -1.130    
                         clock uncertainty           -0.184    -1.314    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.069    -1.245    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.538ns (33.594%)  route 1.063ns (66.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.417    -2.296    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433    -1.863 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           1.063    -0.800    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.105    -0.695 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.695    hdmi_ctrl_inst/par2ser_inst1/p_0_in[1]
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.537    -1.129    
                         clock uncertainty           -0.184    -1.313    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.032    -1.281    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.551ns (34.128%)  route 1.063ns (65.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.417    -2.296    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433    -1.863 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           1.063    -0.800    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.118    -0.682 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.682    hdmi_ctrl_inst/par2ser_inst1/p_0_in[2]
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.537    -1.129    
                         clock uncertainty           -0.184    -1.313    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.069    -1.244    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.589ns (36.532%)  route 1.023ns (63.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.418    -2.295    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.348    -1.947 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[8]/Q
                         net (fo=1, routed)           1.023    -0.924    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[2]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.241    -0.683 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.683    hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/C
                         clock pessimism             -0.537    -1.129    
                         clock uncertainty           -0.184    -1.313    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.069    -1.244    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.541ns (34.097%)  route 1.046ns (65.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.417    -2.296    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433    -1.863 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           1.046    -0.818    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.108    -0.710 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    hdmi_ctrl_inst/par2ser_inst1/p_0_in[3]
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism             -0.537    -1.129    
                         clock uncertainty           -0.184    -1.313    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.069    -1.244    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.590ns (38.242%)  route 0.953ns (61.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.418    -2.295    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.348    -1.947 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/Q
                         net (fo=1, routed)           0.953    -0.995    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[3]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.242    -0.753 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.753    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[4]_i_1__1_n_0
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
                         clock pessimism             -0.537    -1.129    
                         clock uncertainty           -0.184    -1.313    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.033    -1.280    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.484ns (32.608%)  route 1.000ns (67.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( -0.591 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.418    -2.295    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.379    -1.916 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=5, routed)           1.000    -0.916    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.105    -0.811 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.811    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1__1_n_0
    SLICE_X0Y85          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.311    -0.591    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y85          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism             -0.537    -1.128    
                         clock uncertainty           -0.184    -1.312    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.030    -1.282    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.484ns (32.682%)  route 0.997ns (67.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.592 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.418    -2.295    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.379    -1.916 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/Q
                         net (fo=2, routed)           0.997    -0.920    hdmi_ctrl_inst/par2ser_inst1/data_out_r[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.105    -0.815 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.815    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.310    -0.592    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y84          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism             -0.537    -1.129    
                         clock uncertainty           -0.184    -1.313    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.030    -1.283    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (c1_5x_clk_wiz_0 rise@1.347ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.484ns (32.660%)  route 0.998ns (67.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( -0.593 - 1.347 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.029    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -5.213 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.795    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.407    -2.307    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.910    -5.217 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.795    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.714 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.416    -2.297    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X1Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -1.918 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/Q
                         net (fo=2, routed)           0.998    -0.921    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[2]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.105    -0.816 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.816    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      1.347     1.347 r  
    R4                                                0.000     1.347 r  sys_clk (IN)
                         net (fo=0)                   0.000     1.347    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817     2.164 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     3.182    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -3.329 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -1.980    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.303    -0.600    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -3.334 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    -1.980    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -1.903 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.309    -0.593    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism             -0.537    -1.130    
                         clock uncertainty           -0.184    -1.314    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.030    -1.284    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                 -0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.501%)  route 0.501ns (72.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X3Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=2, routed)           0.501     0.048    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[3]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.049     0.097 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    hdmi_ctrl_inst/par2ser_inst2/p_0_in[3]
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism              0.047    -0.277    
                         clock uncertainty            0.184    -0.093    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     0.038    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.207ns (30.781%)  route 0.465ns (69.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           0.465     0.036    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.043     0.079 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.079    hdmi_ctrl_inst/par2ser_inst1/p_0_in[2]
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.856    -0.322    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism              0.047    -0.276    
                         clock uncertainty            0.184    -0.092    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.107     0.015    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.079%)  route 0.501ns (72.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X3Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=2, routed)           0.501     0.048    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[3]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.045     0.093 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.093    hdmi_ctrl_inst/par2ser_inst2/p_0_in[1]
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism              0.047    -0.277    
                         clock uncertainty            0.184    -0.093    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     0.028    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.458%)  route 0.491ns (72.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X0Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/Q
                         net (fo=2, routed)           0.491     0.039    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[4]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.045     0.084 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.084    hdmi_ctrl_inst/par2ser_inst2/p_0_in[0]
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism              0.047    -0.277    
                         clock uncertainty            0.184    -0.093    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.107     0.014    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (30.986%)  route 0.465ns (69.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           0.465     0.036    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.045     0.081 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.081    hdmi_ctrl_inst/par2ser_inst1/p_0_in[1]
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.856    -0.322    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X3Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism              0.047    -0.276    
                         clock uncertainty            0.184    -0.092    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     0.000    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.551%)  route 0.489ns (72.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X1Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/Q
                         net (fo=1, routed)           0.489     0.036    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[0]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.045     0.081 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.081    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism              0.047    -0.277    
                         clock uncertainty            0.184    -0.093    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092    -0.001    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.458%)  route 0.491ns (72.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X0Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/Q
                         net (fo=2, routed)           0.491     0.039    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[4]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.045     0.084 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.084    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/C
                         clock pessimism              0.047    -0.277    
                         clock uncertainty            0.184    -0.093    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092    -0.001    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.327%)  route 0.495ns (72.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y83          FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=1, routed)           0.495     0.043    hdmi_ctrl_inst/par2ser_inst1/data_out_r[4]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.088 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.088    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.856    -0.322    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y83          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism              0.047    -0.276    
                         clock uncertainty            0.184    -0.092    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     0.000    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.183ns (26.182%)  route 0.516ns (73.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X1Y82          FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/Q
                         net (fo=2, routed)           0.516     0.063    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[2]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.042     0.105 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.105    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.855    -0.323    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X0Y82          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
                         clock pessimism              0.047    -0.277    
                         clock uncertainty            0.184    -0.093    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.107     0.014    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@0.673ns period=1.347ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.510%)  route 0.516ns (73.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.615    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.708 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.207    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.554    -0.627    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.711 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.207    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X1Y84          FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=5, routed)           0.516     0.065    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.045     0.110 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.110    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[2]_i_1__1_n_0
    SLICE_X0Y85          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.885    clk_gen_inst/clk_wiz_1_inst/inst/sys_clk_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.753 r  clk_gen_inst/clk_wiz_1_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.208    clk_gen_inst/clk_wiz_1_inst/inst/clk_55m_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.821    -0.358    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.399    -1.757 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.208    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.179 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.858    -0.320    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y85          FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/C
                         clock pessimism              0.047    -0.274    
                         clock uncertainty            0.184    -0.090    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107     0.017    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.092    





