// Seed: 3018364237
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  wire id_6;
  module_0();
  assign id_5 = 1 - id_1;
endmodule
module module_3;
  wire id_2;
  supply1 id_4;
  module_0();
  assign id_4 = id_3;
  assign id_3 = 1;
endmodule
