
---------- Begin Simulation Statistics ----------
final_tick                                 1147700400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162544                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403984                       # Number of bytes of host memory used
host_op_rate                                   281499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.69                       # Real time elapsed on the host
host_tick_rate                               83827918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2225395                       # Number of instructions simulated
sim_ops                                       3854035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001148                       # Number of seconds simulated
sim_ticks                                  1147700400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               448145                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23993                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            474714                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251425                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          448145                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196720                       # Number of indirect misses.
system.cpu.branchPred.lookups                  506342                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13991                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12009                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2465871                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2086787                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24052                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     362693                       # Number of branches committed
system.cpu.commit.bw_lim_events                645871                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887233                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2225395                       # Number of instructions committed
system.cpu.commit.committedOps                3854035                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2476241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.556405                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1200816     48.49%     48.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       219144      8.85%     57.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       179823      7.26%     64.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230587      9.31%     73.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       645871     26.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2476241                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     107504                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12281                       # Number of function calls committed.
system.cpu.commit.int_insts                   3781951                       # Number of committed integer instructions.
system.cpu.commit.loads                        516526                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20315      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3027799     78.56%     79.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4475      0.12%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38152      0.99%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4450      0.12%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.16%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           17560      0.46%     80.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12100      0.31%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9707      0.25%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1080      0.03%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         4800      0.12%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         3200      0.08%     81.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     81.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         1600      0.04%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          490221     12.72%     94.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         166390      4.32%     98.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        26305      0.68%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18473      0.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3854035                       # Class of committed instruction
system.cpu.commit.refs                         701389                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2225395                       # Number of Instructions Simulated
system.cpu.committedOps                       3854035                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.289323                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.289323                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8484                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34303                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49856                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4872                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1089604                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4954972                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   306221                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1202352                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24122                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 96206                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      600521                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2104                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      204559                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      506342                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    257402                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2347657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2992075                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           487                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48244                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176472                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             346133                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             265416                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042807                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2718505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.923005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1298329     47.76%     47.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    80387      2.96%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62644      2.30%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86555      3.18%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1190590     43.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2718505                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    166879                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    93429                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    230541600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    230541200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    230541200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    230541200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    230541200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    230541200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9272000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9271200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       719200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       719200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       719200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       719200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6351200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6393200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6393600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6350400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81949200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81947200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81975600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     82016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1758044400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28373                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   392903                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.529042                       # Inst execution rate
system.cpu.iew.exec_refs                       806820                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     204551                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  703555                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                632900                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                923                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               570                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               214810                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4741221                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                602269                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34238                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4387207                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3410                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 15524                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24122                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21824                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45018                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116372                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29946                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20305                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8068                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6181502                       # num instructions consuming a value
system.cpu.iew.wb_count                       4364864                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565729                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3497052                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.521255                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4371836                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6783901                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3753976                       # number of integer regfile writes
system.cpu.ipc                               0.775601                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.775601                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26334      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3458121     78.21%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4511      0.10%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41847      0.95%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5964      0.13%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6763      0.15%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21210      0.48%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13752      0.31%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10211      0.23%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2170      0.05%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            4803      0.11%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            3201      0.07%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              11      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1600      0.04%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               580238     13.12%     94.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              187433      4.24%     98.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           32297      0.73%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          19755      0.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4421449                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  123954                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              249285                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       120417                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             165916                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4271161                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11330529                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4244447                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5462563                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4740116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4421449                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1105                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18415                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            373                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1324011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2718505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.626427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1213455     44.64%     44.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              199133      7.33%     51.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              319006     11.73%     63.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              363340     13.37%     77.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              623571     22.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2718505                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.540976                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      257480                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           320                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             16483                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7185                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               632900                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              214810                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1634793                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2869252                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  863984                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5309447                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               24                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  56510                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   360487                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14635                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4827                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12685408                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4880698                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6702381                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1235136                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 104885                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24122                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                215330                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1392908                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            203202                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7723024                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19446                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                864                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    231640                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6571638                       # The number of ROB reads
system.cpu.rob.rob_writes                     9725702                       # The number of ROB writes
system.cpu.timesIdled                            1493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          458                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39376                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              459                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          958                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            959                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              109                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23894                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1381                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8506                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12366                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       984832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       984832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  984832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14007                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11810008                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30405792                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17930                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4346                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24686                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1346                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2398                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2398                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17930                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7816                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51887                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59703                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       172160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1318528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1490688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11331                       # Total snoops (count)
system.l2bus.snoopTraffic                       88448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31658                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014815                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121073                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31190     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      467      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31658                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21165597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19641622                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3229599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       254024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           254024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       254024                       # number of overall hits
system.cpu.icache.overall_hits::total          254024                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3378                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3378                       # number of overall misses
system.cpu.icache.overall_misses::total          3378                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168521199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168521199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168521199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168521199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       257402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       257402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       257402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       257402                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49887.862345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49887.862345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49887.862345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49887.862345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2691                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2691                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2691                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2691                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    135043199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135043199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    135043199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135043199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010454                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010454                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010454                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010454                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50183.277220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50183.277220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50183.277220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50183.277220                       # average overall mshr miss latency
system.cpu.icache.replacements                   2435                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       254024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          254024                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3378                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168521199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168521199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       257402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       257402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49887.862345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49887.862345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    135043199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135043199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010454                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010454                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50183.277220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50183.277220                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.555806                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              214542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.107598                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.555806                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            517495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           517495                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       703328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           703328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       703328                       # number of overall hits
system.cpu.dcache.overall_hits::total          703328                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35899                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35899                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35899                       # number of overall misses
system.cpu.dcache.overall_misses::total         35899                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1738687199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1738687199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1738687199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1738687199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       739227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       739227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       739227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       739227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48432.747402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48432.747402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48432.747402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48432.747402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.657692                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1857                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2965                       # number of writebacks
system.cpu.dcache.writebacks::total              2965                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17637                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    602176399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    602176399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    602176399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250902661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    853079060                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017578                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023859                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46342.650377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46342.650377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46342.650377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54038.910403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48368.716902                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16613                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       520890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          520890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1612503200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1612503200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       554357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       554357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48181.886635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48181.886635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478994400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478994400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45205.209513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45205.209513                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       182438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    126183999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    126183999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       184870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       184870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51884.868010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51884.868010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    123181999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    123181999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51368.640117                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51368.640117                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4643                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4643                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250902661                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250902661                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54038.910403                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54038.910403                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.474322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              652553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.279661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   739.251748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.222574                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.721926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          325                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.317383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.682617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1496091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1496091                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             850                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5014                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1185                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7049                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            850                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5014                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1185                       # number of overall hits
system.l2cache.overall_hits::total               7049                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1840                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7980                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3458                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13278                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1840                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7980                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3458                       # number of overall misses
system.l2cache.overall_misses::total            13278                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    124647200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    544115200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238208109                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    906970509                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    124647200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    544115200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238208109                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    906970509                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2690                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12994                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4643                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20327                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2690                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12994                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4643                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20327                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.684015                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.614130                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.744777                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.653220                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.684015                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.614130                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.744777                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.653220                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67743.043478                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68184.862155                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68886.092828                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68306.259150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67743.043478                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68184.862155                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68886.092828                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68306.259150                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1381                       # number of writebacks
system.l2cache.writebacks::total                 1381                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           52                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             62                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           52                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            62                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1840                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7970                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3406                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13216                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1840                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7970                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3406                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          791                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14007                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    109927200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    480070800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    208219361                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    798217361                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    109927200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    480070800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    208219361                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     48293621                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    846510982                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.684015                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.613360                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.733577                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.650170                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.684015                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.613360                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.733577                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689083                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59743.043478                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60234.730238                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61133.106577                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60397.802739                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59743.043478                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60234.730238                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61133.106577                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61053.882427                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60434.852716                       # average overall mshr miss latency
system.l2cache.replacements                      9984                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2965                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2965                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2965                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2965                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          791                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          791                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     48293621                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     48293621                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61053.882427                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61053.882427                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          754                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              754                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1644                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1644                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    113873600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    113873600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2398                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2398                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.685571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.685571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69266.180049                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69266.180049                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1641                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1641                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    100713200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    100713200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.684320                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.684320                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61373.065204                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61373.065204                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          850                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4260                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1185                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1840                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6336                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3458                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11634                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    124647200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    430241600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238208109                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    793096909                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2690                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10596                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4643                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17929                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.684015                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597961                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.744777                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.648893                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67743.043478                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67904.292929                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68886.092828                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68170.612773                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           59                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1840                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6329                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3406                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11575                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    109927200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379357600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    208219361                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    697504161                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.684015                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597301                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.733577                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.645602                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59743.043478                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59939.579712                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61133.106577                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60259.538747                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3732.835145                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27845                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9984                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.788962                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.520892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   313.313799                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2364.417531                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   885.763669                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   153.819254                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076493                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577250                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216251                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037554                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.911337                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1224                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2872                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          351                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          861                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.298828                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               329016                       # Number of tag accesses
system.l2cache.tags.data_accesses              329016                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1147700400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          117760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          510080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        50624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              896448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       117760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         117760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        88384                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            88384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1840                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7970                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3406                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          791                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14007                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1381                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1381                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          102605175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444436545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    189931100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     44109072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              781081892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     102605175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         102605175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77009645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77009645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77009645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         102605175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444436545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    189931100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     44109072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             858091537                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1207594400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3056061                       # Simulator instruction rate (inst/s)
host_mem_usage                                4405008                       # Number of bytes of host memory used
host_op_rate                                  5339011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.78                       # Real time elapsed on the host
host_tick_rate                               76508318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2392154                       # Number of instructions simulated
sim_ops                                       4179530                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000060                       # Number of seconds simulated
sim_ticks                                    59894000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34465                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               767                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30308                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16639                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34465                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            17826                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39231                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4400                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          634                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    153160                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    92361                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               767                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      36804                       # Number of branches committed
system.cpu.commit.bw_lim_events                 58031                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11418                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               166759                       # Number of instructions committed
system.cpu.commit.committedOps                 325495                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       136032                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.392783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.649233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        31618     23.24%     23.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        15893     11.68%     34.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13992     10.29%     45.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16498     12.13%     57.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58031     42.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       136032                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     110773                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4297                       # Number of function calls committed.
system.cpu.commit.int_insts                    245972                       # Number of committed integer instructions.
system.cpu.commit.loads                         37452                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4178      1.28%      1.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           218058     66.99%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               71      0.02%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12940      3.98%     72.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             460      0.14%     72.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3344      1.03%     73.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             104      0.03%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            466      0.14%     73.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            40      0.01%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        22443      6.90%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         2014      0.62%     81.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           38      0.01%     81.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        10479      3.22%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8125      2.50%     86.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7381      2.27%     89.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        29327      9.01%     98.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         5954      1.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            325495                       # Class of committed instruction
system.cpu.commit.refs                          50787                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      166759                       # Number of Instructions Simulated
system.cpu.committedOps                        325495                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.897913                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.897913                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          404                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          355                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          874                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            58                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 15205                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 342648                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    27606                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     94883                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    768                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   851                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       38298                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            28                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       13724                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       39231                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     18955                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        113956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   258                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         176931                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1536                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.262003                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              21039                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.181628                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             139313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.487069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.823526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41964     30.12%     30.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10153      7.29%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3436      2.47%     39.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5584      4.01%     43.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    78176     56.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               139313                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    166301                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   104210                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     14923200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     14923600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     14923600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     14923600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     14923200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     14923200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        18000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        18400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1320400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1320000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1319600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1319600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4054400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      3962000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      3962400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      3964800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      5250000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      5249600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      5258000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      5241600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      131799200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           10422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  910                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    37357                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.221217                       # Inst execution rate
system.cpu.iew.exec_refs                        52042                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      13724                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4116                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 38859                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 41                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                26                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                14161                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              336913                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 38318                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1317                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                332594                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    768                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              232                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1407                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          827                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          793                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            117                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    305217                       # num instructions consuming a value
system.cpu.iew.wb_count                        332062                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.706832                       # average fanout of values written-back
system.cpu.iew.wb_producers                    215737                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.217665                       # insts written-back per cycle
system.cpu.iew.wb_sent                         332253                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   297992                       # number of integer regfile reads
system.cpu.int_regfile_writes                  171510                       # number of integer regfile writes
system.cpu.ipc                               1.113694                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.113694                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4413      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                223851     67.04%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    82      0.02%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               13125      3.93%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  74      0.02%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  471      0.14%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3614      1.08%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  144      0.04%     73.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 480      0.14%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 77      0.02%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           22464      6.73%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            2070      0.62%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              50      0.01%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          10489      3.14%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8831      2.64%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7955      2.38%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           29723      8.90%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5988      1.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 333910                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  111914                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              223902                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       111506                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             114547                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 217583                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             583618                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       220556                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            233786                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     336871                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    333910                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  42                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               386                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        139313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.396833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.649148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               33614     24.13%     24.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13859      9.95%     34.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13538      9.72%     43.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20233     14.52%     58.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58069     41.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          139313                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.230006                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       18955                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             2                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1641                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               72                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                38859                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               14161                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  123625                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                           149735                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4920                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                361023                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    100                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    28208                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     80                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                761273                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 340725                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              376279                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     95071                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9234                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    768                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9585                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15258                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            168789                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           308493                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            761                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 42                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1050                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       414914                       # The number of ROB reads
system.cpu.rob.rob_writes                      677178                       # The number of ROB writes
system.cpu.timesIdled                             142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1170                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               17                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           62                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             62                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                6                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              316                       # Transaction distribution
system.membus.trans_dist::ReadExReq                88                       # Transaction distribution
system.membus.trans_dist::ReadExResp               88                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           252                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        23680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        23680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   23680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 340                       # Request fanout histogram
system.membus.reqLayer2.occupancy              327611                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             736189                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 494                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           197                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               734                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 75                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            494                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          759                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          996                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1755                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        16192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    48128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               421                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1006                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.016899                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.128956                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      989     98.31%     98.31% # Request fanout histogram
system.l2bus.snoop_fanout::1                       17      1.69%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1006                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              398400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               631906                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              303600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        59894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        18567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        18567                       # number of overall hits
system.cpu.icache.overall_hits::total           18567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          388                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            388                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          388                       # number of overall misses
system.cpu.icache.overall_misses::total           388                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16806800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16806800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16806800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16806800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        18955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        18955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        18955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        18955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020470                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43316.494845                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43316.494845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43316.494845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43316.494845                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10752800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10752800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10752800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10752800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42501.185771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42501.185771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42501.185771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42501.185771                       # average overall mshr miss latency
system.cpu.icache.replacements                    253                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        18567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          388                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           388                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16806800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16806800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        18955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        18955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43316.494845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43316.494845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10752800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10752800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42501.185771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42501.185771                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               29760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            117.628458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             38163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            38163                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        50841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            50841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        50841                       # number of overall hits
system.cpu.dcache.overall_hits::total           50841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          550                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          550                       # number of overall misses
system.cpu.dcache.overall_misses::total           550                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     14228400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14228400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14228400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14228400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        51391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        51391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        51391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        51391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25869.818182                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25869.818182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25869.818182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25869.818182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.dcache.writebacks::total               167                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          319                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          101                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9353200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9353200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9353200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3181497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12534697                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40490.043290                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40490.043290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40490.043290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31499.970297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37755.111446                       # average overall mshr miss latency
system.cpu.dcache.replacements                    332                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        37601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           37601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7711600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7711600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        38056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16948.571429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16948.571429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3118400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3118400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22274.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22274.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6516800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6516800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13335                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13335                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68597.894737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68597.894737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6234800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6234800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68514.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68514.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          101                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          101                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3181497                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3181497                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31499.970297                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 31499.970297                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.590361                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   692.477951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   331.522049                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.676248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.323752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          666                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.349609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            103114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           103114                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             113                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           63                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 286                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            110                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            113                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           63                       # number of overall hits
system.l2cache.overall_hits::total                286                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           143                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           118                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               299                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          143                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          118                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              299                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      9522800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8112800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2564769                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     20200369                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      9522800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8112800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2564769                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     20200369                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          253                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          101                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             585                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          253                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          101                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            585                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.565217                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.510823                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.376238                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.511111                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.565217                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.510823                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.376238                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.511111                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66593.006993                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68752.542373                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67493.921053                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67559.762542                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66593.006993                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68752.542373                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67493.921053                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67559.762542                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              4                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            4                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             4                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          143                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          118                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          295                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          143                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          118                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           45                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      8378800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7168800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2072373                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     17619973                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      8378800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7168800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2072373                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      2677941                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     20297914                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.565217                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.510823                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.336634                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.504274                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.565217                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.510823                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.336634                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.581197                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58593.006993                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60752.542373                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60952.147059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59728.722034                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58593.006993                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60752.542373                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60952.147059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59509.800000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59699.747059                       # average overall mshr miss latency
system.l2cache.replacements                       346                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          167                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          167                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          167                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          167                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           45                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           45                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      2677941                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      2677941                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59509.800000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59509.800000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           88                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             88                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6091200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6091200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.967033                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.967033                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69218.181818                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69218.181818                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           88                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           88                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5387200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5387200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.967033                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61218.181818                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61218.181818                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          110                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          110                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           63                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          283                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          143                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          211                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      9522800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      2021600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2564769                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     14109169                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          494                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.565217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.214286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.376238                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.427126                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66593.006993                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67386.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67493.921053                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66868.099526                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          143                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      8378800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1781600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2072373                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     12232773                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.565217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.336634                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.419028                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58593.006993                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59386.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60952.147059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59095.521739                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1143                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  346                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.303468                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.748810                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   919.757759                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1932.920098                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   868.432464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   330.140869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010925                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.224550                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.471904                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.212020                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.080601                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1195                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2901                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          205                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2283                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291748                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708252                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9706                       # Number of tag accesses
system.l2cache.tags.data_accesses                9706                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     59894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               21760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              143                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              118                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  340                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          152803286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          126089425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     36330851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     48084950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              363308512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     152803286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         152803286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        32056633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              32056633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        32056633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         152803286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         126089425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     36330851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     48084950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             395365145                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11508942800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88267                       # Simulator instruction rate (inst/s)
host_mem_usage                                4419344                       # Number of bytes of host memory used
host_op_rate                                   168932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   157.33                       # Real time elapsed on the host
host_tick_rate                               65475291                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13887156                       # Number of instructions simulated
sim_ops                                      26578354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010301                       # Number of seconds simulated
sim_ticks                                 10301348400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2815740                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                747                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            368713                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2671728                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             947797                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2815740                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1867943                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3321175                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  293225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       315387                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12561018                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6933527                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            368858                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2377217                       # Number of branches committed
system.cpu.commit.bw_lim_events               2895916                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1870                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4575788                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11495002                       # Number of instructions committed
system.cpu.commit.committedOps               22398824                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     22884516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.978776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.463095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14338716     62.66%     62.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2199993      9.61%     72.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1734506      7.58%     79.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1715385      7.50%     87.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2895916     12.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22884516                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     624062                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               259853                       # Number of function calls committed.
system.cpu.commit.int_insts                  21980101                       # Number of committed integer instructions.
system.cpu.commit.loads                       3138353                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        88396      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16768203     74.86%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           22147      0.10%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            31905      0.14%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          34666      0.15%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            416      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            8222      0.04%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           84370      0.38%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           64500      0.29%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         144370      0.64%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift         12182      0.05%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8004      0.04%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3022879     13.50%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1882076      8.40%     98.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       115474      0.52%     99.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       111014      0.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22398824                       # Class of committed instruction
system.cpu.commit.refs                        5131443                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11495002                       # Number of Instructions Simulated
system.cpu.committedOps                      22398824                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.240397                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.240397                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          973                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          298                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         1381                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            83                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1018950                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               29042471                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 14895356                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   7738814                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 369093                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                201447                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3573694                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          4923                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2170566                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          6661                       # TLB misses on write requests
system.cpu.fetch.Branches                     3321175                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2260051                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8482488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                185182                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       15258065                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           894                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  738186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.128961                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15371006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1241022                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.592469                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           24223660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.230918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.785617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15963030     65.90%     65.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   579150      2.39%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   434658      1.79%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   618409      2.55%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6628413     27.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24223660                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    846655                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   455144                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1290474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1290474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1290474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1290473600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1290474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1290474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     12741200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     12741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      3876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      3876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      3877200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      3877200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     32485600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     32516400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     32488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     32487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    587702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    587905200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    587730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    587794800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    10264944800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1529711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               443168                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2616823                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.983505                       # Inst execution rate
system.cpu.iew.exec_refs                      5734010                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2168350                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  980929                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3809713                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               9812                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3571                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2350231                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26975126                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3565660                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            490712                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25328582                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     83                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   584                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 369093                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   727                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           112961                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       671362                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       357141                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            358                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       418496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24672                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25220039                       # num instructions consuming a value
system.cpu.iew.wb_count                      25093201                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648946                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16366453                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.974366                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25202790                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38166773                       # number of integer regfile reads
system.cpu.int_regfile_writes                19924950                       # number of integer regfile writes
system.cpu.ipc                               0.446349                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.446349                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            156932      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19357107     74.97%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                23270      0.09%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40437      0.16%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               38328      0.15%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 442      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8663      0.03%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                85606      0.33%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                65450      0.25%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              144818      0.56%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              12404      0.05%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8004      0.03%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3536148     13.70%     90.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2106888      8.16%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123580      0.48%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         111214      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25819291                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  640943                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1282875                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       633596                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             669196                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25021416                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           74713891                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24459605                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30882555                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26952376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25819291                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22750                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4576312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            134521                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          20880                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5273023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24223660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.065871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.481370                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14491875     59.83%     59.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2033332      8.39%     68.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2262106      9.34%     77.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2483641     10.25%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2952706     12.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24223660                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.002560                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2260224                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           241                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             81480                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            83375                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3809713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2350231                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                11109974                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    234                       # number of misc regfile writes
system.cpu.numCycles                         25753371                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                   1605                       # Number of system calls
system.cpu.rename.BlockCycles                  975346                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              24335967                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1210                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 15056920                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1131                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              71013829                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               28428361                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30751773                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   7762007                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3850                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 369093                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 24846                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6415830                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            868060                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         43019183                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          35448                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               6084                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     89728                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           6829                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     46963056                       # The number of ROB reads
system.cpu.rob.rob_writes                    55325382                       # The number of ROB writes
system.cpu.timesIdled                          406868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       721764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           67                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1443529                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               67                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           76                       # Transaction distribution
system.membus.trans_dist::CleanEvict              937                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1003                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1038                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1038    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1038                       # Request fanout histogram
system.membus.reqLayer2.occupancy              942474                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2237926                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              710202                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         14525                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            708301                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              11562                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             11562                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         710203                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side      2120668                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        44625                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2165293                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side     45240896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1876736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 47117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1070                       # Total snoops (count)
system.l2bus.snoopTraffic                        4864                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             722835                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000094                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.009699                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   722767     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                       68      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               722835                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            17851596                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            589060868                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           848274381                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               8.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1512912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1512912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1512912                       # number of overall hits
system.cpu.icache.overall_hits::total         1512912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       747139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         747139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       747139                       # number of overall misses
system.cpu.icache.overall_misses::total        747139                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7631879200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7631879200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7631879200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7631879200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2260051                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2260051                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2260051                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2260051                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.330585                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.330585                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.330585                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.330585                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10214.805010                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10214.805010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10214.805010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10214.805010                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst        40249                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40249                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        40249                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40249                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       706890                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       706890                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       706890                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       706890                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6826018800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6826018800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6826018800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6826018800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.312776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.312776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.312776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.312776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9656.408776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9656.408776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9656.408776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9656.408776                       # average overall mshr miss latency
system.cpu.icache.replacements                 706889                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1512912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1512912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       747139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        747139                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7631879200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7631879200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2260051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2260051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.330585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.330585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10214.805010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10214.805010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        40249                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40249                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       706890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       706890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6826018800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6826018800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.312776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.312776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9656.408776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9656.408776                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2251034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            707145                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.183271                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5226991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5226991                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5432992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5432992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5433010                       # number of overall hits
system.cpu.dcache.overall_hits::total         5433010                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        18276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18276                       # number of overall misses
system.cpu.dcache.overall_misses::total         18276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    210549200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    210549200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    210549200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    210549200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5451268                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5451268                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5451286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5451286                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11520.529656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11520.529656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11520.529656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11520.529656                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.944444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               222                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        14449                       # number of writebacks
system.cpu.dcache.writebacks::total             14449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3758                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3758                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14518                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14518                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14875                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    157359600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    157359600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    157359600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      8151211                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    165510811                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002663                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002663                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10838.930982                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10838.930982                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10838.930982                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22832.523810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11126.777210                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3449249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3449249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     88252800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88252800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3455962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3455962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13146.551467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13146.551467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44318000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44318000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14992.557510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14992.557510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1983743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1983743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    122296400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    122296400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1995306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1995306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 10576.528583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10576.528583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113041600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113041600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data  9776.993600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9776.993600                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           18                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           18                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          357                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          357                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      8151211                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      8151211                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22832.523810                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 22832.523810                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5547354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15899                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            348.912133                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   740.819802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   283.180198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.276543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10917447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10917447                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          706227                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           14224                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          279                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              720730                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         706227                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          14224                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          279                       # number of overall hits
system.l2cache.overall_hits::total             720730                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           663                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           294                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           78                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1035                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          663                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          294                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           78                       # number of overall misses
system.l2cache.overall_misses::total             1035                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     44308800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     20193200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5496320                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     69998320                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     44308800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     20193200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5496320                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     69998320                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       706890                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        14518                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          357                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          721765                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       706890                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        14518                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          357                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         721765                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.000938                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.020251                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.218487                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.001434                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.000938                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.020251                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.218487                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.001434                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66830.769231                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68684.353741                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70465.641026                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67631.227053                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66830.769231                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68684.353741                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70465.641026                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67631.227053                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             76                       # number of writebacks
system.l2cache.writebacks::total                   76                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          663                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          293                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           78                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1034                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          293                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           78                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            5                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1039                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     39012800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     17792800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4872320                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     61677920                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     39012800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     17792800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4872320                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       262795                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     61940715                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.000938                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.020182                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.218487                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.000938                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.020182                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.218487                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.001440                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58842.835596                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60726.279863                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62465.641026                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59649.825919                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58842.835596                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60726.279863                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62465.641026                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        52559                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59615.702599                       # average overall mshr miss latency
system.l2cache.replacements                      1062                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        14449                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        14449                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        14449                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        14449                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            5                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            5                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       262795                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       262795                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        52559                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        52559                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        11527                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            11527                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           35                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             35                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2336000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2336000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        11562                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        11562                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.003027                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.003027                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           35                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           35                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2056000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2056000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.003027                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       706227                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2697                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       709203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          663                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          259                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           78                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1000                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     44308800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17857200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5496320                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     67662320                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       706890                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2956                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          357                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       710203                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.000938                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.087618                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.218487                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.001408                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66830.769231                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68946.718147                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70465.641026                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67662.320000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          663                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          258                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           78                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          999                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     39012800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15736800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4872320                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59621920                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.000938                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.087280                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.218487                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001407                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58842.835596                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60995.348837                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62465.641026                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59681.601602                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1455453                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5158                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               282.173905                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    57.443648                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1267.118303                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1756.306056                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   690.214442                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   324.917551                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014024                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.309355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.428786                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.168509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.079326                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          949                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3147                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2855                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.231689                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.768311                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             11549286                       # Number of tag accesses
system.l2cache.tags.data_accesses            11549286                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10301348400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           42368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               66432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          42368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4864                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4864                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              293                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           78                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            5                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1038                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            76                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  76                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4112860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1820344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       484597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher        31064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6448865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4112860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4112860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          472171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                472171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          472171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4112860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1820344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       484597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher        31064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6921036                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
