Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Mar 25 18:50:01 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file EggsD_control_sets_placed.rpt
| Design       : EggsD
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   556 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |              54 |           53 |
| No           | Yes                   | No                     |              26 |           26 |
| Yes          | No                    | No                     |              15 |            4 |
| Yes          | No                    | Yes                    |              68 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------+-------------------------------------------+------------------+----------------+
|                Clock Signal                |          Enable Signal         |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------+-------------------------------------------+------------------+----------------+
|  clk1HZ/CLK1HZ                             |                                | reset_IBUF                                |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[3]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[4]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[0]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[1]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[2]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[3]_LDC_i_1_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[4]_LDC_i_1_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[5]_LDC_i_1_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/sec_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[5]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/finished_reg_LDC_i_1_n_0    |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[2]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[0]_LDC_i_1__0_n_0   |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  clk1HZ/CLK1HZ                             |                                | countDownTime/min_reg[1]_LDC_i_1__0_n_0   |                1 |              1 |
|  incrementTime/min_reg[0]_LDC_i_1_n_0      |                                | incrementTime/min_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/min_reg[1]_LDC_i_1_n_0      |                                | incrementTime/min_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/min_reg[3]_LDC_i_1__0_n_0   |                                | countDownTime/min_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/sec_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/sec_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/sec_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/sec_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[0]_LDC_i_1_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[1]_LDC_i_1_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/min_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/sec_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/sec_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/sec_reg[4]_P   |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/sec_reg[5]_P_0 |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/min_reg[2]_P_0 |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/min_reg[3]_P   |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/min_reg[4]_P   |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/min_reg[5]_P   |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/sec_reg[0]_P_0 |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/sec_reg[1]_P   |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/sec_reg[2]_P_0 |                1 |              1 |
|  incrementTime/SLOW_CLK/slow_clk           |                                | incrementTime/debounce_sec/sec_reg[3]_P   |                1 |              1 |
|  countDownTime/min_reg[4]_LDC_i_1__0_n_0   |                                | countDownTime/min_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/sec_reg[0]_LDC_i_1__0_n_0   |                                | countDownTime/sec_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/sec_reg[1]_LDC_i_1__0_n_0   |                                | countDownTime/sec_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/sec_reg[2]_LDC_i_1__0_n_0   |                                | countDownTime/sec_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/sec_reg[3]_LDC_i_1_n_0      |                                | countDownTime/sec_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/sec_reg[4]_LDC_i_1_n_0      |                                | countDownTime/sec_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/sec_reg[5]_LDC_i_1_n_0      |                                | countDownTime/sec_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[4]_P   |                                | incrementTime/sec_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[5]_P_0 |                                | incrementTime/sec_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/min_reg[5]_LDC_i_1__0_n_0   |                                | countDownTime/min_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[2]_P_0 |                                | incrementTime/min_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[3]_P   |                                | incrementTime/min_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[4]_P   |                                | incrementTime/min_reg[4]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/min_reg[5]_P   |                                | incrementTime/min_reg[5]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[0]_P_0 |                                | incrementTime/sec_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[1]_P   |                                | incrementTime/sec_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[2]_P_0 |                                | incrementTime/sec_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  incrementTime/debounce_sec/sec_reg[3]_P   |                                | incrementTime/sec_reg[3]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/finished_reg_LDC_i_1_n_0    |                                | reset_IBUF                                |                1 |              1 |
|  countDownTime/min_reg[2]_LDC_i_1__0_n_0   |                                | countDownTime/min_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/min_reg[0]_LDC_i_1__0_n_0   |                                | countDownTime/min_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  countDownTime/min_reg[1]_LDC_i_1__0_n_0   |                                | countDownTime/min_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  clk5MHZ/inst/clk_out1                     |                                | countDownTime/finished                    |                1 |              1 |
|  clk5MHZ/inst/clk_out1                     | segMGMT/an[2]_i_1_n_0          |                                           |                1 |              3 |
|  clk5MHZ/inst/clk_out1                     |                                | reset_IBUF                                |                3 |              4 |
|  clk5MHZ/inst/clk_out1                     |                                |                                           |                5 |              9 |
|  clk5MHZ/inst/clk_out1                     | set_min                        |                                           |                3 |             12 |
|  clk5MHZ/inst/clk_out1                     | clk1HZ/counter_reg[31]_0       | reset_IBUF                                |                8 |             32 |
|  clk5MHZ/inst/clk_out1                     | incrementTime/SLOW_CLK/enable0 | reset_IBUF                                |                9 |             36 |
+--------------------------------------------+--------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    76 |
| 3      |                     1 |
| 4      |                     1 |
| 9      |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


