<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="delay_register.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DELAY_REGISTER_TEST_BENCH_8_3_3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DELAY_REGISTER_TEST_BENCH_8_3_3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="components_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1346077707" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1346077707">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1346077708" xil_pn:in_ck="-8007289944466818533" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1346077707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/util.vhd"/>
      <outfile xil_pn:name="../../../PipeWork/src/components/components.vhd"/>
      <outfile xil_pn:name="../../../PipeWork/src/components/delay_adjuster.vhd"/>
      <outfile xil_pn:name="../../../PipeWork/src/components/delay_register.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/delay_register/delay_register_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1346077708" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7984149974394242557" xil_pn:start_ts="1346077708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1346077708" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3261402159006643329" xil_pn:start_ts="1346077708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1346077708" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4149359106767675466" xil_pn:start_ts="1346077708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1346077708" xil_pn:in_ck="-8007289944466818533" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1346077708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/util.vhd"/>
      <outfile xil_pn:name="../../../PipeWork/src/components/components.vhd"/>
      <outfile xil_pn:name="../../../PipeWork/src/components/delay_adjuster.vhd"/>
      <outfile xil_pn:name="../../../PipeWork/src/components/delay_register.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/delay_register/delay_register_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1346077735" xil_pn:in_ck="-8007289944466818533" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6111712191818886771" xil_pn:start_ts="1346077721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DELAY_REGISTER_TEST_BENCH_8_3_3_beh.prj"/>
      <outfile xil_pn:name="DELAY_REGISTER_TEST_BENCH_8_3_3_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1346077736" xil_pn:in_ck="1832678693250681691" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7352741448728797708" xil_pn:start_ts="1346077735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="components_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
