Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May  6 20:11:53 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_methodology -file FSMoneHot_methodology_drc_routed.rpt -pb FSMoneHot_methodology_drc_routed.pb -rpx FSMoneHot_methodology_drc_routed.rpx
| Design       : FSMoneHot
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                        | 4          |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1          |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source | 1          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in1 relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in2 relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on out relative to clock(s) clk
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 4.000 -name clk -waveform {0.000 2.000} [get_ports clk] (Source: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc (Line: 1))
Previous: create_clock -period 4.000 -name clk -waveform {0.000 2.000} [get_ports clk] (Source: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc (Line: 1))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 4.000 -name clk -waveform {0.000 2.000} [get_ports clk] (Source: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc (Line: 1))
Previous: create_clock -period 4.000 -name clk -waveform {0.000 2.000} [get_ports clk] (Source: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc (Line: 1))
Related violations: <none>


