Solutions to sub practices in order to get the Verilog hdl bit solutions..
