Protel Design System Design Rule Check
PCB File : C:\Users\27825\Desktop\µç»úÇý¶¯\msp432°æ±¾\msp\msp432.PcbDoc
Date     : 2022/7/21
Time     : 21:11:47

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *1-1(1951mil,3338.504mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *2-1(1951mil,1370mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *3-1(4313.205mil,1370mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad *4-1(4313.205mil,3338.504mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (196.85mil > 100mil) Pad J1-1(4701.654mil,1790mil) on Multi-Layer Actual Slot Hole Width = 196.85mil
   Violation between Hole Size Constraint: (196.85mil > 100mil) Pad J1-2(4930mil,1790mil) on Multi-Layer Actual Slot Hole Width = 196.85mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-1(3527.157mil,3433.383mil) on Top Layer And Pad U2-2(3527.157mil,3407.792mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-10(3527.157mil,3203.068mil) on Top Layer And Pad U2-9(3527.157mil,3228.659mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-11(3787mil,3203.068mil) on Top Layer And Pad U2-12(3787mil,3228.659mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-12(3787mil,3228.659mil) on Top Layer And Pad U2-13(3787mil,3254.249mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-13(3787mil,3254.249mil) on Top Layer And Pad U2-14(3787mil,3279.84mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-14(3787mil,3279.84mil) on Top Layer And Pad U2-15(3787mil,3305.43mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-15(3787mil,3305.43mil) on Top Layer And Pad U2-16(3787mil,3331.021mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-16(3787mil,3331.021mil) on Top Layer And Pad U2-17(3787mil,3356.611mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-17(3787mil,3356.611mil) on Top Layer And Pad U2-18(3787mil,3382.202mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-18(3787mil,3382.202mil) on Top Layer And Pad U2-19(3787mil,3407.792mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-19(3787mil,3407.792mil) on Top Layer And Pad U2-20(3787mil,3433.383mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-2(3527.157mil,3407.792mil) on Top Layer And Pad U2-3(3527.157mil,3382.202mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-3(3527.157mil,3382.202mil) on Top Layer And Pad U2-4(3527.157mil,3356.611mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-4(3527.157mil,3356.611mil) on Top Layer And Pad U2-5(3527.157mil,3331.021mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-5(3527.157mil,3331.021mil) on Top Layer And Pad U2-6(3527.157mil,3305.43mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-6(3527.157mil,3305.43mil) on Top Layer And Pad U2-7(3527.157mil,3279.84mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-7(3527.157mil,3279.84mil) on Top Layer And Pad U2-8(3527.157mil,3254.249mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-8(3527.157mil,3254.249mil) on Top Layer And Pad U2-9(3527.157mil,3228.659mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-1(2712.843mil,3211.617mil) on Top Layer And Pad U4-2(2712.843mil,3237.208mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-10(2712.843mil,3441.932mil) on Top Layer And Pad U4-9(2712.843mil,3416.341mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-11(2453mil,3441.932mil) on Top Layer And Pad U4-12(2453mil,3416.341mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-12(2453mil,3416.341mil) on Top Layer And Pad U4-13(2453mil,3390.751mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-13(2453mil,3390.751mil) on Top Layer And Pad U4-14(2453mil,3365.16mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-14(2453mil,3365.16mil) on Top Layer And Pad U4-15(2453mil,3339.57mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-15(2453mil,3339.57mil) on Top Layer And Pad U4-16(2453mil,3313.979mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-16(2453mil,3313.979mil) on Top Layer And Pad U4-17(2453mil,3288.389mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-17(2453mil,3288.389mil) on Top Layer And Pad U4-18(2453mil,3262.798mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-18(2453mil,3262.798mil) on Top Layer And Pad U4-19(2453mil,3237.208mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-19(2453mil,3237.208mil) on Top Layer And Pad U4-20(2453mil,3211.617mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-2(2712.843mil,3237.208mil) on Top Layer And Pad U4-3(2712.843mil,3262.798mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-3(2712.843mil,3262.798mil) on Top Layer And Pad U4-4(2712.843mil,3288.389mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-4(2712.843mil,3288.389mil) on Top Layer And Pad U4-5(2712.843mil,3313.979mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-5(2712.843mil,3313.979mil) on Top Layer And Pad U4-6(2712.843mil,3339.57mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-6(2712.843mil,3339.57mil) on Top Layer And Pad U4-7(2712.843mil,3365.16mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-7(2712.843mil,3365.16mil) on Top Layer And Pad U4-8(2712.843mil,3390.751mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-8(2712.843mil,3390.751mil) on Top Layer And Pad U4-9(2712.843mil,3416.341mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :36

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.849mil < 10mil) Between Arc (2712.922mil,3186.774mil) on Top Overlay And Pad U4-1(2712.843mil,3211.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.682mil < 10mil) Between Arc (2750mil,3045mil) on Top Overlay And Pad C2-2(2750mil,3051mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.057mil < 10mil) Between Arc (2750mil,3125mil) on Top Overlay And Pad C2-1(2750mil,3120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.849mil < 10mil) Between Arc (3527.078mil,3458.226mil) on Top Overlay And Pad U2-1(3527.157mil,3433.383mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.057mil < 10mil) Between Arc (3635mil,3545mil) on Top Overlay And Pad C1-1(3640mil,3545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.682mil < 10mil) Between Arc (3715mil,3545mil) on Top Overlay And Pad C1-2(3709mil,3545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C10-1(2969.997mil,1152.602mil) on Top Layer And Track (2933.997mil,1116.602mil)(2933.997mil,1173.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(2969.997mil,1152.602mil) on Top Layer And Track (2933.997mil,1116.602mil)(3005.997mil,1116.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(2969.997mil,1152.602mil) on Top Layer And Track (2969.997mil,1187.602mil)(2969.997mil,1192.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(2969.997mil,1152.602mil) on Top Layer And Track (3005.997mil,1116.602mil)(3005.997mil,1173.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(2969.997mil,1242.602mil) on Top Layer And Track (2933.997mil,1221.602mil)(2933.997mil,1278.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(2969.997mil,1242.602mil) on Top Layer And Track (2933.997mil,1278.602mil)(3005.997mil,1278.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(2969.997mil,1242.602mil) on Top Layer And Track (2969.997mil,1202.602mil)(2969.997mil,1207.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(2969.997mil,1242.602mil) on Top Layer And Track (3005.997mil,1221.602mil)(3005.997mil,1278.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.606mil < 10mil) Between Pad C1-1(3640mil,3545mil) on Top Layer And Track (3625.981mil,3519mil)(3654mil,3519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-1(3640mil,3545mil) on Top Layer And Track (3625.981mil,3571mil)(3654mil,3571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.339mil < 10mil) Between Pad C1-2(3709mil,3545mil) on Top Layer And Track (3696mil,3519mil)(3724.019mil,3519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-2(3709mil,3545mil) on Top Layer And Track (3696mil,3571mil)(3724.019mil,3571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.601mil < 10mil) Between Pad C2-1(2750mil,3120mil) on Top Layer And Track (2724mil,3106mil)(2724mil,3134.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.601mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-1(2750mil,3120mil) on Top Layer And Track (2776mil,3106mil)(2776mil,3134.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.948mil < 10mil) Between Pad C2-2(2750mil,3051mil) on Top Layer And Track (2724mil,3035.981mil)(2724mil,3064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-2(2750mil,3051mil) on Top Layer And Track (2776mil,3035.981mil)(2776mil,3064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(4595mil,3758mil) on Top Layer And Track (4569mil,3739.5mil)(4569mil,3789mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(4595mil,3758mil) on Top Layer And Track (4569mil,3789mil)(4621mil,3789mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad C3-1(4595mil,3758mil) on Top Layer And Track (4585mil,3726.5mil)(4605mil,3726.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-1(4595mil,3758mil) on Top Layer And Track (4595mil,3726.5mil)(4595mil,3731.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(4595mil,3758mil) on Top Layer And Track (4621mil,3739.5mil)(4621mil,3789mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.102mil < 10mil) Between Pad C3-2(4595mil,3685mil) on Top Layer And Track (4569mil,3654mil)(4569mil,3703.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(4595mil,3685mil) on Top Layer And Track (4569mil,3654mil)(4621mil,3654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C3-2(4595mil,3685mil) on Top Layer And Track (4585mil,3716.5mil)(4605mil,3716.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-2(4595mil,3685mil) on Top Layer And Track (4595mil,3711.5mil)(4595mil,3716.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(4595mil,3685mil) on Top Layer And Track (4621mil,3654mil)(4621mil,3703.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(4605mil,4515mil) on Top Layer And Track (4579mil,4496.5mil)(4579mil,4546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(4605mil,4515mil) on Top Layer And Track (4579mil,4546mil)(4631mil,4546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad C4-1(4605mil,4515mil) on Top Layer And Track (4595mil,4483.5mil)(4615mil,4483.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-1(4605mil,4515mil) on Top Layer And Track (4605mil,4483.5mil)(4605mil,4488.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(4605mil,4515mil) on Top Layer And Track (4631mil,4496.5mil)(4631mil,4546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.102mil < 10mil) Between Pad C4-2(4605mil,4442mil) on Top Layer And Track (4579mil,4411mil)(4579mil,4460.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(4605mil,4442mil) on Top Layer And Track (4579mil,4411mil)(4631mil,4411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C4-2(4605mil,4442mil) on Top Layer And Track (4595mil,4473.5mil)(4615mil,4473.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-2(4605mil,4442mil) on Top Layer And Track (4605mil,4468.5mil)(4605mil,4473.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(4605mil,4442mil) on Top Layer And Track (4631mil,4411mil)(4631mil,4460.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.102mil < 10mil) Between Pad C5-1(1695mil,3464.5mil) on Top Layer And Track (1669mil,3433.5mil)(1669mil,3483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1695mil,3464.5mil) on Top Layer And Track (1669mil,3433.5mil)(1721mil,3433.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C5-1(1695mil,3464.5mil) on Top Layer And Track (1685mil,3496mil)(1705mil,3496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-1(1695mil,3464.5mil) on Top Layer And Track (1695mil,3491mil)(1695mil,3496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1695mil,3464.5mil) on Top Layer And Track (1721mil,3433.5mil)(1721mil,3483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1695mil,3537.5mil) on Top Layer And Track (1669mil,3519mil)(1669mil,3568.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1695mil,3537.5mil) on Top Layer And Track (1669mil,3568.5mil)(1721mil,3568.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad C5-2(1695mil,3537.5mil) on Top Layer And Track (1685mil,3506mil)(1705mil,3506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-2(1695mil,3537.5mil) on Top Layer And Track (1695mil,3506mil)(1695mil,3511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1695mil,3537.5mil) on Top Layer And Track (1721mil,3519mil)(1721mil,3568.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.102mil < 10mil) Between Pad C6-1(1680mil,4112mil) on Top Layer And Track (1654mil,4081mil)(1654mil,4130.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(1680mil,4112mil) on Top Layer And Track (1654mil,4081mil)(1706mil,4081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C6-1(1680mil,4112mil) on Top Layer And Track (1670mil,4143.5mil)(1690mil,4143.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-1(1680mil,4112mil) on Top Layer And Track (1680mil,4138.5mil)(1680mil,4143.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(1680mil,4112mil) on Top Layer And Track (1706mil,4081mil)(1706mil,4130.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(1680mil,4185mil) on Top Layer And Track (1654mil,4166.5mil)(1654mil,4216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(1680mil,4185mil) on Top Layer And Track (1654mil,4216mil)(1706mil,4216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad C6-2(1680mil,4185mil) on Top Layer And Track (1670mil,4153.5mil)(1690mil,4153.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-2(1680mil,4185mil) on Top Layer And Track (1680mil,4153.5mil)(1680mil,4158.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(1680mil,4185mil) on Top Layer And Track (1706mil,4166.5mil)(1706mil,4216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C7-1(2750mil,1165mil) on Top Layer And Track (2714mil,1129mil)(2714mil,1186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(2750mil,1165mil) on Top Layer And Track (2714mil,1129mil)(2786mil,1129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(2750mil,1165mil) on Top Layer And Track (2750mil,1200mil)(2750mil,1205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(2750mil,1165mil) on Top Layer And Track (2786mil,1129mil)(2786mil,1186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(2750mil,1255mil) on Top Layer And Track (2714mil,1234mil)(2714mil,1291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(2750mil,1255mil) on Top Layer And Track (2714mil,1291mil)(2786mil,1291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(2750mil,1255mil) on Top Layer And Track (2750mil,1215mil)(2750mil,1220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(2750mil,1255mil) on Top Layer And Track (2786mil,1234mil)(2786mil,1291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(3070.003mil,1167.595mil) on Top Layer And Track (3034.003mil,1138.071mil)(3034.003mil,1190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad C8-1(3070.003mil,1167.595mil) on Top Layer And Track (3034.003mil,1138.071mil)(3106.003mil,1138.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.905mil < 10mil) Between Pad C8-1(3070.003mil,1167.595mil) on Top Layer And Track (3070mil,1195mil)(3070mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.994mil < 10mil) Between Pad C8-1(3070.003mil,1167.595mil) on Top Layer And Track (3105.997mil,1138.071mil)(3105.997mil,1190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(3070.003mil,1242.398mil) on Top Layer And Track (3034.003mil,1220mil)(3034.003mil,1271.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad C8-2(3070.003mil,1242.398mil) on Top Layer And Track (3034.003mil,1271.929mil)(3106.003mil,1271.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Pad C8-2(3070.003mil,1242.398mil) on Top Layer And Track (3070mil,1210mil)(3070mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.994mil < 10mil) Between Pad C8-2(3070.003mil,1242.398mil) on Top Layer And Track (3105.997mil,1220mil)(3105.997mil,1271.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(2860mil,1160.197mil) on Top Layer And Track (2824mil,1130.672mil)(2824mil,1182.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad C9-1(2860mil,1160.197mil) on Top Layer And Track (2824mil,1130.672mil)(2896mil,1130.672mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.905mil < 10mil) Between Pad C9-1(2860mil,1160.197mil) on Top Layer And Track (2859.997mil,1187.602mil)(2859.997mil,1192.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.994mil < 10mil) Between Pad C9-1(2860mil,1160.197mil) on Top Layer And Track (2895.994mil,1130.672mil)(2895.994mil,1182.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(2860mil,1235mil) on Top Layer And Track (2824mil,1212.602mil)(2824mil,1264.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad C9-2(2860mil,1235mil) on Top Layer And Track (2824mil,1264.531mil)(2896mil,1264.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Pad C9-2(2860mil,1235mil) on Top Layer And Track (2859.997mil,1202.602mil)(2859.997mil,1207.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.994mil < 10mil) Between Pad C9-2(2860mil,1235mil) on Top Layer And Track (2895.994mil,1212.602mil)(2895.994mil,1264.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.418mil < 10mil) Between Pad D1-1(3480mil,1641.732mil) on Top Layer And Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(3480mil,1358.268mil) on Top Layer And Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D3-2(3405mil,1892.835mil) on Top Layer And Text "½µÁú¹÷" (3320mil,1952.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Text "JP5" (4665.498mil,4099.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4690mil,4006.102mil)(4690mil,4036.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4690mil,4036.653mil)(4728.662mil,4036.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4690mil,4113.661mil)(4690mil,4136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4690mil,4113.661mil)(4728.661mil,4113.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4728.661mil,4113.661mil)(4729.213mil,4114.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4728.662mil,4036.653mil)(4729.213mil,4037.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Pad JP10-1(4690mil,4075mil) on Multi-Layer And Track (4729.213mil,4037.205mil)(4729.213mil,4114.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.926mil < 10mil) Between Pad JP10-2(4690mil,4175mil) on Multi-Layer And Text "JP5" (4665.498mil,4099.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.431mil < 10mil) Between Pad JP10-2(4690mil,4175mil) on Multi-Layer And Track (4690mil,4113.661mil)(4690mil,4136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.431mil < 10mil) Between Pad JP10-2(4690mil,4175mil) on Multi-Layer And Track (4690mil,4136.181mil)(4729.449mil,4136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.511mil < 10mil) Between Pad JP10-2(4690mil,4175mil) on Multi-Layer And Track (4690mil,4210.197mil)(4728.898mil,4210.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.67mil < 10mil) Between Pad JP10-2(4690mil,4175mil) on Multi-Layer And Track (4690mil,4210.669mil)(4690mil,4234.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.67mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP10-2(4690mil,4175mil) on Multi-Layer And Track (4729.449mil,4136.181mil)(4729.449mil,4209.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad JP10-3(4690mil,4275mil) on Multi-Layer And Track (4690mil,4210.669mil)(4690mil,4234.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.475mil < 10mil) Between Pad JP10-3(4690mil,4275mil) on Multi-Layer And Track (4690mil,4234.764mil)(4729.213mil,4234.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.178mil < 10mil) Between Pad JP10-3(4690mil,4275mil) on Multi-Layer And Track (4690mil,4314.055mil)(4690mil,4335.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.178mil < 10mil) Between Pad JP10-3(4690mil,4275mil) on Multi-Layer And Track (4690mil,4314.055mil)(4728.976mil,4314.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.659mil < 10mil) Between Pad JP10-3(4690mil,4275mil) on Multi-Layer And Track (4729.213mil,4235.551mil)(4729.213mil,4313.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.882mil < 10mil) Between Pad JP10-4(4690mil,4375mil) on Multi-Layer And Track (4690mil,4314.055mil)(4690mil,4335.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.486mil < 10mil) Between Pad JP10-4(4690mil,4375mil) on Multi-Layer And Track (4690mil,4336.102mil)(4729.449mil,4336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP10-4(4690mil,4375mil) on Multi-Layer And Track (4690mil,4415mil)(4690mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP10-4(4690mil,4375mil) on Multi-Layer And Track (4690mil,4415mil)(4729.449mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP10-4(4690mil,4375mil) on Multi-Layer And Track (4729.449mil,4336.102mil)(4729.449mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP10-5(4690mil,4475mil) on Multi-Layer And Track (4690mil,4415mil)(4690mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP10-5(4690mil,4475mil) on Multi-Layer And Track (4690mil,4435mil)(4730mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP10-5(4690mil,4475mil) on Multi-Layer And Track (4690mil,4515mil)(4690mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP10-5(4690mil,4475mil) on Multi-Layer And Track (4690mil,4515mil)(4730mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP10-5(4690mil,4475mil) on Multi-Layer And Track (4730mil,4435mil)(4730mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.095mil < 10mil) Between Pad JP10-6(4690mil,4575mil) on Multi-Layer And Text "C4" (4585mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP10-6(4690mil,4575mil) on Multi-Layer And Track (4690mil,4515mil)(4690mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP10-6(4690mil,4575mil) on Multi-Layer And Track (4690mil,4535mil)(4730mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP10-6(4690mil,4575mil) on Multi-Layer And Track (4690mil,4615mil)(4690mil,4675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP10-6(4690mil,4575mil) on Multi-Layer And Track (4690mil,4615mil)(4730mil,4615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP10-6(4690mil,4575mil) on Multi-Layer And Track (4730mil,4535mil)(4730mil,4615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1550.787mil,4530.787mil)(1550.787mil,4607.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1550.787mil,4530.787mil)(1551.339mil,4531.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1550.787mil,4607.795mil)(1551.339mil,4608.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1551.339mil,4531.339mil)(1590mil,4531.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1551.339mil,4608.346mil)(1590mil,4608.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1590mil,4508.819mil)(1590mil,4531.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP11-1(1590mil,4570mil) on Multi-Layer And Track (1590mil,4608.346mil)(1590mil,4638.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP11-2(1590mil,4470mil) on Multi-Layer And Track (1550.551mil,4435.354mil)(1550.551mil,4508.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.759mil < 10mil) Between Pad JP11-2(1590mil,4470mil) on Multi-Layer And Track (1550.551mil,4508.819mil)(1590mil,4508.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.549mil < 10mil) Between Pad JP11-2(1590mil,4470mil) on Multi-Layer And Track (1551.102mil,4434.803mil)(1590mil,4434.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.627mil < 10mil) Between Pad JP11-2(1590mil,4470mil) on Multi-Layer And Track (1590mil,4410.787mil)(1590mil,4434.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.627mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.05mil < 10mil) Between Pad JP11-2(1590mil,4470mil) on Multi-Layer And Track (1590mil,4508.819mil)(1590mil,4531.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.659mil < 10mil) Between Pad JP11-3(1590mil,4370mil) on Multi-Layer And Track (1550.787mil,4331.181mil)(1550.787mil,4409.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad JP11-3(1590mil,4370mil) on Multi-Layer And Track (1550.787mil,4410.236mil)(1590mil,4410.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad JP11-3(1590mil,4370mil) on Multi-Layer And Track (1551.024mil,4330.945mil)(1590mil,4330.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.598mil < 10mil) Between Pad JP11-3(1590mil,4370mil) on Multi-Layer And Track (1590mil,4309.449mil)(1590mil,4330.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.306mil < 10mil) Between Pad JP11-3(1590mil,4370mil) on Multi-Layer And Track (1590mil,4410.787mil)(1590mil,4434.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP11-4(1590mil,4270mil) on Multi-Layer And Track (1550.551mil,4230mil)(1550.551mil,4308.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.355mil < 10mil) Between Pad JP11-4(1590mil,4270mil) on Multi-Layer And Track (1550.551mil,4230mil)(1590mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Pad JP11-4(1590mil,4270mil) on Multi-Layer And Track (1550.551mil,4308.898mil)(1590mil,4308.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP11-4(1590mil,4270mil) on Multi-Layer And Track (1590mil,4210mil)(1590mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.397mil < 10mil) Between Pad JP11-4(1590mil,4270mil) on Multi-Layer And Track (1590mil,4309.449mil)(1590mil,4330.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP11-5(1590mil,4170mil) on Multi-Layer And Track (1550mil,4130mil)(1550mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.355mil < 10mil) Between Pad JP11-5(1590mil,4170mil) on Multi-Layer And Track (1550mil,4130mil)(1590mil,4130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.94mil < 10mil) Between Pad JP11-5(1590mil,4170mil) on Multi-Layer And Track (1550mil,4210mil)(1590mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP11-5(1590mil,4170mil) on Multi-Layer And Track (1590mil,4110mil)(1590mil,4130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP11-5(1590mil,4170mil) on Multi-Layer And Track (1590mil,4210mil)(1590mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP11-6(1590mil,4070mil) on Multi-Layer And Track (1550mil,4030mil)(1550mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.355mil < 10mil) Between Pad JP11-6(1590mil,4070mil) on Multi-Layer And Track (1550mil,4030mil)(1590mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.94mil < 10mil) Between Pad JP11-6(1590mil,4070mil) on Multi-Layer And Track (1550mil,4110mil)(1590mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP11-6(1590mil,4070mil) on Multi-Layer And Track (1590mil,3970mil)(1590mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP11-6(1590mil,4070mil) on Multi-Layer And Track (1590mil,4110mil)(1590mil,4130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1560.787mil,3780.787mil)(1560.787mil,3857.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1560.787mil,3780.787mil)(1561.339mil,3781.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1560.787mil,3857.795mil)(1561.339mil,3858.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1561.339mil,3781.339mil)(1600mil,3781.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1561.339mil,3858.347mil)(1600mil,3858.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1600mil,3758.819mil)(1600mil,3781.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP12-1(1600mil,3820mil) on Multi-Layer And Track (1600mil,3858.347mil)(1600mil,3888.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP12-2(1600mil,3720mil) on Multi-Layer And Track (1560.551mil,3685.354mil)(1560.551mil,3758.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.759mil < 10mil) Between Pad JP12-2(1600mil,3720mil) on Multi-Layer And Track (1560.551mil,3758.819mil)(1600mil,3758.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.549mil < 10mil) Between Pad JP12-2(1600mil,3720mil) on Multi-Layer And Track (1561.102mil,3684.803mil)(1600mil,3684.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.627mil < 10mil) Between Pad JP12-2(1600mil,3720mil) on Multi-Layer And Track (1600mil,3660.787mil)(1600mil,3684.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.627mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.05mil < 10mil) Between Pad JP12-2(1600mil,3720mil) on Multi-Layer And Track (1600mil,3758.819mil)(1600mil,3781.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.659mil < 10mil) Between Pad JP12-3(1600mil,3620mil) on Multi-Layer And Track (1560.787mil,3581.181mil)(1560.787mil,3659.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad JP12-3(1600mil,3620mil) on Multi-Layer And Track (1560.787mil,3660.236mil)(1600mil,3660.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad JP12-3(1600mil,3620mil) on Multi-Layer And Track (1561.024mil,3580.945mil)(1600mil,3580.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.598mil < 10mil) Between Pad JP12-3(1600mil,3620mil) on Multi-Layer And Track (1600mil,3559.449mil)(1600mil,3580.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.306mil < 10mil) Between Pad JP12-3(1600mil,3620mil) on Multi-Layer And Track (1600mil,3660.787mil)(1600mil,3684.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP12-4(1600mil,3520mil) on Multi-Layer And Track (1560.551mil,3480mil)(1560.551mil,3558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.355mil < 10mil) Between Pad JP12-4(1600mil,3520mil) on Multi-Layer And Track (1560.551mil,3480mil)(1600mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Pad JP12-4(1600mil,3520mil) on Multi-Layer And Track (1560.551mil,3558.898mil)(1600mil,3558.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP12-4(1600mil,3520mil) on Multi-Layer And Track (1600mil,3460mil)(1600mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.397mil < 10mil) Between Pad JP12-4(1600mil,3520mil) on Multi-Layer And Track (1600mil,3559.449mil)(1600mil,3580.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP12-5(1600mil,3420mil) on Multi-Layer And Track (1560mil,3380mil)(1560mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.355mil < 10mil) Between Pad JP12-5(1600mil,3420mil) on Multi-Layer And Track (1560mil,3380mil)(1600mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.94mil < 10mil) Between Pad JP12-5(1600mil,3420mil) on Multi-Layer And Track (1560mil,3460mil)(1600mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP12-5(1600mil,3420mil) on Multi-Layer And Track (1600mil,3360mil)(1600mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP12-5(1600mil,3420mil) on Multi-Layer And Track (1600mil,3460mil)(1600mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP12-6(1600mil,3320mil) on Multi-Layer And Track (1560mil,3280mil)(1560mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.355mil < 10mil) Between Pad JP12-6(1600mil,3320mil) on Multi-Layer And Track (1560mil,3280mil)(1600mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.94mil < 10mil) Between Pad JP12-6(1600mil,3320mil) on Multi-Layer And Track (1560mil,3360mil)(1600mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP12-6(1600mil,3320mil) on Multi-Layer And Track (1600mil,3220mil)(1600mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP12-6(1600mil,3320mil) on Multi-Layer And Track (1600mil,3360mil)(1600mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP14-19(1785mil,3655mil) on Multi-Layer And Text "C5" (1675mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP14-7(1785mil,4255mil) on Multi-Layer And Text "C6" (1660mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP15-3(4395mil,4445mil) on Multi-Layer And Text "2.6 2.5" (4115mil,4425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP15-5(4395mil,4345mil) on Multi-Layer And Text "2.4 3.0" (4120mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP15-7(4395mil,4245mil) on Multi-Layer And Text "5.6 5.7" (4115mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.843mil < 10mil) Between Pad JP5-1(4814.998mil,3370.039mil) on Multi-Layer And Track (4826.809mil,3293.267mil)(4826.809mil,3330.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP5-1(4814.998mil,3370.039mil) on Multi-Layer And Track (4826.809mil,3330.669mil)(4826.809mil,3332.639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP5-1(4814.998mil,3370.039mil) on Multi-Layer And Track (4826.809mil,3332.639mil)(4944.919mil,3332.639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad JP5-1(4814.998mil,3370.039mil) on Multi-Layer And Track (4850.431mil,3368.072mil)(4968.542mil,3368.072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.87mil < 10mil) Between Pad JP5-6(4814.998mil,3763.74mil) on Multi-Layer And Track (4826.809mil,3801.141mil)(4826.809mil,3803.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad JP5-6(4814.998mil,3763.74mil) on Multi-Layer And Track (4826.809mil,3801.141mil)(4944.919mil,3801.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.824mil < 10mil) Between Pad JP5-6(4814.998mil,3763.74mil) on Multi-Layer And Track (4826.809mil,3803.11mil)(4826.809mil,3840.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.121mil < 10mil) Between Pad JP5-6(4814.998mil,3763.74mil) on Multi-Layer And Track (4850.431mil,3765.708mil)(4968.542mil,3765.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.121mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP6-1(4804.998mil,4095.039mil) on Multi-Layer And Text "JP5" (4665.498mil,4099.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.843mil < 10mil) Between Pad JP6-1(4804.998mil,4095.039mil) on Multi-Layer And Track (4816.809mil,4018.267mil)(4816.809mil,4055.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP6-1(4804.998mil,4095.039mil) on Multi-Layer And Track (4816.809mil,4055.669mil)(4816.809mil,4057.639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP6-1(4804.998mil,4095.039mil) on Multi-Layer And Track (4816.809mil,4057.639mil)(4934.919mil,4057.639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad JP6-1(4804.998mil,4095.039mil) on Multi-Layer And Track (4840.431mil,4093.072mil)(4958.542mil,4093.072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP6-2(4804.998mil,4173.779mil) on Multi-Layer And Text "JP5" (4665.498mil,4099.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.87mil < 10mil) Between Pad JP6-6(4804.998mil,4488.74mil) on Multi-Layer And Track (4816.809mil,4526.141mil)(4816.809mil,4528.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad JP6-6(4804.998mil,4488.74mil) on Multi-Layer And Track (4816.809mil,4526.141mil)(4934.919mil,4526.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.824mil < 10mil) Between Pad JP6-6(4804.998mil,4488.74mil) on Multi-Layer And Track (4816.809mil,4528.11mil)(4816.809mil,4565.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.121mil < 10mil) Between Pad JP6-6(4804.998mil,4488.74mil) on Multi-Layer And Track (4840.431mil,4490.708mil)(4958.542mil,4490.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.121mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad JP7-1(1462.57mil,4482.812mil) on Multi-Layer And Track (1309.026mil,4484.779mil)(1427.137mil,4484.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP7-1(1462.57mil,4482.812mil) on Multi-Layer And Track (1332.649mil,4520.213mil)(1450.759mil,4520.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP7-1(1462.57mil,4482.812mil) on Multi-Layer And Track (1450.759mil,4520.213mil)(1450.759mil,4522.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.843mil < 10mil) Between Pad JP7-1(1462.57mil,4482.812mil) on Multi-Layer And Track (1450.759mil,4522.182mil)(1450.759mil,4559.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.121mil < 10mil) Between Pad JP7-6(1462.57mil,4089.111mil) on Multi-Layer And Track (1309.026mil,4087.143mil)(1427.137mil,4087.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.121mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.12mil < 10mil) Between Pad JP7-6(1462.57mil,4089.111mil) on Multi-Layer And Track (1332.649mil,4051.71mil)(1450.759mil,4051.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.351mil < 10mil) Between Pad JP7-6(1462.57mil,4089.111mil) on Multi-Layer And Track (1450.759mil,4012.339mil)(1450.759mil,4049.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.608mil < 10mil) Between Pad JP7-6(1462.57mil,4089.111mil) on Multi-Layer And Track (1450.759mil,4049.741mil)(1450.759mil,4051.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad JP8-1(1495.002mil,3771.22mil) on Multi-Layer And Track (1341.458mil,3773.188mil)(1459.569mil,3773.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP8-1(1495.002mil,3771.22mil) on Multi-Layer And Track (1365.081mil,3808.621mil)(1483.191mil,3808.621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.873mil < 10mil) Between Pad JP8-1(1495.002mil,3771.22mil) on Multi-Layer And Track (1483.191mil,3808.621mil)(1483.191mil,3810.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.843mil < 10mil) Between Pad JP8-1(1495.002mil,3771.22mil) on Multi-Layer And Track (1483.191mil,3810.59mil)(1483.191mil,3847.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.121mil < 10mil) Between Pad JP8-6(1495.002mil,3377.52mil) on Multi-Layer And Track (1341.458mil,3375.552mil)(1459.569mil,3375.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.121mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.12mil < 10mil) Between Pad JP8-6(1495.002mil,3377.52mil) on Multi-Layer And Track (1365.081mil,3340.119mil)(1483.191mil,3340.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.351mil < 10mil) Between Pad JP8-6(1495.002mil,3377.52mil) on Multi-Layer And Track (1483.191mil,3300.747mil)(1483.191mil,3338.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.608mil < 10mil) Between Pad JP8-6(1495.002mil,3377.52mil) on Multi-Layer And Track (1483.191mil,3338.15mil)(1483.191mil,3340.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4690mil,3261.102mil)(4690mil,3291.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4690mil,3291.653mil)(4728.662mil,3291.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4690mil,3368.661mil)(4690mil,3391.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4690mil,3368.661mil)(4728.661mil,3368.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4728.661mil,3368.661mil)(4729.213mil,3369.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4728.662mil,3291.653mil)(4729.213mil,3292.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Pad JP9-1(4690mil,3330mil) on Multi-Layer And Track (4729.213mil,3292.205mil)(4729.213mil,3369.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.431mil < 10mil) Between Pad JP9-2(4690mil,3430mil) on Multi-Layer And Track (4690mil,3368.661mil)(4690mil,3391.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.431mil < 10mil) Between Pad JP9-2(4690mil,3430mil) on Multi-Layer And Track (4690mil,3391.181mil)(4729.449mil,3391.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.511mil < 10mil) Between Pad JP9-2(4690mil,3430mil) on Multi-Layer And Track (4690mil,3465.197mil)(4728.898mil,3465.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.67mil < 10mil) Between Pad JP9-2(4690mil,3430mil) on Multi-Layer And Track (4690mil,3465.669mil)(4690mil,3489.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.67mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP9-2(4690mil,3430mil) on Multi-Layer And Track (4729.449mil,3391.181mil)(4729.449mil,3464.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad JP9-3(4690mil,3530mil) on Multi-Layer And Track (4690mil,3465.669mil)(4690mil,3489.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.475mil < 10mil) Between Pad JP9-3(4690mil,3530mil) on Multi-Layer And Track (4690mil,3489.764mil)(4729.213mil,3489.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.178mil < 10mil) Between Pad JP9-3(4690mil,3530mil) on Multi-Layer And Track (4690mil,3569.055mil)(4690mil,3590.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.178mil < 10mil) Between Pad JP9-3(4690mil,3530mil) on Multi-Layer And Track (4690mil,3569.055mil)(4728.976mil,3569.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.659mil < 10mil) Between Pad JP9-3(4690mil,3530mil) on Multi-Layer And Track (4729.213mil,3490.551mil)(4729.213mil,3568.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.882mil < 10mil) Between Pad JP9-4(4690mil,3630mil) on Multi-Layer And Track (4690mil,3569.055mil)(4690mil,3590.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.486mil < 10mil) Between Pad JP9-4(4690mil,3630mil) on Multi-Layer And Track (4690mil,3591.102mil)(4729.449mil,3591.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP9-4(4690mil,3630mil) on Multi-Layer And Track (4690mil,3670mil)(4690mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP9-4(4690mil,3630mil) on Multi-Layer And Track (4690mil,3670mil)(4729.449mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.896mil < 10mil) Between Pad JP9-4(4690mil,3630mil) on Multi-Layer And Track (4729.449mil,3591.102mil)(4729.449mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP9-5(4690mil,3730mil) on Multi-Layer And Track (4690mil,3670mil)(4690mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP9-5(4690mil,3730mil) on Multi-Layer And Track (4690mil,3690mil)(4730mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP9-5(4690mil,3730mil) on Multi-Layer And Track (4690mil,3770mil)(4690mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP9-5(4690mil,3730mil) on Multi-Layer And Track (4690mil,3770mil)(4730mil,3770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP9-5(4690mil,3730mil) on Multi-Layer And Track (4730mil,3690mil)(4730mil,3770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.821mil < 10mil) Between Pad JP9-6(4690mil,3830mil) on Multi-Layer And Text "C3" (4545.016mil,3812.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP9-6(4690mil,3830mil) on Multi-Layer And Track (4690mil,3770mil)(4690mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.294mil < 10mil) Between Pad JP9-6(4690mil,3830mil) on Multi-Layer And Track (4690mil,3790mil)(4730mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP9-6(4690mil,3830mil) on Multi-Layer And Track (4690mil,3870mil)(4690mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad JP9-6(4690mil,3830mil) on Multi-Layer And Track (4690mil,3870mil)(4730mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad JP9-6(4690mil,3830mil) on Multi-Layer And Track (4730mil,3790mil)(4730mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.36mil < 10mil) Between Pad S1-0(4875mil,1458.032mil) on Multi-Layer And Track (4806.102mil,1456.063mil)(4815.945mil,1456.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-0(4875mil,1458.032mil) on Multi-Layer And Track (4815.945mil,1456.063mil)(4875mil,1456.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.124mil < 10mil) Between Pad S1-0(4875mil,1458.032mil) on Multi-Layer And Track (4875mil,1456.063mil)(5111.221mil,1456.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.124mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-0(4875mil,961.968mil) on Multi-Layer And Track (4806.102mil,963.937mil)(4875mil,963.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.848mil < 10mil) Between Pad S1-0(4875mil,961.968mil) on Multi-Layer And Track (4875mil,963.937mil)(5111.221mil,963.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.28mil < 10mil) Between Pad S2-0(3101.968mil,1025mil) on Multi-Layer And Track (3103.937mil,1025mil)(3103.937mil,1093.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad S2-0(3101.968mil,1025mil) on Multi-Layer And Track (3103.937mil,788.779mil)(3103.937mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.792mil < 10mil) Between Pad S2-0(3598.032mil,1025mil) on Multi-Layer And Track (3596.063mil,1025mil)(3596.063mil,1084.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.169mil < 10mil) Between Pad S2-0(3598.032mil,1025mil) on Multi-Layer And Track (3596.063mil,1084.055mil)(3596.063mil,1093.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.551mil < 10mil) Between Pad S2-0(3598.032mil,1025mil) on Multi-Layer And Track (3596.063mil,788.779mil)(3596.063mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Pad U1-11(2247.087mil,4055mil) on Multi-Layer And Text "4.3 4.4" (1950mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(2712.843mil,3211.617mil) on Top Layer And Text "C2" (2764.99mil,3200.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-2(2712.843mil,3237.208mil) on Top Layer And Text "C2" (2764.99mil,3200.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-3(2712.843mil,3262.798mil) on Top Layer And Text "C2" (2764.99mil,3200.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(2712.843mil,3288.389mil) on Top Layer And Text "C2" (2764.99mil,3200.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.101mil < 10mil) Between Pad U4-5(2712.843mil,3313.979mil) on Top Layer And Text "C2" (2764.99mil,3200.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.51mil < 10mil) Between Pad U6-1(2822mil,1380mil) on Top Layer And Text "C9" (2805.016mil,1275.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U6-1(2822mil,1380mil) on Top Layer And Track (2772.551mil,1432mil)(3052.551mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.044mil < 10mil) Between Pad U6-2(2911.882mil,1633.544mil) on Top Layer And Track (2772.551mil,1582mil)(3052.551mil,1582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.51mil < 10mil) Between Pad U6-2(2912.551mil,1380mil) on Top Layer And Text "C9" (2805.016mil,1275.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U6-2(2912.551mil,1380mil) on Top Layer And Track (2772.551mil,1432mil)(3052.551mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U6-3(3003.102mil,1380mil) on Top Layer And Track (2772.551mil,1432mil)(3052.551mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
Rule Violations :282

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2712.922mil,3186.774mil) on Top Overlay And Text "C2" (2764.99mil,3200.016mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.576mil < 10mil) Between Arc (3635mil,3545mil) on Top Overlay And Text "U2" (3490mil,3498.249mil) on Top Overlay Silk Text to Silk Clearance [8.576mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*1" (1807mil,3523mil) on Top Overlay And Text "19" (1765mil,3585mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*1" (1807mil,3523mil) on Top Overlay And Text "20" (1875mil,3585mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "02" (3625mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.533mil < 10mil) Between Text "03" (3615mil,2660mil) on Top Overlay And Text "101" (3510mil,2660mil) on Top Overlay Silk Text to Silk Clearance [9.533mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "03" (3615mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "04" (3715mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "05" (3710mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1.5 4.5" (1940mil,3930mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.562mil < 10mil) Between Text "1.5 4.5" (1940mil,3930mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [1.562mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "100" (3500mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "101" (3510mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "19" (1765mil,3585mil) on Top Overlay And Text "C5" (1675mil,3602mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "2.3 1.7" (4100mil,3935mil) on Top Overlay And Track (4090mil,3605mil)(4090mil,4605mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "2.3 1.7" (4100mil,3935mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "2.4 3.0" (4120mil,4320mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "2.6 2.5" (4115mil,4425mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "3.2 6.1" (1950mil,4330mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.2 6.1" (1950mil,4330mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.3 4.0" (1940mil,4230mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.3 4.0" (1940mil,4230mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.5 5.2" (4090mil,3740mil) on Top Overlay And Track (4090mil,3605mil)(4090mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.5 5.2" (4090mil,3740mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.7 3.6" (4090mil,3645mil) on Top Overlay And Track (4090mil,3605mil)(4090mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.7 3.6" (4090mil,3645mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "37" (2180mil,2615mil) on Top Overlay And Track (2190mil,2445mil)(2190mil,2645mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "37" (4108.894mil,2812.97mil) on Top Overlay And Track (4098.894mil,2782.97mil)(4098.894mil,2982.97mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "38" (2180mil,2515mil) on Top Overlay And Track (2190mil,2445mil)(2190mil,2645mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "38" (4108.894mil,2912.97mil) on Top Overlay And Track (4098.894mil,2782.97mil)(4098.894mil,2982.97mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.556mil < 10mil) Between Text "3V3 5V" (1960mil,4535mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [1.556mil]
   Violation between Silk To Silk Clearance Constraint: (7.477mil < 10mil) Between Text "3V3" (2940mil,3255mil) on Top Overlay And Track (2940mil,3140mil)(2940mil,3240mil) on Top Overlay Silk Text to Silk Clearance [7.477mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "3V3" (2940mil,3255mil) on Top Overlay And Track (2940mil,3240mil)(3340mil,3240mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "4.1 4.2" (1950mil,4130mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "4.1 4.2" (1950mil,4130mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "4.3 4.4" (1950mil,4030mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "4.3 4.4" (1950mil,4030mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "4.6 4.7" (1940mil,3830mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "4.6 4.7" (1940mil,3830mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5.1 5.0" (4095mil,3830mil) on Top Overlay And Track (4090mil,3605mil)(4090mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5.1 5.0" (4095mil,3830mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5.6 5.7" (4115mil,4230mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "53" (2605mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6.4 5.5" (1940mil,3635mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6.4 5.5" (1940mil,3635mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6.5 5.4" (1940mil,3735mil) on Top Overlay And Track (1935mil,3605mil)(1935mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6.5 5.4" (1940mil,3735mil) on Top Overlay And Track (2197.087mil,3605mil)(2197.087mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.134mil < 10mil) Between Text "6.6 RS" (4110mil,4130mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [6.134mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6.7 1.6" (4095mil,4035mil) on Top Overlay And Track (4090mil,3605mil)(4090mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6.7 1.6" (4095mil,4035mil) on Top Overlay And Track (4345mil,3595mil)(4345mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.885mil < 10mil) Between Text "6.7" (3560.01mil,2404.976mil) on Top Overlay And Track (3245mil,2350mil)(3545mil,2350mil) on Top Overlay Silk Text to Silk Clearance [6.885mil]
   Violation between Silk To Silk Clearance Constraint: (6.073mil < 10mil) Between Text "6.7" (3560.01mil,2404.976mil) on Top Overlay And Track (3545mil,2250mil)(3545mil,2350mil) on Top Overlay Silk Text to Silk Clearance [6.073mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "62" (2710mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "63" (2815mil,2655mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "70" (3015mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "71" (2925mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "72" (2920mil,2655mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "73" (2820mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "74" (3310mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "75" (3310mil,2655mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "76" (3410mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "77" (3400mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.046mil < 10mil) Between Text "80" (3200mil,2730mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [4.046mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "82" (2515mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "83" (2510mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "84" (2410mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.738mil < 10mil) Between Text "85" (2205mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(2198.894mil,2982.97mil) on Top Overlay Silk Text to Silk Clearance [5.738mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "85" (2205mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.477mil < 10mil) Between Text "86" (2190mil,2660mil) on Top Overlay And Track (2190mil,2445mil)(2190mil,2645mil) on Top Overlay Silk Text to Silk Clearance [7.477mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "86" (2190mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "87" (2310mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "90" (2305mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "91" (2415mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "92" (2610mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "93" (2710mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "94" (3015mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "95" (3110mil,2660mil) on Top Overlay And Track (2190mil,2645mil)(4090mil,2645mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "96" (3105mil,2735mil) on Top Overlay And Track (2198.894mil,2782.97mil)(4098.894mil,2782.97mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3075.01mil,1454.976mil) on Top Overlay And Text "C8" (3135.01mil,1319.984mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (4545.016mil,3812.51mil) on Top Overlay And Track (4545mil,3595mil)(4545mil,4595mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (4585mil,4580mil) on Top Overlay And Track (4690mil,4615mil)(4690mil,4675mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (4585mil,4580mil) on Top Overlay And Track (4690mil,4615mil)(4730mil,4615mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (1675mil,3602mil) on Top Overlay And Track (1735mil,3605mil)(1735mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (1675mil,3602mil) on Top Overlay And Track (1735mil,3605mil)(1935mil,3605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (1660mil,4250mil) on Top Overlay And Track (1735mil,3605mil)(1735mil,4605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.479mil < 10mil) Between Text "C9" (2805.016mil,1275.01mil) on Top Overlay And Track (2824mil,1212.602mil)(2824mil,1264.531mil) on Top Overlay Silk Text to Silk Clearance [1.479mil]
   Violation between Silk To Silk Clearance Constraint: (1.479mil < 10mil) Between Text "C9" (2805.016mil,1275.01mil) on Top Overlay And Track (2824mil,1264.531mil)(2896mil,1264.531mil) on Top Overlay Silk Text to Silk Clearance [1.479mil]
   Violation between Silk To Silk Clearance Constraint: (1.527mil < 10mil) Between Text "C9" (2805.016mil,1275.01mil) on Top Overlay And Track (2895.994mil,1212.602mil)(2895.994mil,1264.531mil) on Top Overlay Silk Text to Silk Clearance [1.527mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP12" (1309mil,3962mil) on Top Overlay And Track (1214.538mil,4012.339mil)(1450.759mil,4012.339mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.882mil < 10mil) Between Text "JP12" (1309mil,3962mil) on Top Overlay And Track (1295.118mil,3970mil)(1295.118mil,4090mil) on Top Overlay Silk Text to Silk Clearance [3.882mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP12" (1309mil,3962mil) on Top Overlay And Track (1295.118mil,3970mil)(1590mil,3970mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.801mil < 10mil) Between Text "JP12" (1309mil,3962mil) on Top Overlay And Track (1450.759mil,4012.339mil)(1450.759mil,4049.741mil) on Top Overlay Silk Text to Silk Clearance [2.801mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (4665.498mil,4099.39mil) on Top Overlay And Track (4690mil,4113.661mil)(4690mil,4136.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (4665.498mil,4099.39mil) on Top Overlay And Track (4690mil,4113.661mil)(4728.661mil,4113.661mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (4665.498mil,4099.39mil) on Top Overlay And Track (4690mil,4136.181mil)(4729.449mil,4136.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (4665.498mil,4099.39mil) on Top Overlay And Track (4728.661mil,4113.661mil)(4729.213mil,4114.213mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (4665.498mil,4099.39mil) on Top Overlay And Track (4729.213mil,4037.205mil)(4729.213mil,4114.213mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (4665.498mil,4099.39mil) on Top Overlay And Track (4729.449mil,4136.181mil)(4729.449mil,4209.646mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "JP6" (4781mil,4600mil) on Top Overlay And Track (4690mil,4675mil)(4984.882mil,4675mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP7" (1221mil,4594mil) on Top Overlay And Track (1293.622mil,4550mil)(1293.622mil,4675.905mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1250.316mil,3746.22mil)(1370.002mil,3746.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1303.622mil,3800mil)(1303.622mil,3925.905mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1303.622mil,3800mil)(1400.866mil,3800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1341.458mil,3773.188mil)(1341.458mil,3808.621mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1341.458mil,3773.188mil)(1459.569mil,3773.188mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1341.458mil,3808.621mil)(1365.081mil,3808.621mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1365.081mil,3808.621mil)(1483.191mil,3808.621mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (1282.158mil,3747mil) on Top Overlay And Track (1400.866mil,3720mil)(1400.866mil,3800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4690mil,4006.102mil)(4690mil,4036.653mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4690mil,4006.102mil)(4712.913mil,3983.189mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.173mil < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4690mil,4036.653mil)(4728.662mil,4036.653mil) on Top Overlay Silk Text to Silk Clearance [2.173mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4712.913mil,3983.189mil)(4728.031mil,3968.071mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4728.031mil,3968.071mil)(4985.354mil,3968.071mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.173mil < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4728.662mil,4036.653mil)(4729.213mil,4037.205mil) on Top Overlay Silk Text to Silk Clearance [2.173mil]
   Violation between Silk To Silk Clearance Constraint: (2.724mil < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4729.213mil,4037.205mil)(4729.213mil,4114.213mil) on Top Overlay Silk Text to Silk Clearance [2.724mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4816.809mil,4018.267mil)(4816.809mil,4055.669mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP9" (4662.5mil,3964.5mil) on Top Overlay And Track (4816.809mil,4018.267mil)(5053.03mil,4018.267mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "TX" (3265mil,3255mil) on Top Overlay And Track (2940mil,3240mil)(3340mil,3240mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.233mil < 10mil) Between Text "TX" (3265mil,3255mil) on Top Overlay And Track (3340mil,3140mil)(3340mil,3240mil) on Top Overlay Silk Text to Silk Clearance [8.233mil]
   Violation between Silk To Silk Clearance Constraint: (9.262mil < 10mil) Between Text "½µÁú¹÷" (3320mil,1952.252mil) on Top Overlay And Track (3321.024mil,1837.716mil)(3321.024mil,1934.173mil) on Top Overlay Silk Text to Silk Clearance [9.262mil]
   Violation between Silk To Silk Clearance Constraint: (9.618mil < 10mil) Between Text "½µÁú¹÷" (3320mil,1952.252mil) on Top Overlay And Track (3466.024mil,1837.716mil)(3466.024mil,1934.173mil) on Top Overlay Silk Text to Silk Clearance [9.618mil]
   Violation between Silk To Silk Clearance Constraint: (8.502mil < 10mil) Between Text "½µÁú¹÷" (3320mil,1952.252mil) on Top Overlay And Track (3488.976mil,1837.716mil)(3488.976mil,1934.173mil) on Top Overlay Silk Text to Silk Clearance [8.502mil]
   Violation between Silk To Silk Clearance Constraint: (5.111mil < 10mil) Between Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay And Track (3430mil,1540mil)(3530mil,1540mil) on Top Overlay Silk Text to Silk Clearance [5.111mil]
   Violation between Silk To Silk Clearance Constraint: (4.769mil < 10mil) Between Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay And Track (3435mil,1470mil)(3530mil,1470mil) on Top Overlay Silk Text to Silk Clearance [4.769mil]
   Violation between Silk To Silk Clearance Constraint: (4.832mil < 10mil) Between Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay And Track (3480mil,1470mil)(3530mil,1540mil) on Top Overlay Silk Text to Silk Clearance [4.832mil]
   Violation between Silk To Silk Clearance Constraint: (7.745mil < 10mil) Between Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay And Track (3557.756mil,1385.827mil)(3604.016mil,1385.827mil) on Top Overlay Silk Text to Silk Clearance [7.745mil]
   Violation between Silk To Silk Clearance Constraint: (4.816mil < 10mil) Between Text "½µÁú¹÷" (3542.252mil,1600mil) on Top Overlay And Track (3604.016mil,1338.583mil)(3604.016mil,1661.417mil) on Top Overlay Silk Text to Silk Clearance [4.816mil]
Rule Violations :127

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 451
Waived Violations : 0
Time Elapsed        : 00:00:01