$date
	Mon May  5 11:49:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm_top $end
$var wire 8 ! OUT [7:0] $end
$var reg 1 " CLK $end
$var reg 8 # IN [7:0] $end
$var reg 1 $ RST_X $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 8 % IN [7:0] $end
$var wire 1 $ RST_X $end
$var reg 8 & OUT [7:0] $end
$var reg 8 ' cnt [7:0] $end
$var reg 1 ( ctrljump $end
$var reg 8 ) ncnt [7:0] $end
$var reg 8 * nstate [7:0] $end
$var reg 8 + state [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b1 *
b0 )
1(
b0 '
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
1$
#15000
b1 )
0(
b1 +
1"
#20000
0"
#25000
b10 )
b1 '
1"
#30000
0"
#35000
b11 )
b10 '
1"
#40000
0"
#45000
b100 )
b11 '
1"
#50000
0"
#55000
b101 )
b100 '
1"
#60000
0"
#65000
b110 )
b101 '
1"
#70000
0"
#75000
b111 )
b110 '
1"
#80000
0"
#85000
b1000 )
b111 '
1"
#90000
0"
#95000
b10 *
b1000 !
b1000 &
1(
b1001 )
b1000 '
1"
#100000
0"
#105000
b1011 )
0(
b0 !
b0 &
b1001 '
b10 +
1"
#110000
0"
#115000
b1101 )
b1011 '
1"
#120000
0"
#125000
b1111 )
b1101 '
1"
#130000
0"
#135000
b10001 )
b1111 '
1"
#140000
0"
#145000
b10011 )
b10001 '
1"
#150000
0"
#155000
b10101 )
b10011 '
1"
#160000
0"
#165000
b0 *
b1101 !
b1101 &
1(
b10111 )
b10101 '
1"
#170000
0"
#175000
b1 *
b0 )
1(
b0 !
b0 &
b10111 '
b0 +
1"
#180000
0"
#185000
b1 )
0(
b0 '
b1 +
1"
#190000
0"
#195000
b10 )
b1 '
1"
#200000
0"
#205000
b11 )
b10 '
1"
#210000
0"
