<!-- üß† Profile Header -->



# Vignesh 
<a href="https://www.linkedin.com/in/vignesh-vlsidev/" target="_blank">
  <img src="https://cdn-icons-png.flaticon.com/512/174/174857.png" alt="LinkedIn" width="30" height="30"/>
</a>
<a href="https://mail.google.com/mail/?view=cm&to=vignesh.d.off@gmail.com" target="_blank">
  <img src="https://cdn-icons-png.flaticon.com/512/732/732200.png" alt="Email" width="30" height="30"/>
</a>

**FPGA Engineer | RTL Design ‚Ä¢ Vivado ‚Ä¢ PetaLinux ‚Ä¢ AI Acceleration on FPGA**

---


### Project Portfolio  

- **YOLO Object Detection on ZCU106 (DPU-based)**  
  Implemented real-time AI inference using the DPU with RTSP video streaming.

- **SDI Video Processing System**  
  Built SDI Rx/Tx path, serializer logic, and integrated VCU (H.264/H.265) encoding.

- **Mongoose Web Server on FPGA**  
  Added `mongoose.c/.h` into a custom C application to host a local web server  
  for UART configuration and control through HTML UI.

- **Single-Cycle RISC-V Processor**  
  Implemented RV32I core with ALU, register file, and control logic.

- **Peripheral Modules**  
  Designed I2C, SPI, APB and UART interface logic for FPGA boards.

---

**Ongoing Work**  
Currently learning **RISC-V architecture**, **DMA-DDR subsystem design**, **SDRAM Controller** and **open-source physical design flows**.

---

**Tools & Expertise**

<p align="left">
  <img src="https://img.shields.io/badge/Vivado-%23F2A900?style=flat&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/Vitis-%230066CC?style=flat&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/PetaLinux-%230092CC?style=flat&logo=linux&logoColor=white"/>
  <img src="https://img.shields.io/badge/YOLO-%23008CFF?style=flat&logo=yolo&logoColor=white"/>
  <img src="https://img.shields.io/badge/Mongoose%20Web%20Server-%23007ACC?style=flat"/>
  <img src="https://img.shields.io/badge/Verilator-%23F5A623?style=flat"/>
  <img src="https://img.shields.io/badge/Yosys-%23E34F26?style=flat"/>
  <img src="https://img.shields.io/badge/OpenLane-%231572B6?style=flat"/>
  <img src="https://img.shields.io/badge/GTKWave-%2300C7B7?style=flat"/>
  <img src="https://img.shields.io/badge/GStreamer-%230072C6?style=flat&logo=gstreamer&logoColor=white"/>
  <img src="https://img.shields.io/badge/Linux-%23000000?style=flat&logo=linux&logoColor=white"/>
  <img src="https://img.shields.io/badge/C/C++-%2300599C?style=flat&logo=cplusplus&logoColor=white"/>
</p>


---

**Stats**
<p align="center">
  <img height="165" src="https://github-readme-stats.vercel.app/api?username=vignesh-rtl&show_icons=true&theme=transparent&hide_border=true&include_all_commits=true" />
  <img height="165" src="https://github-readme-stats.vercel.app/api/top-langs/?username=vignesh-rtl&layout=compact&theme=transparent&hide_border=true" />
</p>


---

### Note  
This repository is under active updates with **new project files**, **RTL modules**, and **open-source design work**.  
Some parts may appear incomplete ‚Äî updates are ongoing.

---

<p align="center">
  <b>‚ÄúFrom basic RTL to real hardware‚Äù</b>
</p>
