library ieee;

use ieee.std_logic_1164.all;

use ieee.numeric_std.all;

entity ram1_2 is

port(

clk  : in  std_logic;

we   : in  std_logic;

addr : in  unsigned(8 downto 0);

di   : in  unsigned(71 downto 0);

do   : out unsigned(71 downto 0)

);

end ram1_2;

architecture syn of ram1_2 is

type ram_type is array (511 downto 0) of unsigned(71 downto 0);

signal RAM : ram_type := ("000010100001010001000001001001101110111110000100010000111110101100111010",
"111110110011110001111101011100111000111111100001001100000010101101000110",
"000000000110110101111110000010101101111111011010010000111111010000101000",
"111101101110011011111101101011100100111110000101010111111101101100010111",
"000100000010111110000001010100110110000000100101010111000001111010001111",
"000010000010000011111111111111110010111101011110001010000000010101000111",
"111110010001001001000000100000111001000001010001111001111110110010000110",
"000010110001110010000011100001111001000010000100010000111111101101001000",
"111111101110001100111100110101000010111101101010110000111110001001000010",
"111101010111110001111111110100100100111110100011010001000011001010111101",
"111101111010001110111111010101110010111111101000011100000001001000011010",
"111111110111010001000011001010001011000010110011010110000010101100001111",
"111111010110011101000010101011001111000010001100010010111110100001010101",
"111111011101100001111111100000001100111100100101011001111101010001111111",
"111111100010111010111101011001001010111101110100011101111111111001010110",
"111100101100101101111110010111000000111111101110000101000000101111011011",
"000001100010001101000000111101010010111101111011110101111110011000011010",
"000000000111001001111111110001101001111100000111010110111100110110110011",
"111111101100100000000000000011011111000010101101101101000011100011000111",
"000000101001100000000001111100001100000000000101110000111101001110011010",
"111110011000110110111101111010111000111110100111101111111110001101111010",
"111110001000000011111111101011000011000001111001010101111101111010101001",
"000001110001000000111110110000011011111111101010011111000001011000100100",
"000010111111010110111111100101001100111110010111110001000010100001101101",
"111111011101101111111111100001110011000000001011110110000010101000100011",
"000010010001110011000001100000100010000001110000010000000000111100110110",
"111110111100011110111111000001100011000000111010010111111110100111111101",
"111101000011011101111110110111111010000010110100000101000100000000010001",
"000011100111010111111111101010110101111111110101110000000001001100000111",
"000000110100100110111110010011001001111110111001000010000001101010111001",
"000010111000100101111100101110101101111110110111010011000010000010101010",
"111110011110010010111100101011100100000001110000011101000001011010110010",others => (others=> '0'));

begin

process(clk)

begin

if rising_edge(clk) then

if we = '1' then

RAM(to_integer(unsigned(addr))) <= di;

end if;

do <= RAM(to_integer(unsigned(addr)));

end if;

end process;

end syn; 