#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Dec 17 13:39:34 2020
# Process ID: 12636
# Log file: C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/pa.fromNetlist.tcl}
# create_project -name LastRX -dir "C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/planAhead_run_1" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_3/para_out<15 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_4/para_out<15 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_6/para_out<14 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100028 kilobytes

Parsing EDIF File [./planAhead_run_1/LastRX.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastRX.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 046f1833
link_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 512.500 ; gain = 86.012
set_property package_pin "" [get_ports [list  {alpha_mv_P5toP23[7]}]]
set_property package_pin "" [get_ports [list  {alpha_mv_P5toP23[5]}]]
startgroup
set_property package_pin P5 [get_ports {alpha_mv_P5toP23[7]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {alpha_mv_P5toP23[6]}]
endgroup
set_property package_pin "" [get_ports [list  {alpha_mv_P5toP23[4]}]]
startgroup
set_property package_pin P9 [get_ports {alpha_mv_P5toP23[5]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {alpha_mv_P5toP23[4]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {alpha_mv_P5toP23[3]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {alpha_mv_P5toP23[2]}]
endgroup
startgroup
set_property package_pin P21 [get_ports {alpha_mv_P5toP23[1]}]
endgroup
startgroup
set_property package_pin P23 [get_ports {alpha_mv_P5toP23[0]}]
endgroup
set_property package_pin "" [get_ports [list  {common_seg_FPGA[3]}]]
set_property package_pin "" [get_ports [list  {common_seg_FPGA[3]}]]
startgroup
set_property package_pin P33 [get_ports {common_seg_FPGA[2]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {common_seg_FPGA[3]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {common_seg_FPGA[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {common_seg_FPGA[0]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {cs_SW_P1_P142[1]}]
endgroup
startgroup
set_property package_pin P142 [get_ports {cs_SW_P1_P142[0]}]
endgroup
set_property package_pin "" [get_ports [list  {error_LED[1]}]]
startgroup
set_property package_pin P74 [get_ports {error_LED[0]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {error_LED[1]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {num_mv_P6toP24[7]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {num_mv_P6toP24[6]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {num_mv_P6toP24[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {num_mv_P6toP24[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {num_mv_P6toP24[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {num_mv_P6toP24[2]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {num_mv_P6toP24[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {num_mv_P6toP24[0]}]
endgroup
set_property package_pin "" [get_ports [list  {promote_LED[3]}]]
set_property package_pin "" [get_ports [list  {promote_LED[2]}]]
startgroup
set_property package_pin P75 [get_ports {promote_LED[3]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {promote_LED[2]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {promote_LED[1]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {promote_LED[0]}]
endgroup
set_property package_pin "" [get_ports [list  {promote_sw[3]}]]
startgroup
set_property package_pin P120 [get_ports {promote_sw[3]}]
endgroup
startgroup
set_property package_pin P119 [get_ports {promote_sw[2]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {promote_sw[1]}]
endgroup
startgroup
set_property package_pin P117 [get_ports {promote_sw[0]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {seg7_FPGA[6]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {seg7_FPGA[5]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {seg7_FPGA[4]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {seg7_FPGA[3]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {seg7_FPGA[2]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {seg7_FPGA[1]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {seg7_FPGA[0]}]
endgroup
startgroup
set_property package_pin P140 [get_ports {up_down_P140_P138[1]}]
endgroup
startgroup
set_property package_pin P138 [get_ports {up_down_P140_P138[0]}]
endgroup
startgroup
set_property package_pin P88 [get_ports {whoWin_P88_P92[1]}]
endgroup
startgroup
set_property package_pin P92 [get_ports {whoWin_P88_P92[0]}]
endgroup
set_property package_pin "" [get_ports [list  {winTypeP80_P81[1]}]]
startgroup
set_property package_pin P80 [get_ports {promote_LED[0]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {promote_LED[1]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {promote_LED[3]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {promote_LED[2]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {promote_LED[3]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {promote_LED[0]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {winTypeP80_P81[1]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {winTypeP80_P81[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports clk_P123]
endgroup
startgroup
set_property package_pin P121 [get_ports ng_SW_P121]
endgroup
startgroup
set_property package_pin P97 [get_ports rx_P97]
endgroup
startgroup
set_property package_pin P98 [get_ports tx_P98]
endgroup
set_property is_loc_fixed false [get_ports [list  tx_P98]]
set_property is_loc_fixed true [get_ports [list  tx_P98]]
save_constraints
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_3/para_out<15 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_4/para_out<15 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_6/para_out<14 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 99836 kilobytes

Parsing EDIF File [./planAhead_run_1/LastRX.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastRX.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf]
refresh_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 557.801 ; gain = 0.000
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_3/para_out<15 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_4/para_out<15 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/XLXI_6/para_out<14 : 0> on block
   main is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100732 kilobytes

Parsing EDIF File [./planAhead_run_1/LastRX.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastRX.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastRX/main.ucf]
refresh_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 562.738 ; gain = 0.000
startgroup
set_property package_pin P95 [get_ports MN0_P95]
endgroup
set_property is_loc_fixed false [get_ports [list  MN0_P95]]
set_property is_loc_fixed true [get_ports [list  MN0_P95]]
save_constraints
