Warning (10268): Verilog HDL information at DataMemory.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory.v Line: 11
Info (10281): Verilog HDL Declaration information at Control_Unit.v(6): object "Ruwr" differs only in case from object "ruwr" in the same scope File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v Line: 6
Info (10281): Verilog HDL Declaration information at Control_Unit.v(8): object "AlubSrc" differs only in case from object "alubsrc" in the same scope File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v Line: 8
Info (10281): Verilog HDL Declaration information at Control_Unit.v(9): object "AluOp" differs only in case from object "aluop" in the same scope File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v Line: 9
Info (10281): Verilog HDL Declaration information at Control_Unit.v(10): object "BrOp" differs only in case from object "brop" in the same scope File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v Line: 10
Info (10281): Verilog HDL Declaration information at Control_Unit.v(11): object "DMWr" differs only in case from object "dmwr" in the same scope File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v Line: 11
Info (10281): Verilog HDL Declaration information at Control_Unit.v(12): object "DMCTrl" differs only in case from object "dmctrl" in the same scope File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v Line: 12
Warning (10268): Verilog HDL information at DataMemory_2.v(46): always construct contains both blocking and non-blocking assignments File: C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v Line: 46
